// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/11/2018 19:11:44"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Datapath (
	ck,
	reset_,
	IorD,
	RegDest,
	MemtoReg,
	IRWrite,
	RegWrite,
	ALUSrcA,
	ALUSrcB,
	ALUControl,
	PCSrc,
	Branch,
	PCWrite,
	WD,
	Adr,
	RD,
	overflow);
input 	ck;
input 	reset_;
input 	IorD;
input 	RegDest;
input 	MemtoReg;
input 	IRWrite;
input 	RegWrite;
input 	ALUSrcA;
input 	[1:0] ALUSrcB;
input 	[2:0] ALUControl;
input 	[1:0] PCSrc;
input 	Branch;
input 	PCWrite;
output 	[31:0] WD;
output 	[31:0] Adr;
input 	[31:0] RD;
output 	overflow;

// Design Ports Information
// WD[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[8]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[10]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[11]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[13]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[15]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[16]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[17]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[18]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[19]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[20]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[22]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[23]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[24]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[25]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[27]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[28]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[29]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[30]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WD[31]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[5]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[6]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[10]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[11]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[12]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[13]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[15]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[16]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[17]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[18]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[19]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[20]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[22]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[23]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[24]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[26]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[27]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[28]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[29]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[30]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Adr[31]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IorD	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControl[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControl[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcB[1]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcB[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcA	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ck	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControl[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCSrc[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCSrc[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCWrite	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Branch	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[15]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRWrite	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[14]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[12]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[10]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[7]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[6]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[2]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemtoReg	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegDest	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[18]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[19]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[17]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[16]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[20]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[21]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[22]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[23]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[24]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[25]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[26]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[27]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[29]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[30]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD[31]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Datapath_v.sdo");
// synopsys translate_on

wire \WD[0]~output_o ;
wire \WD[1]~output_o ;
wire \WD[2]~output_o ;
wire \WD[3]~output_o ;
wire \WD[4]~output_o ;
wire \WD[5]~output_o ;
wire \WD[6]~output_o ;
wire \WD[7]~output_o ;
wire \WD[8]~output_o ;
wire \WD[9]~output_o ;
wire \WD[10]~output_o ;
wire \WD[11]~output_o ;
wire \WD[12]~output_o ;
wire \WD[13]~output_o ;
wire \WD[14]~output_o ;
wire \WD[15]~output_o ;
wire \WD[16]~output_o ;
wire \WD[17]~output_o ;
wire \WD[18]~output_o ;
wire \WD[19]~output_o ;
wire \WD[20]~output_o ;
wire \WD[21]~output_o ;
wire \WD[22]~output_o ;
wire \WD[23]~output_o ;
wire \WD[24]~output_o ;
wire \WD[25]~output_o ;
wire \WD[26]~output_o ;
wire \WD[27]~output_o ;
wire \WD[28]~output_o ;
wire \WD[29]~output_o ;
wire \WD[30]~output_o ;
wire \WD[31]~output_o ;
wire \Adr[0]~output_o ;
wire \Adr[1]~output_o ;
wire \Adr[2]~output_o ;
wire \Adr[3]~output_o ;
wire \Adr[4]~output_o ;
wire \Adr[5]~output_o ;
wire \Adr[6]~output_o ;
wire \Adr[7]~output_o ;
wire \Adr[8]~output_o ;
wire \Adr[9]~output_o ;
wire \Adr[10]~output_o ;
wire \Adr[11]~output_o ;
wire \Adr[12]~output_o ;
wire \Adr[13]~output_o ;
wire \Adr[14]~output_o ;
wire \Adr[15]~output_o ;
wire \Adr[16]~output_o ;
wire \Adr[17]~output_o ;
wire \Adr[18]~output_o ;
wire \Adr[19]~output_o ;
wire \Adr[20]~output_o ;
wire \Adr[21]~output_o ;
wire \Adr[22]~output_o ;
wire \Adr[23]~output_o ;
wire \Adr[24]~output_o ;
wire \Adr[25]~output_o ;
wire \Adr[26]~output_o ;
wire \Adr[27]~output_o ;
wire \Adr[28]~output_o ;
wire \Adr[29]~output_o ;
wire \Adr[30]~output_o ;
wire \Adr[31]~output_o ;
wire \overflow~output_o ;
wire \ck~input_o ;
wire \ck~inputclkctrl_outclk ;
wire \RD[20]~input_o ;
wire \reset_~input_o ;
wire \reset_~inputclkctrl_outclk ;
wire \IRWrite~input_o ;
wire \ALUControl[0]~input_o ;
wire \ALUSrcB[0]~input_o ;
wire \ALUSrcB[1]~input_o ;
wire \RD[0]~input_o ;
wire \mux4_1|muxDois|out[0]~45_combout ;
wire \ALUControl[2]~input_o ;
wire \ALUSrcA~input_o ;
wire \RD[25]~input_o ;
wire \RD[24]~input_o ;
wire \RD[22]~input_o ;
wire \RegInstr|out[22]~feeder_combout ;
wire \RD[19]~input_o ;
wire \RegInstr|out[19]~feeder_combout ;
wire \RegDest~input_o ;
wire \RD[15]~input_o ;
wire \mux2_5bits|out[4]~3_combout ;
wire \RD[14]~input_o ;
wire \bancoRegistradores|decoder|and00~26_combout ;
wire \RD[18]~input_o ;
wire \RegInstr|out[18]~feeder_combout ;
wire \RD[13]~input_o ;
wire \mux2_5bits|out[2]~2_combout ;
wire \RD[16]~input_o ;
wire \RegInstr|out[16]~feeder_combout ;
wire \RD[11]~input_o ;
wire \RegInstr|out[11]~feeder_combout ;
wire \mux2_5bits|out[0]~0_combout ;
wire \RegWrite~input_o ;
wire \RD[17]~input_o ;
wire \RegInstr|out[17]~feeder_combout ;
wire \RD[12]~input_o ;
wire \mux2_5bits|out[1]~1_combout ;
wire \bancoRegistradores|decoder|and00~20_combout ;
wire \bancoRegistradores|decoder|and00~30_combout ;
wire \bancoRegistradores|decoder|and00~8_combout ;
wire \bancoRegistradores|decoder|and00~28_combout ;
wire \bancoRegistradores|decoder|and00~16_combout ;
wire \bancoRegistradores|decoder|and00~29_combout ;
wire \RD[21]~input_o ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~641_combout ;
wire \RD[23]~input_o ;
wire \bancoRegistradores|decoder|and00~31_combout ;
wire \bancoRegistradores|decoder|and00~10_combout ;
wire \bancoRegistradores|decoder|and00~32_combout ;
wire \bancoRegistradores|decoder|and00~22_combout ;
wire \bancoRegistradores|decoder|and00~35_combout ;
wire \bancoRegistradores|decoder|and00~14_combout ;
wire \bancoRegistradores|decoder|and00~34_combout ;
wire \bancoRegistradores|decoder|and00~0_combout ;
wire \bancoRegistradores|decoder|and00~33_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~643_combout ;
wire \bancoRegistradores|decoder|and00~3_combout ;
wire \bancoRegistradores|decoder|and00~36_combout ;
wire \bancoRegistradores|decoder|and00~39_combout ;
wire \bancoRegistradores|decoder|and00~38_combout ;
wire \bancoRegistradores|decoder|and00~37_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~645_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[0]~feeder_combout ;
wire \bancoRegistradores|decoder|and00~43_combout ;
wire \bancoRegistradores|decoder|and00~40_combout ;
wire \bancoRegistradores|decoder|and00~42_combout ;
wire \bancoRegistradores|decoder|and00~41_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~648_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~649_combout ;
wire \bancoRegistradores|decoder|and00~1_combout ;
wire \bancoRegistradores|decoder|and00~15_combout ;
wire \bancoRegistradores|decoder|and00~4_combout ;
wire \bancoRegistradores|decoder|and00~19_combout ;
wire \bancoRegistradores|decoder|and00~17_combout ;
wire \bancoRegistradores|decoder|and00~18_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~635_combout ;
wire \bancoRegistradores|decoder|and00~12_combout ;
wire \bancoRegistradores|decoder|and00~11_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout ;
wire \bancoRegistradores|decoder|and00~13_combout ;
wire \bancoRegistradores|decoder|and00~9_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~633_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout ;
wire \bancoRegistradores|decoder|and00~21_combout ;
wire \bancoRegistradores|decoder|and00~25_combout ;
wire \bancoRegistradores|decoder|and00~24_combout ;
wire \bancoRegistradores|decoder|and00~23_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~638_combout ;
wire \bancoRegistradores|decoder|and00~7_combout ;
wire \bancoRegistradores|decoder|and00~6_combout ;
wire \bancoRegistradores|decoder|and00~5_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout ;
wire \bancoRegistradores|decoder|and00~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~639_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[0]~650_combout ;
wire \PCSrc[0]~input_o ;
wire \mux4_2|muxDois|out[0]~0_combout ;
wire \PCSrc[1]~input_o ;
wire \PCWrite~input_o ;
wire \ALUControl[1]~input_o ;
wire \MemtoReg~input_o ;
wire \mux2_2|out[14]~14_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[14]~feeder_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~312_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~309_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~307_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout ;
wire \bancoRegistradores|decoder|and00~27_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~305_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~313_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~295_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~299_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~297_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~302_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~303_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[14]~314_combout ;
wire \mux4_1|muxDois|out[14]~19_combout ;
wire \mux4_1|muxDois|out[14]~20_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~358_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~365_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~362_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~360_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~366_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~375_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~368_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~372_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~370_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~376_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[14]~377_combout ;
wire \PC|out[14]~12_combout ;
wire \PC|out[11]~26_combout ;
wire \mux2_3|out[14]~17_combout ;
wire \ula|addSubSignal~0_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~2_combout ;
wire \mux2_2|out[13]~13_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~284_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~286_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~291_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~292_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~276_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~281_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~274_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~282_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[13]~293_combout ;
wire \mux4_1|muxDois|out[13]~21_combout ;
wire \mux4_1|muxDois|out[13]~22_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[13].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[13].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[13].ula|muxULA|muxDois|out~2_combout ;
wire \RD[10]~input_o ;
wire \mux4_1|muxDois|out[12]~23_combout ;
wire \mux2_2|out[12]~12_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~260_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~257_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~255_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~253_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~261_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~263_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[12]~feeder_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~270_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~267_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~265_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~271_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[12]~272_combout ;
wire \mux4_1|muxDois|out[12]~24_combout ;
wire \ula|ula[12].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[12].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[12].ula|muxULA|muxDois|out~2_combout ;
wire \RD[9]~input_o ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~425_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~423_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~421_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~428_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~429_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~433_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~435_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~431_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~438_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~439_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[11]~440_combout ;
wire \PC|out[11]~9_combout ;
wire \mux2_3|out[11]~20_combout ;
wire \ula|ula[11].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[11].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[11].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~454_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~456_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~452_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[10]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~459_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~460_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~449_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~442_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~444_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~446_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~450_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[10]~461_combout ;
wire \PC|out[10]~8_combout ;
wire \RD[8]~input_o ;
wire \mux2_3|out[10]~21_combout ;
wire \ula|ula[10].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[10].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[10].ula|muxULA|muxDois|out~2_combout ;
wire \RD[7]~input_o ;
wire \RegInstr|out[7]~feeder_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[9]~feeder_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~207_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~202_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~204_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~200_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~208_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~197_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~194_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~192_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~190_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~198_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[9]~209_combout ;
wire \mux4_1|muxDois|out[9]~29_combout ;
wire \mux4_1|muxDois|out[9]~30_combout ;
wire \ula|ula[9].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[9].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[9].ula|muxULA|muxDois|out~2_combout ;
wire \PC|out[8]~6_combout ;
wire \RD[6]~input_o ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~484_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~491_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~486_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~492_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[8]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~501_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~496_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~498_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~494_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~502_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[8]~503_combout ;
wire \mux2_3|out[8]~23_combout ;
wire \ula|ula[8].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[8].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[8].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~522_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~519_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~517_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~515_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~523_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~507_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~509_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~512_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~505_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~513_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[7]~524_combout ;
wire \PC|out[7]~5_combout ;
wire \RD[5]~input_o ;
wire \RegInstr|out[5]~feeder_combout ;
wire \mux2_3|out[7]~24_combout ;
wire \ula|ula[7].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[7].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[7].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~557_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~561_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~559_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[5]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~564_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~565_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~549_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~554_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~547_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~555_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[5]~566_combout ;
wire \PC|out[5]~3_combout ;
wire \RD[3]~input_o ;
wire \RegInstr|out[3]~feeder_combout ;
wire \mux2_3|out[5]~26_combout ;
wire \ula|ula[5].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[5].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[5].ula|muxULA|muxDois|out~2_combout ;
wire \RD[2]~input_o ;
wire \RD[4]~input_o ;
wire \RD[1]~input_o ;
wire \bancoRegistradores|registrador[15].registrador|out[3]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~606_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~601_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~603_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~607_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~589_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~593_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~591_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~596_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~597_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[3]~608_combout ;
wire \PC|out[3]~1_combout ;
wire \mux2_3|out[3]~28_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~53_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~57_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~55_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[2]~feeder_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~60_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~61_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~50_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~43_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~45_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~47_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~51_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[2]~62_combout ;
wire \mux4_1|muxDois|out[2]~43_combout ;
wire \mux4_1|muxDois|out[2]~44_combout ;
wire \ula|ula[2].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[2].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[2].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula0|somadorULA|u1|cout_0~combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~32_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~39_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~34_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~40_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~29_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~22_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~24_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~26_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~30_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[1]~41_combout ;
wire \mux4_1|muxDois|out[1]~46_combout ;
wire \ula|ula[1].ula|addSub~combout ;
wire \ula|ula[1].ula|somadorULA|u2|output_s0~combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~3_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~4_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~5_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~6_combout ;
wire \RegULA|out[1]~feeder_combout ;
wire \mux2_2|out[1]~1_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~659_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~652_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~654_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~656_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~660_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~664_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~666_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~669_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~662_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~670_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[1]~671_combout ;
wire \mux4_2|muxDois|out[1]~1_combout ;
wire \mux2_3|out[1]~31_combout ;
wire \ula|ula0|somadorULA|u2|cout_0~combout ;
wire \ula|ula[1].ula|somadorULA|u3~0_combout ;
wire \ula|ula[2].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[2].ula|muxULA|muxDois|out~3_combout ;
wire \RegULA|out[2]~feeder_combout ;
wire \mux2_2|out[2]~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~627_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~622_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~624_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~620_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~628_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~617_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~614_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~612_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~618_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[2]~629_combout ;
wire \PC|out[2]~0_combout ;
wire \mux2_3|out[2]~29_combout ;
wire \ula|ula[2].ula|somadorULA|u3~0_combout ;
wire \ula|ula[3].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[3].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[3].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[3].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[3].ula|muxULA|muxDois|out~3_combout ;
wire \RegULA|out[3]~feeder_combout ;
wire \mux2_2|out[3]~3_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~78_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~76_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~81_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~74_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~82_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~68_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~66_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~71_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~72_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[3]~83_combout ;
wire \mux4_1|muxDois|out[3]~41_combout ;
wire \mux4_1|muxDois|out[3]~42_combout ;
wire \ula|ula[3].ula|somadorULA|u3~0_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~578_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~582_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~580_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~585_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~586_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~570_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~572_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~568_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~575_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~576_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[4]~587_combout ;
wire \PC|out[4]~2_combout ;
wire \mux2_3|out[4]~27_combout ;
wire \ula|ula[4].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[4].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[4].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[4].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[4].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[4]~4_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~87_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~85_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~92_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~93_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~95_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~102_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~99_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~97_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~103_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[4]~104_combout ;
wire \mux4_1|muxDois|out[4]~39_combout ;
wire \mux4_1|muxDois|out[4]~40_combout ;
wire \ula|ula[4].ula|somadorULA|u3~0_combout ;
wire \ula|ula[5].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[5].ula|muxULA|muxDois|out~3_combout ;
wire \RegULA|out[5]~feeder_combout ;
wire \mux2_2|out[5]~5_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~113_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~108_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~110_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~106_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~114_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~118_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~123_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~124_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[5]~125_combout ;
wire \mux4_1|muxDois|out[5]~37_combout ;
wire \mux4_1|muxDois|out[5]~38_combout ;
wire \ula|ula[5].ula|somadorULA|u3~0_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~144_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~137_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~141_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~139_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~145_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~134_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~127_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~129_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~131_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~135_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[6]~146_combout ;
wire \mux4_1|muxDois|out[6]~35_combout ;
wire \mux4_1|muxDois|out[6]~36_combout ;
wire \ula|ula[6].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[6].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[6].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[6].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[6].ula|muxULA|muxDois|out~3_combout ;
wire \RegULA|out[6]~feeder_combout ;
wire \mux2_2|out[6]~6_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~526_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~530_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~528_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~533_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~534_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~540_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~538_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~536_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~543_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~544_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[6]~545_combout ;
wire \PC|out[6]~4_combout ;
wire \mux2_3|out[6]~25_combout ;
wire \ula|ula[6].ula|somadorULA|u3~0_combout ;
wire \ula|ula[7].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[7].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[7]~7_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[7]~feeder_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~165_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~158_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~162_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~160_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~166_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~155_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~148_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~152_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~150_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~156_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[7]~167_combout ;
wire \mux4_1|muxDois|out[7]~33_combout ;
wire \mux4_1|muxDois|out[7]~34_combout ;
wire \ula|ula[7].ula|somadorULA|u3~0_combout ;
wire \ula|ula[8].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[8].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[8]~8_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~171_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~173_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~169_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~176_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~177_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~179_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~186_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~183_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~181_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~187_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[8]~188_combout ;
wire \mux4_1|muxDois|out[8]~31_combout ;
wire \mux4_1|muxDois|out[8]~32_combout ;
wire \ula|ula[8].ula|somadorULA|u3~0_combout ;
wire \ula|ula[9].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[9].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[9]~9_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~470_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~467_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~465_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~463_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~471_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~473_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~480_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~475_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~481_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[9]~482_combout ;
wire \PC|out[9]~7_combout ;
wire \mux2_3|out[9]~22_combout ;
wire \ula|ula[9].ula|somadorULA|u3~0_combout ;
wire \ula|ula[10].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[10].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[10]~10_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~211_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~218_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~215_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~213_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~219_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~223_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~225_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~221_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~228_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~229_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[10]~230_combout ;
wire \mux4_1|muxDois|out[10]~27_combout ;
wire \mux4_1|muxDois|out[10]~28_combout ;
wire \ula|ula[10].ula|somadorULA|u3~0_combout ;
wire \ula|ula[11].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[11].ula|muxULA|muxDois|out~3_combout ;
wire \RegULA|out[11]~feeder_combout ;
wire \mux2_2|out[11]~11_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~249_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~246_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~244_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~242_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~250_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~232_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~239_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~234_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~236_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~240_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[11]~251_combout ;
wire \mux4_1|muxDois|out[11]~25_combout ;
wire \mux4_1|muxDois|out[11]~26_combout ;
wire \ula|ula[11].ula|somadorULA|u3~0_combout ;
wire \ula|ula[12].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[12].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[12]~10_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~412_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~414_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~417_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~410_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~418_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~407_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~400_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~404_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~402_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~408_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[12]~419_combout ;
wire \mux2_3|out[12]~19_combout ;
wire \ula|ula[12].ula|somadorULA|u3~0_combout ;
wire \ula|ula[13].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[13].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[13]~11_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~379_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~386_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~383_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~381_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~387_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~396_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~389_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~391_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~393_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~397_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[13]~398_combout ;
wire \mux2_3|out[13]~18_combout ;
wire \ula|ula[13].ula|somadorULA|u3~0_combout ;
wire \ula|ula[14].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[14].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[14].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[14].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[14].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~0_combout ;
wire \andPC~1_combout ;
wire \andPC~2_combout ;
wire \andPC~3_combout ;
wire \mux2_2|out[15]~15_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[15]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~354_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~349_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~351_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~355_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~341_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~339_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~337_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~344_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~345_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[15]~356_combout ;
wire \PC|out[15]~13_combout ;
wire \mux2_3|out[15]~16_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~333_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~326_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~330_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~328_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~334_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~318_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~320_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~323_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~316_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~324_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[15]~335_combout ;
wire \mux4_1|muxDois|out[15]~17_combout ;
wire \mux4_1|muxDois|out[15]~18_combout ;
wire \ula|ula[15].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[15].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[15].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[14].ula|somadorULA|u3~0_combout ;
wire \ula|ula[15].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[15].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[16]~16_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~326_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~328_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~330_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[16]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~333_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~334_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~318_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~320_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~316_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~323_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~324_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[16]~335_combout ;
wire \PC|out[16]~14_combout ;
wire \mux2_3|out[16]~15_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~339_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~341_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~344_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~345_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~354_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~347_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~349_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~351_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~355_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[16]~356_combout ;
wire \mux4_1|muxDois|out[16]~15_combout ;
wire \mux4_1|muxDois|out[16]~16_combout ;
wire \ula|ula[16].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[16].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[16].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[15].ula|somadorULA|u3~0_combout ;
wire \ula|ula[16].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[16].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~4_combout ;
wire \Branch~input_o ;
wire \ula|ula[16].ula|somadorULA|u3~0_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~312_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~305_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~309_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~307_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~313_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~302_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~297_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~299_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~295_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~303_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[17]~314_combout ;
wire \PC|out[17]~27_combout ;
wire \PC|out[17]~15_combout ;
wire \PC|out[17]~feeder_combout ;
wire \mux2_3|out[17]~14_combout ;
wire \andPC~5_combout ;
wire \ula|ula[17].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[17]~17_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~375_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~370_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~372_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~368_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~376_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~358_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~362_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~360_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~365_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~366_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[17]~377_combout ;
wire \mux4_1|muxDois|out[31]~14_combout ;
wire \ula|ula[17].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[17].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[17].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[1].ula|muxULA|muxDois|out~7_combout ;
wire \andPC~6_combout ;
wire \ula|ula[19].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[19]~19_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~414_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~412_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~410_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~417_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~418_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~400_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~404_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~402_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~407_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~408_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[19]~419_combout ;
wire \mux4_1|muxDois|out[31]~12_combout ;
wire \mux2_2|out[18]~18_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~381_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~383_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~379_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~386_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~387_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~396_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~389_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~391_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~393_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~397_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[18]~398_combout ;
wire \mux4_1|muxDois|out[31]~13_combout ;
wire \ula|ula[18].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[18].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[18].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[17].ula|somadorULA|u3~0_combout ;
wire \ula|ula[18].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[18].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[18]~16_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~286_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~284_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~291_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~292_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~276_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~274_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~281_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~282_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[18]~293_combout ;
wire \mux2_3|out[18]~13_combout ;
wire \ula|ula[18].ula|somadorULA|u3~0_combout ;
wire \ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ;
wire \PC|out[19]~28_combout ;
wire \PC|out[19]~17_combout ;
wire \PC|out[19]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~270_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~263_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~265_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~267_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~271_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~260_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~255_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~257_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~253_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~261_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[19]~272_combout ;
wire \mux2_3|out[19]~12_combout ;
wire \ula|ula[19].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[19].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[19].ula|muxULA|muxDois|out~2_combout ;
wire \andPC~7_combout ;
wire \PC|out[21]~19_combout ;
wire \mux2_2|out[21]~21_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~221_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~228_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~223_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~225_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~229_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~211_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~215_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~213_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~218_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~219_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[21]~230_combout ;
wire \mux2_3|out[21]~10_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~449_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~444_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~446_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~442_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~450_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~459_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~452_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~454_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~456_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~460_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[21]~461_combout ;
wire \mux4_1|muxDois|out[31]~10_combout ;
wire \ula|ula[21].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[21].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[21].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~242_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~249_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~244_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~246_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~250_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~239_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~234_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~236_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~232_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~240_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[20]~251_combout ;
wire \PC|out[20]~18_combout ;
wire \mux2_3|out[20]~11_combout ;
wire \ula|ula[20].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[20].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[20].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[19].ula|somadorULA|u3~0_combout ;
wire \ula|ula[20].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[20].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[20]~20_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~421_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~423_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~425_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~428_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~429_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~431_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~438_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~435_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~433_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~439_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[20]~440_combout ;
wire \mux4_1|muxDois|out[31]~11_combout ;
wire \ula|ula[20].ula|somadorULA|u3~0_combout ;
wire \ula|ula[21].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[21].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[22]~20_combout ;
wire \mux2_2|out[22]~22_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~192_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~194_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~197_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~190_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~198_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~200_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~204_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~202_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[22]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~207_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~208_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[22]~209_combout ;
wire \mux2_3|out[22]~9_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~465_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~467_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~463_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~470_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~471_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~473_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~480_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~477_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~475_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~481_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[22]~482_combout ;
wire \mux4_1|muxDois|out[31]~9_combout ;
wire \ula|ula[22].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[22].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[22].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[21].ula|somadorULA|u3~0_combout ;
wire \ula|ula[22].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[22].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[23]~21_combout ;
wire \mux2_2|out[23]~23_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~186_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~179_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~181_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~183_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~187_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~173_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~171_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~169_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~176_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~177_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[23]~188_combout ;
wire \mux2_3|out[23]~8_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~488_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~486_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~484_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~491_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~492_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~501_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~496_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~498_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~494_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~502_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[23]~503_combout ;
wire \mux4_1|muxDois|out[31]~8_combout ;
wire \ula|ula[23].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[23].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[23].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[22].ula|somadorULA|u3~0_combout ;
wire \ula|ula[23].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[23].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~8_combout ;
wire \andPC~9_combout ;
wire \RD[26]~input_o ;
wire \mux2_2|out[26]~26_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~549_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~551_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~554_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~547_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~555_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~561_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~559_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~557_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~564_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~565_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[26]~566_combout ;
wire \mux4_1|muxDois|out[31]~5_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~110_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~108_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~113_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~106_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~114_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~123_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~116_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~120_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~118_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~124_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[26]~125_combout ;
wire \PC|out[26]~24_combout ;
wire \mux2_3|out[26]~5_combout ;
wire \ula|ula[26].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[26].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[26].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~526_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~530_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~528_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~533_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~534_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~540_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~538_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~543_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~536_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~544_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[25]~545_combout ;
wire \mux4_1|muxDois|out[31]~6_combout ;
wire \ula|ula[25].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[25].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[25].ula|muxULA|muxDois|out~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~148_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~150_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~152_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~155_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~156_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~165_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~158_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~160_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~162_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~166_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[24]~167_combout ;
wire \PC|out[24]~22_combout ;
wire \mux2_3|out[24]~7_combout ;
wire \ula|ula[24].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[24].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[24].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[23].ula|somadorULA|u3~0_combout ;
wire \ula|ula[24].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[24].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[24]~24_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~507_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~509_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~505_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~512_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~513_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~522_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~519_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~517_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~515_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~523_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[24]~524_combout ;
wire \mux4_1|muxDois|out[31]~7_combout ;
wire \ula|ula[24].ula|somadorULA|u3~0_combout ;
wire \ula|ula[25].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[25].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[25]~25_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~127_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~134_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~129_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~135_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~137_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~139_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~141_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~144_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~145_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[25]~146_combout ;
wire \PC|out[25]~23_combout ;
wire \mux2_3|out[25]~6_combout ;
wire \ula|ula[25].ula|somadorULA|u3~0_combout ;
wire \ula|ula[26].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[26].ula|muxULA|muxDois|out~3_combout ;
wire \PC|out[27]~25_combout ;
wire \RD[27]~input_o ;
wire \mux2_2|out[27]~27_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~89_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~87_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~92_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~85_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~93_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~97_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~99_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~102_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~95_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~103_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[27]~104_combout ;
wire \mux2_3|out[27]~4_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~578_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~580_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~582_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~585_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~586_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~568_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~575_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~572_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~570_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~576_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[27]~587_combout ;
wire \mux4_1|muxDois|out[31]~4_combout ;
wire \ula|ula[27].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[27].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[27].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[26].ula|somadorULA|u3~0_combout ;
wire \ula|ula[27].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[27].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~10_combout ;
wire \RD[30]~input_o ;
wire \mux2_2|out[30]~30_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~29_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~22_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~26_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~24_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~30_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[30]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~39_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~32_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~34_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~36_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~40_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[30]~41_combout ;
wire \mux4_2|muxDois|out[30]~5_combout ;
wire \PC|out[28]~29_combout ;
wire \PC|out[28]~30_combout ;
wire \mux2_3|out[30]~1_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~641_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~648_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~645_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~643_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~649_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~631_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~635_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~633_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~638_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~639_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[30]~650_combout ;
wire \mux4_1|muxDois|out[31]~1_combout ;
wire \ula|ula[30].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[30].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[30].ula|muxULA|muxDois|out~2_combout ;
wire \RD[29]~input_o ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~50_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~45_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~51_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~60_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~55_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~57_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~61_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[29]~62_combout ;
wire \mux4_2|muxDois|out[29]~3_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~71_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~66_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~68_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~64_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~72_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~74_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~76_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~78_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout ;
wire \bancoRegistradores|registrador[15].registrador|out[28]~feeder_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~81_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~82_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[28]~83_combout ;
wire \mux4_2|muxDois|out[28]~2_combout ;
wire \mux2_3|out[28]~3_combout ;
wire \ula|ula[28].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[28].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[28].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[27].ula|somadorULA|u3~0_combout ;
wire \ula|ula[28].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[28].ula|muxULA|muxDois|out~3_combout ;
wire \RD[28]~input_o ;
wire \mux2_2|out[28]~28_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~589_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~596_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~591_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~593_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~597_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~606_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~603_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~601_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~607_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[28]~608_combout ;
wire \mux4_1|muxDois|out[31]~3_combout ;
wire \ula|ula[28].ula|somadorULA|u3~0_combout ;
wire \ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ;
wire \mux4_2|muxDois|out[29]~4_combout ;
wire \mux2_3|out[29]~2_combout ;
wire \ula|ula[29].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[29].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[29].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[29].ula|muxULA|muxDois|out~3_combout ;
wire \mux2_2|out[29]~29_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~620_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~627_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~622_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~624_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~628_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~610_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~614_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~612_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~617_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~618_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[29]~629_combout ;
wire \mux4_1|muxDois|out[31]~2_combout ;
wire \ula|ula[29].ula|somadorULA|u3~0_combout ;
wire \ula|ula[30].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[30].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~11_combout ;
wire \RD[31]~input_o ;
wire \mux2_2|out[31]~31_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~654_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~652_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~659_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~660_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~664_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~669_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~670_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[31]~671_combout ;
wire \mux4_1|muxDois|out[31]~0_combout ;
wire \mux4_2|muxDois|out[31]~6_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~11_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~13_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~15_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~18_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~19_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~3_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~1_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~8_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~9_combout ;
wire \bancoRegistradores|muxA|muxOut|muxDois|out[31]~20_combout ;
wire \mux2_3|out[31]~0_combout ;
wire \ula|ula[31].ula|muxULA|muxDois|out~0_combout ;
wire \ula|ula[31].ula|muxULA|muxDois|out~1_combout ;
wire \ula|ula[31].ula|muxULA|muxDois|out~2_combout ;
wire \ula|ula[30].ula|somadorULA|u3~0_combout ;
wire \ula|ula[31].ula|somadorULA|u2|output_s0~0_combout ;
wire \ula|ula[31].ula|muxULA|muxDois|out~3_combout ;
wire \andPC~12_combout ;
wire \orPC~combout ;
wire \mux2_3|out[0]~30_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~2_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~3_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~4_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~8_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~6_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~5_combout ;
wire \ula|ula0|muxULA|muxZero|muxDois|out~7_combout ;
wire \RegData|out[0]~feeder_combout ;
wire \mux2_2|out[0]~0_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~11_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~18_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~13_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~15_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~19_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~1_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~3_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~5_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~8_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~9_combout ;
wire \bancoRegistradores|muxB|muxOut|muxDois|out[0]~20_combout ;
wire \IorD~input_o ;
wire \mux2_1|out[0]~0_combout ;
wire \mux2_1|out[1]~1_combout ;
wire \mux2_1|out[2]~2_combout ;
wire \mux2_1|out[3]~3_combout ;
wire \mux2_1|out[4]~4_combout ;
wire \mux2_1|out[5]~5_combout ;
wire \mux2_1|out[6]~6_combout ;
wire \mux2_1|out[7]~7_combout ;
wire \mux2_1|out[8]~8_combout ;
wire \mux2_1|out[9]~9_combout ;
wire \mux2_1|out[10]~10_combout ;
wire \mux2_1|out[11]~11_combout ;
wire \mux2_1|out[12]~12_combout ;
wire \mux2_1|out[13]~13_combout ;
wire \mux2_1|out[14]~14_combout ;
wire \mux2_1|out[15]~15_combout ;
wire \mux2_1|out[16]~16_combout ;
wire \mux2_1|out[17]~17_combout ;
wire \mux2_1|out[18]~18_combout ;
wire \mux2_1|out[19]~19_combout ;
wire \mux2_1|out[20]~20_combout ;
wire \mux2_1|out[21]~21_combout ;
wire \mux2_1|out[22]~22_combout ;
wire \mux2_1|out[23]~23_combout ;
wire \mux2_1|out[24]~24_combout ;
wire \mux2_1|out[25]~25_combout ;
wire \mux2_1|out[26]~26_combout ;
wire \mux2_1|out[27]~27_combout ;
wire \mux2_1|out[28]~28_combout ;
wire \mux2_1|out[29]~29_combout ;
wire \mux2_1|out[30]~30_combout ;
wire \mux2_1|out[31]~31_combout ;
wire \ula|overflowDetector~combout ;
wire [31:0] \PC|out ;
wire [31:0] \RegB|out ;
wire [31:0] \bancoRegistradores|registrador[30].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[22].registrador|out ;
wire [31:0] \RegInstr|out ;
wire [31:0] \RegULA|out ;
wire [31:0] \bancoRegistradores|registrador[18].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[26].registrador|out ;
wire [31:0] \RegData|out ;
wire [31:0] \RegA|out ;
wire [31:0] \bancoRegistradores|registrador[25].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[21].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[17].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[29].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[20].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[24].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[16].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[28].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[27].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[23].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[19].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[31].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[10].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[9].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[8].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[11].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[5].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[6].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[4].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[7].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[2].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[1].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[0].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[3].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[13].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[14].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[12].registrador|out ;
wire [31:0] \bancoRegistradores|registrador[15].registrador|out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \WD[0]~output (
	.i(\RegB|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[0]~output .bus_hold = "false";
defparam \WD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \WD[1]~output (
	.i(\RegB|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[1]~output .bus_hold = "false";
defparam \WD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \WD[2]~output (
	.i(\RegB|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[2]~output .bus_hold = "false";
defparam \WD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \WD[3]~output (
	.i(\RegB|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[3]~output .bus_hold = "false";
defparam \WD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \WD[4]~output (
	.i(\RegB|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[4]~output .bus_hold = "false";
defparam \WD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \WD[5]~output (
	.i(\RegB|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[5]~output .bus_hold = "false";
defparam \WD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \WD[6]~output (
	.i(\RegB|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[6]~output .bus_hold = "false";
defparam \WD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \WD[7]~output (
	.i(\RegB|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[7]~output .bus_hold = "false";
defparam \WD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \WD[8]~output (
	.i(\RegB|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[8]~output .bus_hold = "false";
defparam \WD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \WD[9]~output (
	.i(\RegB|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[9]~output .bus_hold = "false";
defparam \WD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \WD[10]~output (
	.i(\RegB|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[10]~output .bus_hold = "false";
defparam \WD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \WD[11]~output (
	.i(\RegB|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[11]~output .bus_hold = "false";
defparam \WD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \WD[12]~output (
	.i(\RegB|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[12]~output .bus_hold = "false";
defparam \WD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \WD[13]~output (
	.i(\RegB|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[13]~output .bus_hold = "false";
defparam \WD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \WD[14]~output (
	.i(\RegB|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[14]~output .bus_hold = "false";
defparam \WD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \WD[15]~output (
	.i(\RegB|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[15]~output .bus_hold = "false";
defparam \WD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \WD[16]~output (
	.i(\RegB|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[16]~output .bus_hold = "false";
defparam \WD[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \WD[17]~output (
	.i(\RegB|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[17]~output .bus_hold = "false";
defparam \WD[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \WD[18]~output (
	.i(\RegB|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[18]~output .bus_hold = "false";
defparam \WD[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \WD[19]~output (
	.i(\RegB|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[19]~output .bus_hold = "false";
defparam \WD[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \WD[20]~output (
	.i(\RegB|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[20]~output .bus_hold = "false";
defparam \WD[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \WD[21]~output (
	.i(\RegB|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[21]~output .bus_hold = "false";
defparam \WD[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \WD[22]~output (
	.i(\RegB|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[22]~output .bus_hold = "false";
defparam \WD[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \WD[23]~output (
	.i(\RegB|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[23]~output .bus_hold = "false";
defparam \WD[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \WD[24]~output (
	.i(\RegB|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[24]~output .bus_hold = "false";
defparam \WD[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \WD[25]~output (
	.i(\RegB|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[25]~output .bus_hold = "false";
defparam \WD[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \WD[26]~output (
	.i(\RegB|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[26]~output .bus_hold = "false";
defparam \WD[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \WD[27]~output (
	.i(\RegB|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[27]~output .bus_hold = "false";
defparam \WD[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \WD[28]~output (
	.i(\RegB|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[28]~output .bus_hold = "false";
defparam \WD[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \WD[29]~output (
	.i(\RegB|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[29]~output .bus_hold = "false";
defparam \WD[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \WD[30]~output (
	.i(\RegB|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[30]~output .bus_hold = "false";
defparam \WD[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \WD[31]~output (
	.i(\RegB|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WD[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WD[31]~output .bus_hold = "false";
defparam \WD[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Adr[0]~output (
	.i(\mux2_1|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[0]~output .bus_hold = "false";
defparam \Adr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \Adr[1]~output (
	.i(\mux2_1|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[1]~output .bus_hold = "false";
defparam \Adr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \Adr[2]~output (
	.i(\mux2_1|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[2]~output .bus_hold = "false";
defparam \Adr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \Adr[3]~output (
	.i(\mux2_1|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[3]~output .bus_hold = "false";
defparam \Adr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \Adr[4]~output (
	.i(\mux2_1|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[4]~output .bus_hold = "false";
defparam \Adr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Adr[5]~output (
	.i(\mux2_1|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[5]~output .bus_hold = "false";
defparam \Adr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \Adr[6]~output (
	.i(\mux2_1|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[6]~output .bus_hold = "false";
defparam \Adr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Adr[7]~output (
	.i(\mux2_1|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[7]~output .bus_hold = "false";
defparam \Adr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Adr[8]~output (
	.i(\mux2_1|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[8]~output .bus_hold = "false";
defparam \Adr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Adr[9]~output (
	.i(\mux2_1|out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[9]~output .bus_hold = "false";
defparam \Adr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Adr[10]~output (
	.i(\mux2_1|out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[10]~output .bus_hold = "false";
defparam \Adr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \Adr[11]~output (
	.i(\mux2_1|out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[11]~output .bus_hold = "false";
defparam \Adr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \Adr[12]~output (
	.i(\mux2_1|out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[12]~output .bus_hold = "false";
defparam \Adr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \Adr[13]~output (
	.i(\mux2_1|out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[13]~output .bus_hold = "false";
defparam \Adr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \Adr[14]~output (
	.i(\mux2_1|out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[14]~output .bus_hold = "false";
defparam \Adr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \Adr[15]~output (
	.i(\mux2_1|out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[15]~output .bus_hold = "false";
defparam \Adr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \Adr[16]~output (
	.i(\mux2_1|out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[16]~output .bus_hold = "false";
defparam \Adr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \Adr[17]~output (
	.i(\mux2_1|out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[17]~output .bus_hold = "false";
defparam \Adr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Adr[18]~output (
	.i(\mux2_1|out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[18]~output .bus_hold = "false";
defparam \Adr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Adr[19]~output (
	.i(\mux2_1|out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[19]~output .bus_hold = "false";
defparam \Adr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Adr[20]~output (
	.i(\mux2_1|out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[20]~output .bus_hold = "false";
defparam \Adr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \Adr[21]~output (
	.i(\mux2_1|out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[21]~output .bus_hold = "false";
defparam \Adr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \Adr[22]~output (
	.i(\mux2_1|out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[22]~output .bus_hold = "false";
defparam \Adr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Adr[23]~output (
	.i(\mux2_1|out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[23]~output .bus_hold = "false";
defparam \Adr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \Adr[24]~output (
	.i(\mux2_1|out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[24]~output .bus_hold = "false";
defparam \Adr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \Adr[25]~output (
	.i(\mux2_1|out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[25]~output .bus_hold = "false";
defparam \Adr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Adr[26]~output (
	.i(\mux2_1|out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[26]~output .bus_hold = "false";
defparam \Adr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \Adr[27]~output (
	.i(\mux2_1|out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[27]~output .bus_hold = "false";
defparam \Adr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \Adr[28]~output (
	.i(\mux2_1|out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[28]~output .bus_hold = "false";
defparam \Adr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Adr[29]~output (
	.i(\mux2_1|out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[29]~output .bus_hold = "false";
defparam \Adr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \Adr[30]~output (
	.i(\mux2_1|out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[30]~output .bus_hold = "false";
defparam \Adr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \Adr[31]~output (
	.i(\mux2_1|out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Adr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Adr[31]~output .bus_hold = "false";
defparam \Adr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \overflow~output (
	.i(\ula|overflowDetector~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \ck~input (
	.i(ck),
	.ibar(gnd),
	.o(\ck~input_o ));
// synopsys translate_off
defparam \ck~input .bus_hold = "false";
defparam \ck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \ck~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ck~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ck~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ck~inputclkctrl .clock_type = "global clock";
defparam \ck~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \RD[20]~input (
	.i(RD[20]),
	.ibar(gnd),
	.o(\RD[20]~input_o ));
// synopsys translate_off
defparam \RD[20]~input .bus_hold = "false";
defparam \RD[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset_~input (
	.i(reset_),
	.ibar(gnd),
	.o(\reset_~input_o ));
// synopsys translate_off
defparam \reset_~input .bus_hold = "false";
defparam \reset_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset_~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_~inputclkctrl .clock_type = "global clock";
defparam \reset_~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y6_N15
cycloneive_io_ibuf \IRWrite~input (
	.i(IRWrite),
	.ibar(gnd),
	.o(\IRWrite~input_o ));
// synopsys translate_off
defparam \IRWrite~input .bus_hold = "false";
defparam \IRWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \RegInstr|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[20]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[20] .is_wysiwyg = "true";
defparam \RegInstr|out[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \ALUControl[0]~input (
	.i(ALUControl[0]),
	.ibar(gnd),
	.o(\ALUControl[0]~input_o ));
// synopsys translate_off
defparam \ALUControl[0]~input .bus_hold = "false";
defparam \ALUControl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N15
cycloneive_io_ibuf \ALUSrcB[0]~input (
	.i(ALUSrcB[0]),
	.ibar(gnd),
	.o(\ALUSrcB[0]~input_o ));
// synopsys translate_off
defparam \ALUSrcB[0]~input .bus_hold = "false";
defparam \ALUSrcB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \ALUSrcB[1]~input (
	.i(ALUSrcB[1]),
	.ibar(gnd),
	.o(\ALUSrcB[1]~input_o ));
// synopsys translate_off
defparam \ALUSrcB[1]~input .bus_hold = "false";
defparam \ALUSrcB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y11_N1
cycloneive_io_ibuf \RD[0]~input (
	.i(RD[0]),
	.ibar(gnd),
	.o(\RD[0]~input_o ));
// synopsys translate_off
defparam \RD[0]~input .bus_hold = "false";
defparam \RD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \RegInstr|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[0]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[0] .is_wysiwyg = "true";
defparam \RegInstr|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \mux4_1|muxDois|out[0]~45 (
// Equation(s):
// \mux4_1|muxDois|out[0]~45_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [0])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [0])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [0]),
	.datad(\RegB|out [0]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[0]~45 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \ALUControl[2]~input (
	.i(ALUControl[2]),
	.ibar(gnd),
	.o(\ALUControl[2]~input_o ));
// synopsys translate_off
defparam \ALUControl[2]~input .bus_hold = "false";
defparam \ALUControl[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \ALUSrcA~input (
	.i(ALUSrcA),
	.ibar(gnd),
	.o(\ALUSrcA~input_o ));
// synopsys translate_off
defparam \ALUSrcA~input .bus_hold = "false";
defparam \ALUSrcA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \RD[25]~input (
	.i(RD[25]),
	.ibar(gnd),
	.o(\RD[25]~input_o ));
// synopsys translate_off
defparam \RD[25]~input .bus_hold = "false";
defparam \RD[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \RegInstr|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[25]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[25] .is_wysiwyg = "true";
defparam \RegInstr|out[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \RD[24]~input (
	.i(RD[24]),
	.ibar(gnd),
	.o(\RD[24]~input_o ));
// synopsys translate_off
defparam \RD[24]~input .bus_hold = "false";
defparam \RD[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \RegInstr|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[24]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[24] .is_wysiwyg = "true";
defparam \RegInstr|out[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \RD[22]~input (
	.i(RD[22]),
	.ibar(gnd),
	.o(\RD[22]~input_o ));
// synopsys translate_off
defparam \RD[22]~input .bus_hold = "false";
defparam \RD[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneive_lcell_comb \RegInstr|out[22]~feeder (
// Equation(s):
// \RegInstr|out[22]~feeder_combout  = \RD[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[22]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[22]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \RegInstr|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[22] .is_wysiwyg = "true";
defparam \RegInstr|out[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N22
cycloneive_io_ibuf \RD[19]~input (
	.i(RD[19]),
	.ibar(gnd),
	.o(\RD[19]~input_o ));
// synopsys translate_off
defparam \RD[19]~input .bus_hold = "false";
defparam \RD[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \RegInstr|out[19]~feeder (
// Equation(s):
// \RegInstr|out[19]~feeder_combout  = \RD[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[19]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[19]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \RegInstr|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[19] .is_wysiwyg = "true";
defparam \RegInstr|out[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \RegDest~input (
	.i(RegDest),
	.ibar(gnd),
	.o(\RegDest~input_o ));
// synopsys translate_off
defparam \RegDest~input .bus_hold = "false";
defparam \RegDest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N1
cycloneive_io_ibuf \RD[15]~input (
	.i(RD[15]),
	.ibar(gnd),
	.o(\RD[15]~input_o ));
// synopsys translate_off
defparam \RD[15]~input .bus_hold = "false";
defparam \RD[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \RegInstr|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[15]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[15] .is_wysiwyg = "true";
defparam \RegInstr|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \mux2_5bits|out[4]~3 (
// Equation(s):
// \mux2_5bits|out[4]~3_combout  = (\RegDest~input_o  & ((\RegInstr|out [15]))) # (!\RegDest~input_o  & (\RegInstr|out [20]))

	.dataa(\RegInstr|out [20]),
	.datab(\RegDest~input_o ),
	.datac(gnd),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux2_5bits|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_5bits|out[4]~3 .lut_mask = 16'hEE22;
defparam \mux2_5bits|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \RD[14]~input (
	.i(RD[14]),
	.ibar(gnd),
	.o(\RD[14]~input_o ));
// synopsys translate_off
defparam \RD[14]~input .bus_hold = "false";
defparam \RD[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \RegInstr|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[14]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[14] .is_wysiwyg = "true";
defparam \RegInstr|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~26 (
// Equation(s):
// \bancoRegistradores|decoder|and00~26_combout  = (!\mux2_5bits|out[4]~3_combout  & ((\RegDest~input_o  & ((\RegInstr|out [14]))) # (!\RegDest~input_o  & (\RegInstr|out [19]))))

	.dataa(\RegInstr|out [19]),
	.datab(\mux2_5bits|out[4]~3_combout ),
	.datac(\RegDest~input_o ),
	.datad(\RegInstr|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~26 .lut_mask = 16'h3202;
defparam \bancoRegistradores|decoder|and00~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \RD[18]~input (
	.i(RD[18]),
	.ibar(gnd),
	.o(\RD[18]~input_o ));
// synopsys translate_off
defparam \RD[18]~input .bus_hold = "false";
defparam \RD[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \RegInstr|out[18]~feeder (
// Equation(s):
// \RegInstr|out[18]~feeder_combout  = \RD[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[18]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[18]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \RegInstr|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[18] .is_wysiwyg = "true";
defparam \RegInstr|out[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \RD[13]~input (
	.i(RD[13]),
	.ibar(gnd),
	.o(\RD[13]~input_o ));
// synopsys translate_off
defparam \RD[13]~input .bus_hold = "false";
defparam \RD[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \RegInstr|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[13]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[13] .is_wysiwyg = "true";
defparam \RegInstr|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \mux2_5bits|out[2]~2 (
// Equation(s):
// \mux2_5bits|out[2]~2_combout  = (\RegDest~input_o  & ((\RegInstr|out [13]))) # (!\RegDest~input_o  & (\RegInstr|out [18]))

	.dataa(\RegInstr|out [18]),
	.datab(\RegDest~input_o ),
	.datac(\RegInstr|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux2_5bits|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_5bits|out[2]~2 .lut_mask = 16'hE2E2;
defparam \mux2_5bits|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \RD[16]~input (
	.i(RD[16]),
	.ibar(gnd),
	.o(\RD[16]~input_o ));
// synopsys translate_off
defparam \RD[16]~input .bus_hold = "false";
defparam \RD[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \RegInstr|out[16]~feeder (
// Equation(s):
// \RegInstr|out[16]~feeder_combout  = \RD[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[16]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[16]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \RegInstr|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[16] .is_wysiwyg = "true";
defparam \RegInstr|out[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N1
cycloneive_io_ibuf \RD[11]~input (
	.i(RD[11]),
	.ibar(gnd),
	.o(\RD[11]~input_o ));
// synopsys translate_off
defparam \RD[11]~input .bus_hold = "false";
defparam \RD[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \RegInstr|out[11]~feeder (
// Equation(s):
// \RegInstr|out[11]~feeder_combout  = \RD[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[11]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[11]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \RegInstr|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[11] .is_wysiwyg = "true";
defparam \RegInstr|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \mux2_5bits|out[0]~0 (
// Equation(s):
// \mux2_5bits|out[0]~0_combout  = (\RegDest~input_o  & ((\RegInstr|out [11]))) # (!\RegDest~input_o  & (\RegInstr|out [16]))

	.dataa(gnd),
	.datab(\RegDest~input_o ),
	.datac(\RegInstr|out [16]),
	.datad(\RegInstr|out [11]),
	.cin(gnd),
	.combout(\mux2_5bits|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_5bits|out[0]~0 .lut_mask = 16'hFC30;
defparam \mux2_5bits|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N22
cycloneive_io_ibuf \RegWrite~input (
	.i(RegWrite),
	.ibar(gnd),
	.o(\RegWrite~input_o ));
// synopsys translate_off
defparam \RegWrite~input .bus_hold = "false";
defparam \RegWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \RD[17]~input (
	.i(RD[17]),
	.ibar(gnd),
	.o(\RD[17]~input_o ));
// synopsys translate_off
defparam \RD[17]~input .bus_hold = "false";
defparam \RD[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \RegInstr|out[17]~feeder (
// Equation(s):
// \RegInstr|out[17]~feeder_combout  = \RD[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[17]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[17]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \RegInstr|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[17] .is_wysiwyg = "true";
defparam \RegInstr|out[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \RD[12]~input (
	.i(RD[12]),
	.ibar(gnd),
	.o(\RD[12]~input_o ));
// synopsys translate_off
defparam \RD[12]~input .bus_hold = "false";
defparam \RD[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \RegInstr|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[12]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[12] .is_wysiwyg = "true";
defparam \RegInstr|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \mux2_5bits|out[1]~1 (
// Equation(s):
// \mux2_5bits|out[1]~1_combout  = (\RegDest~input_o  & ((\RegInstr|out [12]))) # (!\RegDest~input_o  & (\RegInstr|out [17]))

	.dataa(\RegInstr|out [17]),
	.datab(gnd),
	.datac(\RegDest~input_o ),
	.datad(\RegInstr|out [12]),
	.cin(gnd),
	.combout(\mux2_5bits|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_5bits|out[1]~1 .lut_mask = 16'hFA0A;
defparam \mux2_5bits|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~20 (
// Equation(s):
// \bancoRegistradores|decoder|and00~20_combout  = (!\mux2_5bits|out[2]~2_combout  & (\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & \mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~20 .lut_mask = 16'h4000;
defparam \bancoRegistradores|decoder|and00~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~30 (
// Equation(s):
// \bancoRegistradores|decoder|and00~30_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~26_combout ),
	.datad(\bancoRegistradores|decoder|and00~20_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~30 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \bancoRegistradores|registrador[11].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~8 (
// Equation(s):
// \bancoRegistradores|decoder|and00~8_combout  = (!\mux2_5bits|out[2]~2_combout  & (\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & !\mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~8 .lut_mask = 16'h0040;
defparam \bancoRegistradores|decoder|and00~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~28 (
// Equation(s):
// \bancoRegistradores|decoder|and00~28_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~8_combout )

	.dataa(\bancoRegistradores|decoder|and00~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~8_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~28 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \bancoRegistradores|registrador[9].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~16 (
// Equation(s):
// \bancoRegistradores|decoder|and00~16_combout  = (!\mux2_5bits|out[2]~2_combout  & (!\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & !\mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~16 .lut_mask = 16'h0010;
defparam \bancoRegistradores|decoder|and00~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~29 (
// Equation(s):
// \bancoRegistradores|decoder|and00~29_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~26_combout ),
	.datad(\bancoRegistradores|decoder|and00~16_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~29 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \bancoRegistradores|registrador[8].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \RD[21]~input (
	.i(RD[21]),
	.ibar(gnd),
	.o(\RD[21]~input_o ));
// synopsys translate_off
defparam \RD[21]~input .bus_hold = "false";
defparam \RD[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \RegInstr|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[21]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[21] .is_wysiwyg = "true";
defparam \RegInstr|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~640 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [0])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [0])))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [0]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~640 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~641 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~641_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout  & (\bancoRegistradores|registrador[11].registrador|out [0])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout  & ((\bancoRegistradores|registrador[10].registrador|out [0]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~640_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~641_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~641 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \RD[23]~input (
	.i(RD[23]),
	.ibar(gnd),
	.o(\RD[23]~input_o ));
// synopsys translate_off
defparam \RD[23]~input .bus_hold = "false";
defparam \RD[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \RegInstr|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[23]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[23] .is_wysiwyg = "true";
defparam \RegInstr|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~31 (
// Equation(s):
// \bancoRegistradores|decoder|and00~31_combout  = (!\mux2_5bits|out[4]~3_combout  & ((\RegDest~input_o  & ((!\RegInstr|out [14]))) # (!\RegDest~input_o  & (!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [19]),
	.datab(\mux2_5bits|out[4]~3_combout ),
	.datac(\RegDest~input_o ),
	.datad(\RegInstr|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~31 .lut_mask = 16'h0131;
defparam \bancoRegistradores|decoder|and00~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~10 (
// Equation(s):
// \bancoRegistradores|decoder|and00~10_combout  = (\mux2_5bits|out[2]~2_combout  & (\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & !\mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~10 .lut_mask = 16'h0080;
defparam \bancoRegistradores|decoder|and00~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~32 (
// Equation(s):
// \bancoRegistradores|decoder|and00~32_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~10_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~32_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~32 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \bancoRegistradores|registrador[5].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~22 (
// Equation(s):
// \bancoRegistradores|decoder|and00~22_combout  = (\mux2_5bits|out[2]~2_combout  & (\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & \mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~22 .lut_mask = 16'h8000;
defparam \bancoRegistradores|decoder|and00~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~35 (
// Equation(s):
// \bancoRegistradores|decoder|and00~35_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~22_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~22_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~35_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~35 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \bancoRegistradores|registrador[7].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~14 (
// Equation(s):
// \bancoRegistradores|decoder|and00~14_combout  = (\mux2_5bits|out[2]~2_combout  & (!\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & !\mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~14 .lut_mask = 16'h0020;
defparam \bancoRegistradores|decoder|and00~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~34 (
// Equation(s):
// \bancoRegistradores|decoder|and00~34_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~14_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~14_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~34_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~34 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \bancoRegistradores|registrador[4].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~0 (
// Equation(s):
// \bancoRegistradores|decoder|and00~0_combout  = (\mux2_5bits|out[2]~2_combout  & (!\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & \mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~0 .lut_mask = 16'h2000;
defparam \bancoRegistradores|decoder|and00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~33 (
// Equation(s):
// \bancoRegistradores|decoder|and00~33_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~0_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~33_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~33 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \bancoRegistradores|registrador[6].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~642 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[6].registrador|out [0])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[4].registrador|out [0])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~642 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~643 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~643_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout  & ((\bancoRegistradores|registrador[7].registrador|out [0]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout  & (\bancoRegistradores|registrador[5].registrador|out [0])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [0]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~642_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~643_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~643 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~3 (
// Equation(s):
// \bancoRegistradores|decoder|and00~3_combout  = (!\mux2_5bits|out[2]~2_combout  & (!\mux2_5bits|out[0]~0_combout  & (\RegWrite~input_o  & \mux2_5bits|out[1]~1_combout )))

	.dataa(\mux2_5bits|out[2]~2_combout ),
	.datab(\mux2_5bits|out[0]~0_combout ),
	.datac(\RegWrite~input_o ),
	.datad(\mux2_5bits|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~3 .lut_mask = 16'h1000;
defparam \bancoRegistradores|decoder|and00~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~36 (
// Equation(s):
// \bancoRegistradores|decoder|and00~36_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~3_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~31_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~36_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~36 .lut_mask = 16'hCC00;
defparam \bancoRegistradores|decoder|and00~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \bancoRegistradores|registrador[2].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~39 (
// Equation(s):
// \bancoRegistradores|decoder|and00~39_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~20_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~20_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~39_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~39 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \bancoRegistradores|registrador[3].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~38 (
// Equation(s):
// \bancoRegistradores|decoder|and00~38_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~16_combout )

	.dataa(\bancoRegistradores|decoder|and00~31_combout ),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~38_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~38 .lut_mask = 16'hA0A0;
defparam \bancoRegistradores|decoder|and00~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \bancoRegistradores|registrador[0].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~37 (
// Equation(s):
// \bancoRegistradores|decoder|and00~37_combout  = (\bancoRegistradores|decoder|and00~31_combout  & \bancoRegistradores|decoder|and00~8_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~31_combout ),
	.datac(\bancoRegistradores|decoder|and00~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~37_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~37 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \bancoRegistradores|registrador[1].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~644 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout  = (\RegInstr|out [21] & (((\bancoRegistradores|registrador[1].registrador|out [0]) # (\RegInstr|out [22])))) # (!\RegInstr|out [21] & (\bancoRegistradores|registrador[0].registrador|out [0] & 
// ((!\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [0]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [0]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~644 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~645 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~645_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout  & ((\bancoRegistradores|registrador[3].registrador|out [0]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout  & (\bancoRegistradores|registrador[2].registrador|out [0])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout ))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [0]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~644_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~645_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~645 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~646 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~643_combout )) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~645_combout )))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~643_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~645_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~646 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[0]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[0]~feeder_combout  = \mux2_2|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[0]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~43 (
// Equation(s):
// \bancoRegistradores|decoder|and00~43_combout  = (\bancoRegistradores|decoder|and00~22_combout  & \bancoRegistradores|decoder|and00~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~22_combout ),
	.datad(\bancoRegistradores|decoder|and00~26_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~43_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~43 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \bancoRegistradores|registrador[15].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~40 (
// Equation(s):
// \bancoRegistradores|decoder|and00~40_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~10_combout )

	.dataa(\bancoRegistradores|decoder|and00~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~40_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~40 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \bancoRegistradores|registrador[13].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~42 (
// Equation(s):
// \bancoRegistradores|decoder|and00~42_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~14_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~26_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~14_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~42_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~42 .lut_mask = 16'hCC00;
defparam \bancoRegistradores|decoder|and00~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \bancoRegistradores|registrador[12].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~41 (
// Equation(s):
// \bancoRegistradores|decoder|and00~41_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~0_combout )

	.dataa(\bancoRegistradores|decoder|and00~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~41_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~41 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \bancoRegistradores|registrador[14].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~647 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [0]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [0]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~647 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~648 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~648_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout  & (\bancoRegistradores|registrador[15].registrador|out [0])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout  & ((\bancoRegistradores|registrador[13].registrador|out [0]))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [0]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~647_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~648_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~648 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~649 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~649_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~648_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~641_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~641_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~646_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~648_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~649_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~649 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~1 (
// Equation(s):
// \bancoRegistradores|decoder|and00~1_combout  = (\mux2_5bits|out[4]~3_combout  & ((\RegDest~input_o  & ((!\RegInstr|out [14]))) # (!\RegDest~input_o  & (!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [19]),
	.datab(\mux2_5bits|out[4]~3_combout ),
	.datac(\RegDest~input_o ),
	.datad(\RegInstr|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~1 .lut_mask = 16'h04C4;
defparam \bancoRegistradores|decoder|and00~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~15 (
// Equation(s):
// \bancoRegistradores|decoder|and00~15_combout  = (\bancoRegistradores|decoder|and00~14_combout  & \bancoRegistradores|decoder|and00~1_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~14_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~15 .lut_mask = 16'hCC00;
defparam \bancoRegistradores|decoder|and00~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \bancoRegistradores|registrador[20].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~4 (
// Equation(s):
// \bancoRegistradores|decoder|and00~4_combout  = (\mux2_5bits|out[4]~3_combout  & ((\RegDest~input_o  & ((\RegInstr|out [14]))) # (!\RegDest~input_o  & (\RegInstr|out [19]))))

	.dataa(\RegInstr|out [19]),
	.datab(\mux2_5bits|out[4]~3_combout ),
	.datac(\RegDest~input_o ),
	.datad(\RegInstr|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~4 .lut_mask = 16'hC808;
defparam \bancoRegistradores|decoder|and00~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~19 (
// Equation(s):
// \bancoRegistradores|decoder|and00~19_combout  = (\bancoRegistradores|decoder|and00~14_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~14_combout ),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~19 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~17 (
// Equation(s):
// \bancoRegistradores|decoder|and00~17_combout  = (\bancoRegistradores|decoder|and00~16_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(\bancoRegistradores|decoder|and00~16_combout ),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~17 .lut_mask = 16'hA0A0;
defparam \bancoRegistradores|decoder|and00~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \bancoRegistradores|registrador[24].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~18 (
// Equation(s):
// \bancoRegistradores|decoder|and00~18_combout  = (\bancoRegistradores|decoder|and00~16_combout  & \bancoRegistradores|decoder|and00~1_combout )

	.dataa(\bancoRegistradores|decoder|and00~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~18 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \bancoRegistradores|registrador[16].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~634 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [0])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [0])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~634 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~635 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~635_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout  & ((\bancoRegistradores|registrador[28].registrador|out [0]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout  & (\bancoRegistradores|registrador[20].registrador|out [0])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~634_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~635_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~635 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~12 (
// Equation(s):
// \bancoRegistradores|decoder|and00~12_combout  = (\bancoRegistradores|decoder|and00~1_combout  & \bancoRegistradores|decoder|and00~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~1_combout ),
	.datad(\bancoRegistradores|decoder|and00~8_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~12 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \bancoRegistradores|registrador[17].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~11 (
// Equation(s):
// \bancoRegistradores|decoder|and00~11_combout  = (\bancoRegistradores|decoder|and00~1_combout  & \bancoRegistradores|decoder|and00~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~1_combout ),
	.datad(\bancoRegistradores|decoder|and00~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~11 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \bancoRegistradores|registrador[21].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~632 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [0]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [0]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~632 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~13 (
// Equation(s):
// \bancoRegistradores|decoder|and00~13_combout  = (\bancoRegistradores|decoder|and00~4_combout  & \bancoRegistradores|decoder|and00~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(\bancoRegistradores|decoder|and00~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~13 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \bancoRegistradores|registrador[29].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~9 (
// Equation(s):
// \bancoRegistradores|decoder|and00~9_combout  = (\bancoRegistradores|decoder|and00~8_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~8_combout ),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~9 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \bancoRegistradores|registrador[25].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~633 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~633_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout  & (((\bancoRegistradores|registrador[29].registrador|out [0])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [0]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~632_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~633_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~633 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~636 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~633_combout )))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~635_combout )))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~635_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~633_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~636 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~21 (
// Equation(s):
// \bancoRegistradores|decoder|and00~21_combout  = (\bancoRegistradores|decoder|and00~20_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~20_combout ),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~21 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \bancoRegistradores|registrador[27].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~25 (
// Equation(s):
// \bancoRegistradores|decoder|and00~25_combout  = (\bancoRegistradores|decoder|and00~22_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(\bancoRegistradores|decoder|and00~22_combout ),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~25 .lut_mask = 16'hA0A0;
defparam \bancoRegistradores|decoder|and00~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \bancoRegistradores|registrador[31].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~24 (
// Equation(s):
// \bancoRegistradores|decoder|and00~24_combout  = (\bancoRegistradores|decoder|and00~1_combout  & \bancoRegistradores|decoder|and00~20_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~1_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~20_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~24 .lut_mask = 16'hCC00;
defparam \bancoRegistradores|decoder|and00~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \bancoRegistradores|registrador[19].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~23 (
// Equation(s):
// \bancoRegistradores|decoder|and00~23_combout  = (\bancoRegistradores|decoder|and00~22_combout  & \bancoRegistradores|decoder|and00~1_combout )

	.dataa(\bancoRegistradores|decoder|and00~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~23 .lut_mask = 16'hAA00;
defparam \bancoRegistradores|decoder|and00~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \bancoRegistradores|registrador[23].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~637 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[23].registrador|out [0])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [0])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~637 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~638 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~638_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout  & ((\bancoRegistradores|registrador[31].registrador|out [0]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout  & (\bancoRegistradores|registrador[27].registrador|out [0])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [0]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~637_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~638_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~638 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~7 (
// Equation(s):
// \bancoRegistradores|decoder|and00~7_combout  = (\bancoRegistradores|decoder|and00~4_combout  & \bancoRegistradores|decoder|and00~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(\bancoRegistradores|decoder|and00~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~7 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \bancoRegistradores|registrador[30].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~6 (
// Equation(s):
// \bancoRegistradores|decoder|and00~6_combout  = (\bancoRegistradores|decoder|and00~3_combout  & \bancoRegistradores|decoder|and00~1_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~3_combout ),
	.datac(\bancoRegistradores|decoder|and00~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~6 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \bancoRegistradores|registrador[18].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~5 (
// Equation(s):
// \bancoRegistradores|decoder|and00~5_combout  = (\bancoRegistradores|decoder|and00~3_combout  & \bancoRegistradores|decoder|and00~4_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~3_combout ),
	.datac(\bancoRegistradores|decoder|and00~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~5 .lut_mask = 16'hC0C0;
defparam \bancoRegistradores|decoder|and00~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \bancoRegistradores|registrador[26].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~630 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[26].registrador|out [0])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[18].registrador|out [0])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~630 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~2 (
// Equation(s):
// \bancoRegistradores|decoder|and00~2_combout  = (\bancoRegistradores|decoder|and00~1_combout  & \bancoRegistradores|decoder|and00~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoRegistradores|decoder|and00~1_combout ),
	.datad(\bancoRegistradores|decoder|and00~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~2 .lut_mask = 16'hF000;
defparam \bancoRegistradores|decoder|and00~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \bancoRegistradores|registrador[22].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout  & ((\bancoRegistradores|registrador[30].registrador|out [0]) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout  & (((\bancoRegistradores|registrador[22].registrador|out [0] & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [0]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~630_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [0]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~631_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~639 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~639_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~638_combout ) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout  & (((\RegInstr|out [22] & \bancoRegistradores|muxA|muxOut|muxDois|out[0]~631_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~636_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~638_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~631_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~639_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~639 .lut_mask = 16'hDA8A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[0]~650 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[0]~650_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[0]~639_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[0]~649_combout ))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~649_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~639_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~650_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~650 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[0]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \RegA|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[0]~650_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[0] .is_wysiwyg = "true";
defparam \RegA|out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \PCSrc[0]~input (
	.i(PCSrc[0]),
	.ibar(gnd),
	.o(\PCSrc[0]~input_o ));
// synopsys translate_off
defparam \PCSrc[0]~input .bus_hold = "false";
defparam \PCSrc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \mux4_2|muxDois|out[0]~0 (
// Equation(s):
// \mux4_2|muxDois|out[0]~0_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [0])) # (!\PCSrc[0]~input_o  & ((\ula|ula0|muxULA|muxZero|muxDois|out~7_combout )))

	.dataa(gnd),
	.datab(\RegULA|out [0]),
	.datac(\ula|ula0|muxULA|muxZero|muxDois|out~7_combout ),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[0]~0 .lut_mask = 16'hCCF0;
defparam \mux4_2|muxDois|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N8
cycloneive_io_ibuf \PCSrc[1]~input (
	.i(PCSrc[1]),
	.ibar(gnd),
	.o(\PCSrc[1]~input_o ));
// synopsys translate_off
defparam \PCSrc[1]~input .bus_hold = "false";
defparam \PCSrc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \PCWrite~input (
	.i(PCWrite),
	.ibar(gnd),
	.o(\PCWrite~input_o ));
// synopsys translate_off
defparam \PCWrite~input .bus_hold = "false";
defparam \PCWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \ALUControl[1]~input (
	.i(ALUControl[1]),
	.ibar(gnd),
	.o(\ALUControl[1]~input_o ));
// synopsys translate_off
defparam \ALUControl[1]~input .bus_hold = "false";
defparam \ALUControl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \MemtoReg~input (
	.i(MemtoReg),
	.ibar(gnd),
	.o(\MemtoReg~input_o ));
// synopsys translate_off
defparam \MemtoReg~input .bus_hold = "false";
defparam \MemtoReg~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \RegData|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[14]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[14] .is_wysiwyg = "true";
defparam \RegData|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \RegULA|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[14].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[14] .is_wysiwyg = "true";
defparam \RegULA|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \mux2_2|out[14]~14 (
// Equation(s):
// \mux2_2|out[14]~14_combout  = (\MemtoReg~input_o  & (\RegData|out [14])) # (!\MemtoReg~input_o  & ((\RegULA|out [14])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [14]),
	.datad(\RegULA|out [14]),
	.cin(gnd),
	.combout(\mux2_2|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[14]~14 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \bancoRegistradores|registrador[12].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \bancoRegistradores|registrador[14].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~311 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[14].registrador|out [14]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[12].registrador|out [14]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [14]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [14]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~311 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \bancoRegistradores|registrador[13].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[14]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[14]~feeder_combout  = \mux2_2|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[14]~14_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[14]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \bancoRegistradores|registrador[15].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~312 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~312_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout  & (((\bancoRegistradores|registrador[15].registrador|out [14])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout  & (\RegInstr|out [16] & (\bancoRegistradores|registrador[13].registrador|out [14])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~311_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~312_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~312 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \bancoRegistradores|registrador[1].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \bancoRegistradores|registrador[0].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~308 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [14])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [14])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~308 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \bancoRegistradores|registrador[3].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \bancoRegistradores|registrador[2].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~309 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~309_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout  & ((\bancoRegistradores|registrador[3].registrador|out [14]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout  & (((\bancoRegistradores|registrador[2].registrador|out [14] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~308_combout ),
	.datab(\bancoRegistradores|registrador[3].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [14]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~309_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~309 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \bancoRegistradores|registrador[6].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \bancoRegistradores|registrador[4].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~306 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [14]) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|registrador[4].registrador|out [14] 
// & !\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [14]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~306 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \bancoRegistradores|registrador[7].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \bancoRegistradores|registrador[5].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~307 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~307_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout  & (\bancoRegistradores|registrador[7].registrador|out [14])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout  & ((\bancoRegistradores|registrador[5].registrador|out [14]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~306_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~307 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~310 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~307_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~309_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~309_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~307_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~310 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \bancoRegistradores|registrador[11].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|decoder|and00~27 (
// Equation(s):
// \bancoRegistradores|decoder|and00~27_combout  = (\bancoRegistradores|decoder|and00~26_combout  & \bancoRegistradores|decoder|and00~3_combout )

	.dataa(gnd),
	.datab(\bancoRegistradores|decoder|and00~26_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|decoder|and00~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|decoder|and00~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|decoder|and00~27 .lut_mask = 16'hCC00;
defparam \bancoRegistradores|decoder|and00~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \bancoRegistradores|registrador[10].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \bancoRegistradores|registrador[9].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \bancoRegistradores|registrador[8].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~304 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [14])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [14]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~304 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~305 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~305_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout  & (\bancoRegistradores|registrador[11].registrador|out [14])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout  & ((\bancoRegistradores|registrador[10].registrador|out [14]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [14]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~304_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~305_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~305 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~313 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~313_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~312_combout ) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~305_combout  & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~312_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~310_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~305_combout ),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~313_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~313 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \bancoRegistradores|registrador[18].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \bancoRegistradores|registrador[26].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~294 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [14]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [14] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [14]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [14]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~294 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \bancoRegistradores|registrador[30].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \bancoRegistradores|registrador[22].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~295 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~295_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout  & ((\bancoRegistradores|registrador[30].registrador|out [14]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout  & (((\bancoRegistradores|registrador[22].registrador|out [14] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~294_combout ),
	.datab(\bancoRegistradores|registrador[30].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [14]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~295_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~295 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \bancoRegistradores|registrador[16].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \bancoRegistradores|registrador[24].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~298 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[24].registrador|out [14]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [14] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [14]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [14]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~298 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~299 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~299_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout  & ((\bancoRegistradores|registrador[28].registrador|out [14]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout  & (\bancoRegistradores|registrador[20].registrador|out [14])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~298_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~299_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~299 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \bancoRegistradores|registrador[25].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \bancoRegistradores|registrador[29].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \bancoRegistradores|registrador[17].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \bancoRegistradores|registrador[21].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~296 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [14]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[17].registrador|out [14]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~296 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~297 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~297_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout  & ((\bancoRegistradores|registrador[29].registrador|out [14]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout  & (\bancoRegistradores|registrador[25].registrador|out [14])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [14]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~296_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~297_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~297 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~300 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~297_combout ))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~299_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~299_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~297_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~300 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \bancoRegistradores|registrador[31].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \bancoRegistradores|registrador[19].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \bancoRegistradores|registrador[23].registrador|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[14]~14_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[14] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~301 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [14]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [14] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [14]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~301 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~302 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~302_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout  & (\bancoRegistradores|registrador[31].registrador|out [14])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout  & ((\bancoRegistradores|registrador[27].registrador|out [14]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [14]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [14]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~301_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~302_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~302 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~303 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~303_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~302_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~295_combout )))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~295_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~300_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~302_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~303_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~303 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[14]~314 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[14]~314_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[14]~303_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[14]~313_combout ))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~313_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~303_combout ),
	.datac(gnd),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~314_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~314 .lut_mask = 16'hCCAA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[14]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \RegB|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[14]~314_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[14] .is_wysiwyg = "true";
defparam \RegB|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \mux4_1|muxDois|out[14]~19 (
// Equation(s):
// \mux4_1|muxDois|out[14]~19_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [14])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [14])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [14]),
	.datad(\RegB|out [14]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[14]~19 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \mux4_1|muxDois|out[14]~20 (
// Equation(s):
// \mux4_1|muxDois|out[14]~20_combout  = (\mux4_1|muxDois|out[14]~19_combout ) # ((\ALUSrcB[0]~input_o  & (\RegInstr|out [12] & \ALUSrcB[1]~input_o )))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [12]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\mux4_1|muxDois|out[14]~19_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[14]~20 .lut_mask = 16'hFF80;
defparam \mux4_1|muxDois|out[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~357 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [14])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [14]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~357 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~358 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~358_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout  & (\bancoRegistradores|registrador[29].registrador|out [14])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout  & ((\bancoRegistradores|registrador[21].registrador|out [14]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [14]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~357_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~358 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~364 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[27].registrador|out [14])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[19].registrador|out [14])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [14]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~364 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~365 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~365_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout  & (\bancoRegistradores|registrador[31].registrador|out [14])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout  & ((\bancoRegistradores|registrador[23].registrador|out [14]))))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~364_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~365 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~361 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [14]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[16].registrador|out 
// [14] & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [14]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~361 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~362 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~362_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout  & (((\bancoRegistradores|registrador[28].registrador|out [14]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout  & (\bancoRegistradores|registrador[24].registrador|out [14] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~361_combout ),
	.datab(\bancoRegistradores|registrador[24].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [14]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~362 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~359 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [14])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [14])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~359 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~360 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~360_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout  & ((\bancoRegistradores|registrador[30].registrador|out [14]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout  & (\bancoRegistradores|registrador[26].registrador|out [14])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [14]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~359_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~360 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~363 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~360_combout ))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~362_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~362_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~360_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~363 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~366 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~366_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~365_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~358_combout )))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~358_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~365_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~363_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~366 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~374 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [14])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[12].registrador|out [14])))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [14]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~374 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~375 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~375_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout  & (\bancoRegistradores|registrador[15].registrador|out [14])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout  & ((\bancoRegistradores|registrador[14].registrador|out [14]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [14]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [14]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~374_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~375 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~367 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [14])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [14])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~367 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~368 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~368_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout  & (\bancoRegistradores|registrador[7].registrador|out [14])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout  & ((\bancoRegistradores|registrador[6].registrador|out [14]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [14]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [14]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~367_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~368 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~371 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[2].registrador|out [14])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [14])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~371 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~372 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~372_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout  & (((\bancoRegistradores|registrador[3].registrador|out [14]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout  & (\bancoRegistradores|registrador[1].registrador|out [14] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [14]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~371_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [14]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~372 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~369 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [14])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[8].registrador|out [14])))))

	.dataa(\bancoRegistradores|registrador[10].registrador|out [14]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [14]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~369 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~370 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~370_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout  & (\bancoRegistradores|registrador[11].registrador|out [14])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout  & ((\bancoRegistradores|registrador[9].registrador|out [14]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~369_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [14]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [14]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~370 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~373 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout  = (\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~370_combout ) # (\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~372_combout  & ((!\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~372_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~370_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~373 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~376 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~376_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~375_combout ) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~368_combout  & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~375_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~368_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~373_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~376 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[14]~377 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[14]~377_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[14]~366_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[14]~376_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [25]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~366_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~376_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~377 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \RegA|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[14]~377_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[14] .is_wysiwyg = "true";
defparam \RegA|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \PC|out[14]~12 (
// Equation(s):
// \PC|out[14]~12_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [14]))) # (!\PCSrc[0]~input_o  & (\ula|ula[14].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[14].ula|muxULA|muxDois|out~3_combout ),
	.datab(\RegULA|out [14]),
	.datac(gnd),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\PC|out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[14]~12 .lut_mask = 16'hCCAA;
defparam \PC|out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \PC|out[11]~26 (
// Equation(s):
// \PC|out[11]~26_combout  = (\PCSrc[0]~input_o  & \PCSrc[1]~input_o )

	.dataa(\PCSrc[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCSrc[1]~input_o ),
	.cin(gnd),
	.combout(\PC|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[11]~26 .lut_mask = 16'hAA00;
defparam \PC|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \PC|out[14] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[14]~12_combout ),
	.asdata(\RegInstr|out [12]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[14] .is_wysiwyg = "true";
defparam \PC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \mux2_3|out[14]~17 (
// Equation(s):
// \mux2_3|out[14]~17_combout  = (\ALUSrcA~input_o  & (\RegA|out [14])) # (!\ALUSrcA~input_o  & ((\PC|out [14])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [14]),
	.datad(\PC|out [14]),
	.cin(gnd),
	.combout(\mux2_3|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[14]~17 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \ula|addSubSignal~0 (
// Equation(s):
// \ula|addSubSignal~0_combout  = (\ALUControl[1]~input_o ) # (\ALUControl[2]~input_o )

	.dataa(gnd),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|addSubSignal~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|addSubSignal~0 .lut_mask = 16'hFCFC;
defparam \ula|addSubSignal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~2_combout  = (\ALUControl[0]~input_o  & (!\ALUControl[1]~input_o  & \ALUControl[2]~input_o ))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~2 .lut_mask = 16'h2020;
defparam \ula|ula[1].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \RegData|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[13]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[13] .is_wysiwyg = "true";
defparam \RegData|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \mux2_2|out[13]~13 (
// Equation(s):
// \mux2_2|out[13]~13_combout  = (\MemtoReg~input_o  & ((\RegData|out [13]))) # (!\MemtoReg~input_o  & (\RegULA|out [13]))

	.dataa(\RegULA|out [13]),
	.datab(gnd),
	.datac(\RegData|out [13]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[13]~13 .lut_mask = 16'hF0AA;
defparam \mux2_2|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \bancoRegistradores|registrador[4].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \bancoRegistradores|registrador[5].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~283 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[5].registrador|out [13]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[4].registrador|out [13] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [13]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~283 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \bancoRegistradores|registrador[6].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~284 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~284_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout  & ((\bancoRegistradores|registrador[7].registrador|out [13]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout  & (((\bancoRegistradores|registrador[6].registrador|out [13] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [13]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~283_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [13]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~284_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~284 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \bancoRegistradores|registrador[9].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \bancoRegistradores|registrador[11].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \bancoRegistradores|registrador[10].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \bancoRegistradores|registrador[8].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~285 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [13])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [13])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [13]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~285 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~286 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~286_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout  & ((\bancoRegistradores|registrador[11].registrador|out [13]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout  & (\bancoRegistradores|registrador[9].registrador|out [13])))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [13]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~285_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~286_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~286 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \bancoRegistradores|registrador[2].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \bancoRegistradores|registrador[0].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~287 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[2].registrador|out [13])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[0].registrador|out [13])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~287 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \bancoRegistradores|registrador[1].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \bancoRegistradores|registrador[3].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout  & ((\bancoRegistradores|registrador[3].registrador|out [13]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout  & (\bancoRegistradores|registrador[1].registrador|out [13])))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~287_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~288_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~289 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~286_combout ) # ((\RegInstr|out [18])))) # (!\RegInstr|out [19] & (((!\RegInstr|out [18] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~288_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~286_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~288_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~289 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \bancoRegistradores|registrador[12].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \bancoRegistradores|registrador[13].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~290 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[13].registrador|out [13]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[12].registrador|out [13] 
// & ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [13]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~290 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \bancoRegistradores|registrador[14].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \bancoRegistradores|registrador[15].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~291 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~291_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout  & (((\bancoRegistradores|registrador[15].registrador|out [13])) # (!\RegInstr|out [17]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout  & (\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [13])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~290_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~291_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~291 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~292 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~292_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~291_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~284_combout )))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~284_combout ),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~289_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~291_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~292_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~292 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \bancoRegistradores|registrador[18].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \bancoRegistradores|registrador[22].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~275 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [13]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [13]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~275 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \bancoRegistradores|registrador[30].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \bancoRegistradores|registrador[26].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~276 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~276_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout  & (((\bancoRegistradores|registrador[30].registrador|out [13])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout  & (\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [13]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~275_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~276_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~276 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \bancoRegistradores|registrador[28].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \bancoRegistradores|registrador[24].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \bancoRegistradores|registrador[20].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \bancoRegistradores|registrador[16].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~277 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [13])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [13])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~277 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout  & (\bancoRegistradores|registrador[28].registrador|out [13])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout  & ((\bancoRegistradores|registrador[24].registrador|out [13]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [13]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~277_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~278_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~279 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~276_combout ) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((!\RegInstr|out [16] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~278_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~276_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~278_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~279 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \bancoRegistradores|registrador[31].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \bancoRegistradores|registrador[23].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \bancoRegistradores|registrador[27].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \bancoRegistradores|registrador[19].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~280 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [13])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [13])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~280 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~281 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~281_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout  & (\bancoRegistradores|registrador[31].registrador|out [13])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout  & ((\bancoRegistradores|registrador[23].registrador|out [13]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [13]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [13]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~280_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~281_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~281 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \bancoRegistradores|registrador[29].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \bancoRegistradores|registrador[17].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \bancoRegistradores|registrador[25].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~273 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [13]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [13] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [13]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [13]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~273 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \bancoRegistradores|registrador[21].registrador|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[13]~13_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[13] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~274 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~274_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout  & ((\bancoRegistradores|registrador[29].registrador|out [13]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout  & (((\bancoRegistradores|registrador[21].registrador|out [13] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [13]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~273_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [13]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~274_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~274 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~282 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~282_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~281_combout ) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~274_combout  & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~279_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~281_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~274_combout ),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~282_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~282 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[13]~293 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[13]~293_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[13]~282_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[13]~292_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~292_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~282_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~293_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~293 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[13]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \RegB|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[13]~293_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[13] .is_wysiwyg = "true";
defparam \RegB|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \mux4_1|muxDois|out[13]~21 (
// Equation(s):
// \mux4_1|muxDois|out[13]~21_combout  = (\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o )) # (!\ALUSrcB[0]~input_o  & (!\ALUSrcB[1]~input_o  & \RegB|out [13]))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(gnd),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\RegB|out [13]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[13]~21 .lut_mask = 16'hA5A0;
defparam \mux4_1|muxDois|out[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \mux4_1|muxDois|out[13]~22 (
// Equation(s):
// \mux4_1|muxDois|out[13]~22_combout  = (\mux4_1|muxDois|out[13]~21_combout  & (((\RegInstr|out [11])) # (!\ALUSrcB[1]~input_o ))) # (!\mux4_1|muxDois|out[13]~21_combout  & (\ALUSrcB[1]~input_o  & (\RegInstr|out [13])))

	.dataa(\mux4_1|muxDois|out[13]~21_combout ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [13]),
	.datad(\RegInstr|out [11]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[13]~22 .lut_mask = 16'hEA62;
defparam \mux4_1|muxDois|out[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~1_combout  = \ALUControl[1]~input_o  $ (\ALUControl[2]~input_o )

	.dataa(gnd),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~1 .lut_mask = 16'h3C3C;
defparam \ula|ula[1].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~0_combout  = (!\ALUControl[2]~input_o  & ((\ALUControl[0]~input_o ) # (\ALUControl[1]~input_o )))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~0 .lut_mask = 16'h0E0E;
defparam \ula|ula[1].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \ula|ula[13].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[13].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[13]~18_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux4_1|muxDois|out[13]~22_combout )) # (!\mux2_3|out[13]~18_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux4_1|muxDois|out[13]~22_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux2_3|out[13]~18_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[13]~22_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|muxULA|muxDois|out~0 .lut_mask = 16'h3478;
defparam \ula|ula[13].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \ula|ula[13].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[13].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[13]~22_combout  & ((\ula|ula[13].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux2_3|out[13]~18_combout )))) # (!\mux4_1|muxDois|out[13]~22_combout  & 
// (\ula|ula[13].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[13]~18_combout ))))

	.dataa(\mux4_1|muxDois|out[13]~22_combout ),
	.datab(\ula|ula[13].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux2_3|out[13]~18_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|muxULA|muxDois|out~1 .lut_mask = 16'hCEC8;
defparam \ula|ula[13].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \ula|ula[13].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[13].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[13]~22_combout ) # (!\mux2_3|out[13]~18_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (\ula|ula[13].ula|muxULA|muxDois|out~1_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ula|ula[13].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux2_3|out[13]~18_combout ),
	.datad(\mux4_1|muxDois|out[13]~22_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|muxULA|muxDois|out~2 .lut_mask = 16'h4EEE;
defparam \ula|ula[13].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \RD[10]~input (
	.i(RD[10]),
	.ibar(gnd),
	.o(\RD[10]~input_o ));
// synopsys translate_off
defparam \RD[10]~input .bus_hold = "false";
defparam \RD[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \RegInstr|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[10]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[10] .is_wysiwyg = "true";
defparam \RegInstr|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \mux4_1|muxDois|out[12]~23 (
// Equation(s):
// \mux4_1|muxDois|out[12]~23_combout  = (\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [10])) # (!\ALUSrcB[0]~input_o  & (!\ALUSrcB[1]~input_o ))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(gnd),
	.datad(\RegInstr|out [10]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[12]~23 .lut_mask = 16'h9911;
defparam \mux4_1|muxDois|out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \RegData|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[12]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[12] .is_wysiwyg = "true";
defparam \RegData|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \mux2_2|out[12]~12 (
// Equation(s):
// \mux2_2|out[12]~12_combout  = (\MemtoReg~input_o  & (\RegData|out [12])) # (!\MemtoReg~input_o  & ((\RegULA|out [12])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [12]),
	.datad(\RegULA|out [12]),
	.cin(gnd),
	.combout(\mux2_2|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[12]~12 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \bancoRegistradores|registrador[19].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \bancoRegistradores|registrador[23].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~259 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [12]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [12] 
// & ((!\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [12]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [12]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~259 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \bancoRegistradores|registrador[27].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \bancoRegistradores|registrador[31].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~260 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~260_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout  & (((\bancoRegistradores|registrador[31].registrador|out [12])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout  & (\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [12])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~259_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~260_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~260 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \bancoRegistradores|registrador[28].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \bancoRegistradores|registrador[24].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \bancoRegistradores|registrador[16].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~256 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[24].registrador|out [12])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[16].registrador|out [12])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~256 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \bancoRegistradores|registrador[20].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~257 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~257_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout  & ((\bancoRegistradores|registrador[28].registrador|out [12]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout  & (((\bancoRegistradores|registrador[20].registrador|out [12] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [12]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~256_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [12]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~257_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~257 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \bancoRegistradores|registrador[21].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \bancoRegistradores|registrador[17].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~254 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [12]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[17].registrador|out 
// [12] & !\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [12]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [12]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~254 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \bancoRegistradores|registrador[25].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \bancoRegistradores|registrador[29].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~255 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~255_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout  & (((\bancoRegistradores|registrador[29].registrador|out [12]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout  & (\bancoRegistradores|registrador[25].registrador|out [12] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~254_combout ),
	.datab(\bancoRegistradores|registrador[25].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [12]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~255 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~258 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~255_combout ) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~257_combout  & ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~257_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~255_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~258 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \bancoRegistradores|registrador[30].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \bancoRegistradores|registrador[22].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \bancoRegistradores|registrador[26].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \bancoRegistradores|registrador[18].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~252 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[26].registrador|out [12])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[18].registrador|out [12])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~252 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~253 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~253_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout  & (\bancoRegistradores|registrador[30].registrador|out [12])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout  & ((\bancoRegistradores|registrador[22].registrador|out [12]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [12]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~252_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~253 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~261 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~261_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~260_combout ) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~253_combout  & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~260_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~258_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~253_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~261_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~261 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \bancoRegistradores|registrador[11].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \bancoRegistradores|registrador[10].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \bancoRegistradores|registrador[9].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \bancoRegistradores|registrador[8].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~262 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [12])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [12]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~262 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~263 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~263_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout  & (\bancoRegistradores|registrador[11].registrador|out [12])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout  & ((\bancoRegistradores|registrador[10].registrador|out [12]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [12]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~262_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~263_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~263 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[12]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[12]~feeder_combout  = \mux2_2|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[12]~12_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[12]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \bancoRegistradores|registrador[15].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \bancoRegistradores|registrador[13].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \bancoRegistradores|registrador[12].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \bancoRegistradores|registrador[14].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~269 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[14].registrador|out [12]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[12].registrador|out [12] 
// & ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [12]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~269 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~270 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~270_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout  & (\bancoRegistradores|registrador[15].registrador|out [12])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout  & ((\bancoRegistradores|registrador[13].registrador|out [12]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [12]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [12]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~269_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~270_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~270 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \bancoRegistradores|registrador[1].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \bancoRegistradores|registrador[0].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~266 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [12])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [12])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~266 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \bancoRegistradores|registrador[3].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \bancoRegistradores|registrador[2].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~267 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~267_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout  & ((\bancoRegistradores|registrador[3].registrador|out [12]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout  & (((\bancoRegistradores|registrador[2].registrador|out [12] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~266_combout ),
	.datab(\bancoRegistradores|registrador[3].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [12]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~267_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~267 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \bancoRegistradores|registrador[6].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \bancoRegistradores|registrador[4].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~264 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [12]) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|registrador[4].registrador|out [12] 
// & !\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [12]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~264 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N5
dffeas \bancoRegistradores|registrador[5].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \bancoRegistradores|registrador[7].registrador|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[12]~12_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[12] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~265 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~265_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout  & (((\bancoRegistradores|registrador[7].registrador|out [12]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout  & (\bancoRegistradores|registrador[5].registrador|out [12] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~264_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [12]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~265_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~265 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~268 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~265_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~267_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~267_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~265_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~268 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~271 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~271_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~270_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~263_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~263_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~270_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~268_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~271_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~271 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[12]~272 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[12]~272_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[12]~261_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[12]~271_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~261_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~271_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~272_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~272 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[12]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \RegB|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[12]~272_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[12] .is_wysiwyg = "true";
defparam \RegB|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \mux4_1|muxDois|out[12]~24 (
// Equation(s):
// \mux4_1|muxDois|out[12]~24_combout  = (\ALUSrcB[0]~input_o  & (\mux4_1|muxDois|out[12]~23_combout )) # (!\ALUSrcB[0]~input_o  & ((\mux4_1|muxDois|out[12]~23_combout  & ((\RegB|out [12]))) # (!\mux4_1|muxDois|out[12]~23_combout  & (\RegInstr|out [12]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\mux4_1|muxDois|out[12]~23_combout ),
	.datac(\RegInstr|out [12]),
	.datad(\RegB|out [12]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[12]~24 .lut_mask = 16'hDC98;
defparam \mux4_1|muxDois|out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \ula|ula[12].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[12].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[12]~19_combout  & (!\mux4_1|muxDois|out[12]~24_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux2_3|out[12]~19_combout  & 
// (\mux4_1|muxDois|out[12]~24_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[12]~19_combout ),
	.datac(\mux4_1|muxDois|out[12]~24_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5728;
defparam \ula|ula[12].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \ula|ula[12].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[12].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[12].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[12]~19_combout ) # ((\mux4_1|muxDois|out[12]~24_combout ) # (\ula|addSubSignal~0_combout )))) # 
// (!\ula|ula[12].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[12]~19_combout  & (\mux4_1|muxDois|out[12]~24_combout  & !\ula|addSubSignal~0_combout )))

	.dataa(\ula|ula[12].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux2_3|out[12]~19_combout ),
	.datac(\mux4_1|muxDois|out[12]~24_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAAE8;
defparam \ula|ula[12].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \ula|ula[12].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[12].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[12]~19_combout )) # (!\mux4_1|muxDois|out[12]~24_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[12].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[12]~24_combout ),
	.datab(\mux2_3|out[12]~19_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[12].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[12].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \RD[9]~input (
	.i(RD[9]),
	.ibar(gnd),
	.o(\RD[9]~input_o ));
// synopsys translate_off
defparam \RD[9]~input .bus_hold = "false";
defparam \RD[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \RegInstr|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[9]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[9] .is_wysiwyg = "true";
defparam \RegInstr|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \bancoRegistradores|registrador[16].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \bancoRegistradores|registrador[24].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~424 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[24].registrador|out [11])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [11])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~424 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \bancoRegistradores|registrador[28].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~425 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~425_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout  & (((\bancoRegistradores|registrador[28].registrador|out [11])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout  & (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [11]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~424_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~425 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \bancoRegistradores|registrador[25].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \bancoRegistradores|registrador[29].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \bancoRegistradores|registrador[21].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \bancoRegistradores|registrador[17].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~422 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [11]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out 
// [11] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [11]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [11]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~422 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~423 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~423_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout  & ((\bancoRegistradores|registrador[29].registrador|out [11]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout  & (\bancoRegistradores|registrador[25].registrador|out [11])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~422_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~423 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~426 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22]) # (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~423_combout )))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~425_combout  & (!\RegInstr|out [22])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~425_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~423_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~426 .lut_mask = 16'hCEC2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \bancoRegistradores|registrador[30].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \bancoRegistradores|registrador[22].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \bancoRegistradores|registrador[26].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \bancoRegistradores|registrador[18].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~420 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[26].registrador|out [11])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[18].registrador|out [11])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~420 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~421 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~421_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout  & (\bancoRegistradores|registrador[30].registrador|out [11])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout  & ((\bancoRegistradores|registrador[22].registrador|out [11]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [11]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~420_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~421 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \bancoRegistradores|registrador[27].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \bancoRegistradores|registrador[31].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \bancoRegistradores|registrador[23].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \bancoRegistradores|registrador[19].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~427 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[23].registrador|out [11])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[19].registrador|out [11])))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [11]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [11]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~427 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~428 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~428_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout  & ((\bancoRegistradores|registrador[31].registrador|out [11]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout  & (\bancoRegistradores|registrador[27].registrador|out [11])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~427_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~428 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~429 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~429_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~428_combout ) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~421_combout  & (\RegInstr|out [22])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~426_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~421_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~428_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~429 .lut_mask = 16'hEA4A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \bancoRegistradores|registrador[5].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \bancoRegistradores|registrador[7].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \bancoRegistradores|registrador[4].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \bancoRegistradores|registrador[6].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~432 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [11]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[4].registrador|out [11]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~432 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~433 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~433_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout  & ((\bancoRegistradores|registrador[7].registrador|out [11]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout  & (\bancoRegistradores|registrador[5].registrador|out [11])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [11]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~432_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~433 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \bancoRegistradores|registrador[0].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \bancoRegistradores|registrador[1].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~434 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [11]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [11]))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~434 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \bancoRegistradores|registrador[2].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \bancoRegistradores|registrador[3].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~435 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~435_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout  & (((\bancoRegistradores|registrador[3].registrador|out [11]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout  & (\bancoRegistradores|registrador[2].registrador|out [11] & ((\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~434_combout ),
	.datab(\bancoRegistradores|registrador[2].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [11]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~435 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~436 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~433_combout )) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~435_combout )))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~433_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~435_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~436 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \bancoRegistradores|registrador[11].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \bancoRegistradores|registrador[10].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \bancoRegistradores|registrador[9].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \bancoRegistradores|registrador[8].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~430 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [11])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [11])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~430 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~431 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~431_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout  & (\bancoRegistradores|registrador[11].registrador|out [11])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout  & ((\bancoRegistradores|registrador[10].registrador|out [11]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout ))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [11]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~430_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~431 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \bancoRegistradores|registrador[15].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \bancoRegistradores|registrador[14].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \bancoRegistradores|registrador[12].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~437 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[14].registrador|out [11])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[12].registrador|out [11])))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[14].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [11]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~437 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~438 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~438_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout  & ((\bancoRegistradores|registrador[15].registrador|out [11]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout  & (\bancoRegistradores|registrador[13].registrador|out [11])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [11]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~437_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~438 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~439 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~439_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~438_combout ) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~431_combout  & (\RegInstr|out [24])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~436_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~431_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~438_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~439 .lut_mask = 16'hEA4A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[11]~440 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[11]~440_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[11]~429_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[11]~439_combout )))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~429_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~439_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~440 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \RegA|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[11]~440_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[11] .is_wysiwyg = "true";
defparam \RegA|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \PC|out[11]~9 (
// Equation(s):
// \PC|out[11]~9_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [11]))) # (!\PCSrc[0]~input_o  & (\ula|ula[11].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[11].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [11]),
	.cin(gnd),
	.combout(\PC|out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[11]~9 .lut_mask = 16'hEE22;
defparam \PC|out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \PC|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[11]~9_combout ),
	.asdata(\RegInstr|out [9]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[11] .is_wysiwyg = "true";
defparam \PC|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \mux2_3|out[11]~20 (
// Equation(s):
// \mux2_3|out[11]~20_combout  = (\ALUSrcA~input_o  & (\RegA|out [11])) # (!\ALUSrcA~input_o  & ((\PC|out [11])))

	.dataa(\RegA|out [11]),
	.datab(gnd),
	.datac(\ALUSrcA~input_o ),
	.datad(\PC|out [11]),
	.cin(gnd),
	.combout(\mux2_3|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[11]~20 .lut_mask = 16'hAFA0;
defparam \mux2_3|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \ula|ula[11].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[11].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[11]~26_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux2_3|out[11]~20_combout )) # 
// (!\mux4_1|muxDois|out[11]~26_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux2_3|out[11]~20_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux4_1|muxDois|out[11]~26_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux2_3|out[11]~20_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5278;
defparam \ula|ula[11].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \ula|ula[11].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[11].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[11].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[11]~26_combout ) # ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[11]~20_combout )))) # 
// (!\ula|ula[11].ula|muxULA|muxDois|out~0_combout  & (\mux4_1|muxDois|out[11]~26_combout  & (!\ula|addSubSignal~0_combout  & \mux2_3|out[11]~20_combout )))

	.dataa(\ula|ula[11].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux4_1|muxDois|out[11]~26_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux2_3|out[11]~20_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAEA8;
defparam \ula|ula[11].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \ula|ula[11].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[11].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[11]~20_combout )) # (!\mux4_1|muxDois|out[11]~26_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[11].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[11]~26_combout ),
	.datac(\ula|ula[11].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux2_3|out[11]~20_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|muxULA|muxDois|out~2 .lut_mask = 16'h72FA;
defparam \ula|ula[11].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \RegData|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[10]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[10] .is_wysiwyg = "true";
defparam \RegData|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \bancoRegistradores|registrador[10].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \bancoRegistradores|registrador[8].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~453 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [10]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [10] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [10]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~453 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \bancoRegistradores|registrador[11].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \bancoRegistradores|registrador[9].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~454 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~454_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout  & (((\bancoRegistradores|registrador[11].registrador|out [10])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [10]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~453_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~454 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \bancoRegistradores|registrador[1].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \bancoRegistradores|registrador[3].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \bancoRegistradores|registrador[0].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \bancoRegistradores|registrador[2].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~455 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[2].registrador|out [10])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [10])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~455 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~456 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~456_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout  & ((\bancoRegistradores|registrador[3].registrador|out [10]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout  & (\bancoRegistradores|registrador[1].registrador|out [10])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[1].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [10]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~455_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~456 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~457 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~454_combout )) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~456_combout )))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~454_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~456_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~457 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \bancoRegistradores|registrador[7].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \bancoRegistradores|registrador[6].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \bancoRegistradores|registrador[5].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \bancoRegistradores|registrador[4].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~451 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [10])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [10])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~451 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~452 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~452_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout  & (\bancoRegistradores|registrador[7].registrador|out [10])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout  & ((\bancoRegistradores|registrador[6].registrador|out [10]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [10]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~451_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~452 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[10]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[10]~feeder_combout  = \mux2_2|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[10]~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[10]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \bancoRegistradores|registrador[15].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \bancoRegistradores|registrador[14].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \bancoRegistradores|registrador[13].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \bancoRegistradores|registrador[12].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~458 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [10])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[12].registrador|out [10])))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [10]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~458 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~459 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~459_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout  & (\bancoRegistradores|registrador[15].registrador|out [10])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout  & ((\bancoRegistradores|registrador[14].registrador|out [10]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [10]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [10]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~458_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~459 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~460 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~460_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~459_combout ) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~452_combout  & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~457_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~452_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~459_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~460 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \bancoRegistradores|registrador[27].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \bancoRegistradores|registrador[19].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~448 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [10]) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|registrador[19].registrador|out 
// [10] & !\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [10]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [10]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~448 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \bancoRegistradores|registrador[23].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \bancoRegistradores|registrador[31].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~449 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~449_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout  & (((\bancoRegistradores|registrador[31].registrador|out [10]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout  & (\bancoRegistradores|registrador[23].registrador|out [10] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~448_combout ),
	.datab(\bancoRegistradores|registrador[23].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [10]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~449 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \bancoRegistradores|registrador[29].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \bancoRegistradores|registrador[21].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \bancoRegistradores|registrador[25].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \bancoRegistradores|registrador[17].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~441 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [10])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [10]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~441 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~442 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~442_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout  & (\bancoRegistradores|registrador[29].registrador|out [10])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout  & ((\bancoRegistradores|registrador[21].registrador|out [10]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [10]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~441_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~442 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \bancoRegistradores|registrador[18].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \bancoRegistradores|registrador[22].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~443 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [10])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [10])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~443 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \bancoRegistradores|registrador[26].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~444 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~444_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout  & (((\bancoRegistradores|registrador[30].registrador|out [10]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout  & (\bancoRegistradores|registrador[26].registrador|out [10] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~443_combout ),
	.datab(\bancoRegistradores|registrador[26].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [10]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~444 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \bancoRegistradores|registrador[20].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \bancoRegistradores|registrador[16].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~445 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [10]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[16].registrador|out 
// [10] & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [10]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~445 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \bancoRegistradores|registrador[28].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \bancoRegistradores|registrador[24].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~446 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~446_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout  & (\bancoRegistradores|registrador[28].registrador|out [10])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout  & ((\bancoRegistradores|registrador[24].registrador|out [10]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~445_combout ),
	.datac(\bancoRegistradores|registrador[28].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~446 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~447 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~444_combout ) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~446_combout  & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~444_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~446_combout ),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~447 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~450 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~450_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~449_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~442_combout ))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~449_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~442_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~447_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~450 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[10]~461 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[10]~461_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[10]~450_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[10]~460_combout ))

	.dataa(\RegInstr|out [25]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~460_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~450_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~461 .lut_mask = 16'hEE44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \RegA|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[10]~461_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[10] .is_wysiwyg = "true";
defparam \RegA|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \PC|out[10]~8 (
// Equation(s):
// \PC|out[10]~8_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [10])) # (!\PCSrc[0]~input_o  & ((\ula|ula[10].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [10]),
	.datac(gnd),
	.datad(\ula|ula[10].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[10]~8 .lut_mask = 16'hDD88;
defparam \PC|out[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \RD[8]~input (
	.i(RD[8]),
	.ibar(gnd),
	.o(\RD[8]~input_o ));
// synopsys translate_off
defparam \RD[8]~input .bus_hold = "false";
defparam \RD[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \RegInstr|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[8]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[8] .is_wysiwyg = "true";
defparam \RegInstr|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \PC|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[10]~8_combout ),
	.asdata(\RegInstr|out [8]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[10] .is_wysiwyg = "true";
defparam \PC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \mux2_3|out[10]~21 (
// Equation(s):
// \mux2_3|out[10]~21_combout  = (\ALUSrcA~input_o  & (\RegA|out [10])) # (!\ALUSrcA~input_o  & ((\PC|out [10])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [10]),
	.datad(\PC|out [10]),
	.cin(gnd),
	.combout(\mux2_3|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[10]~21 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \ula|ula[10].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[10].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux4_1|muxDois|out[10]~28_combout  & !\mux2_3|out[10]~21_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux4_1|muxDois|out[10]~28_combout  $ (\mux2_3|out[10]~21_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[10]~28_combout ),
	.datad(\mux2_3|out[10]~21_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|muxULA|muxDois|out~0 .lut_mask = 16'h266A;
defparam \ula|ula[10].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \ula|ula[10].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[10].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[10]~21_combout  & ((\ula|ula[10].ula|muxULA|muxDois|out~0_combout ) # ((\mux4_1|muxDois|out[10]~28_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[10]~21_combout  & 
// (\ula|ula[10].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[10]~28_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[10]~21_combout ),
	.datab(\mux4_1|muxDois|out[10]~28_combout ),
	.datac(\ula|ula[10].ula|muxULA|muxDois|out~0_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|muxULA|muxDois|out~1 .lut_mask = 16'hF0E8;
defparam \ula|ula[10].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \ula|ula[10].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[10].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[10]~21_combout ) # (!\mux4_1|muxDois|out[10]~28_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (\ula|ula[10].ula|muxULA|muxDois|out~1_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ula|ula[10].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[10]~28_combout ),
	.datad(\mux2_3|out[10]~21_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|muxULA|muxDois|out~2 .lut_mask = 16'h4EEE;
defparam \ula|ula[10].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \RD[7]~input (
	.i(RD[7]),
	.ibar(gnd),
	.o(\RD[7]~input_o ));
// synopsys translate_off
defparam \RD[7]~input .bus_hold = "false";
defparam \RD[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \RegInstr|out[7]~feeder (
// Equation(s):
// \RegInstr|out[7]~feeder_combout  = \RD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[7]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[7]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \RegInstr|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[7] .is_wysiwyg = "true";
defparam \RegInstr|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[9]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[9]~feeder_combout  = \mux2_2|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[9]~9_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[9]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \bancoRegistradores|registrador[15].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \bancoRegistradores|registrador[14].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \bancoRegistradores|registrador[12].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \bancoRegistradores|registrador[13].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~206 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[13].registrador|out [9]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[12].registrador|out [9] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [9]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [9]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~206 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~207 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~207_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout  & (\bancoRegistradores|registrador[15].registrador|out [9])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout  & ((\bancoRegistradores|registrador[14].registrador|out [9]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [9]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~206_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~207 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \bancoRegistradores|registrador[10].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \bancoRegistradores|registrador[8].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~201 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [9])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [9])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [9]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~201 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \bancoRegistradores|registrador[9].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \bancoRegistradores|registrador[11].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~202 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~202_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout  & (((\bancoRegistradores|registrador[11].registrador|out [9]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout  & (\bancoRegistradores|registrador[9].registrador|out [9] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~201_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [9]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~202 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \bancoRegistradores|registrador[3].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \bancoRegistradores|registrador[1].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \bancoRegistradores|registrador[0].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \bancoRegistradores|registrador[2].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~203 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [9]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [9] & 
// ((!\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [9]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [9]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~203 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~204 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~204_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout  & (\bancoRegistradores|registrador[3].registrador|out [9])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout  & ((\bancoRegistradores|registrador[1].registrador|out [9]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [9]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [9]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~203_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~204 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~205 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~202_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~204_combout )))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~202_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~204_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~205 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \bancoRegistradores|registrador[4].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \bancoRegistradores|registrador[5].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~199 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[5].registrador|out [9]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[4].registrador|out [9] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [9]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~199 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \bancoRegistradores|registrador[6].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \bancoRegistradores|registrador[7].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~200 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~200_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout  & ((\bancoRegistradores|registrador[7].registrador|out [9]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout  & (\bancoRegistradores|registrador[6].registrador|out [9])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~199_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [9]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~200 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~208 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~208_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~207_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~200_combout  & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~207_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~205_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~200_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~208 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \bancoRegistradores|registrador[31].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \bancoRegistradores|registrador[19].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \bancoRegistradores|registrador[27].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~196 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[27].registrador|out [9]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[19].registrador|out [9]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [9]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [9]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~196 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~197 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~197_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout  & (\bancoRegistradores|registrador[31].registrador|out [9])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout  & ((\bancoRegistradores|registrador[23].registrador|out [9]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [9]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~196_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~197 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \bancoRegistradores|registrador[28].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \bancoRegistradores|registrador[16].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~193 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[20].registrador|out [9]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[16].registrador|out [9] & 
// ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [9]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~193 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \bancoRegistradores|registrador[24].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~194 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~194_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout  & ((\bancoRegistradores|registrador[28].registrador|out [9]) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout  & (((\bancoRegistradores|registrador[24].registrador|out [9] & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [9]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~193_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [9]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~194 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \bancoRegistradores|registrador[30].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \bancoRegistradores|registrador[22].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \bancoRegistradores|registrador[18].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~191 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[22].registrador|out [9])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[18].registrador|out [9])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [9]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~191 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~192 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~192_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout  & ((\bancoRegistradores|registrador[30].registrador|out [9]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout  & (\bancoRegistradores|registrador[26].registrador|out [9])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [9]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~191_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~192 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~195 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16]) # (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~192_combout )))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~194_combout  & (!\RegInstr|out [16])))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~194_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~192_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~195 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \bancoRegistradores|registrador[29].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \bancoRegistradores|registrador[17].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \bancoRegistradores|registrador[25].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~189 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [9]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [9] & 
// ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [9]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~189 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \bancoRegistradores|registrador[21].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~190 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~190_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout  & ((\bancoRegistradores|registrador[29].registrador|out [9]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout  & (((\bancoRegistradores|registrador[21].registrador|out [9] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [9]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~189_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [9]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~190 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~198 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~198_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~197_combout ) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~190_combout  & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~197_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~195_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~190_combout ),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~198 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[9]~209 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[9]~209_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[9]~198_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[9]~208_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~208_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~198_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~209 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \RegB|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[9]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[9] .is_wysiwyg = "true";
defparam \RegB|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \mux4_1|muxDois|out[9]~29 (
// Equation(s):
// \mux4_1|muxDois|out[9]~29_combout  = (\ALUSrcB[1]~input_o  & (\ALUSrcB[0]~input_o )) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & \RegB|out [9]))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(gnd),
	.datac(\ALUSrcB[0]~input_o ),
	.datad(\RegB|out [9]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[9]~29 .lut_mask = 16'hA5A0;
defparam \mux4_1|muxDois|out[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \mux4_1|muxDois|out[9]~30 (
// Equation(s):
// \mux4_1|muxDois|out[9]~30_combout  = (\ALUSrcB[1]~input_o  & ((\mux4_1|muxDois|out[9]~29_combout  & ((\RegInstr|out [7]))) # (!\mux4_1|muxDois|out[9]~29_combout  & (\RegInstr|out [9])))) # (!\ALUSrcB[1]~input_o  & (((\mux4_1|muxDois|out[9]~29_combout ))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\RegInstr|out [9]),
	.datac(\RegInstr|out [7]),
	.datad(\mux4_1|muxDois|out[9]~29_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[9]~30 .lut_mask = 16'hF588;
defparam \mux4_1|muxDois|out[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \ula|ula[9].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[9].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux2_3|out[9]~22_combout  & !\mux4_1|muxDois|out[9]~30_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux2_3|out[9]~22_combout  $ (\mux4_1|muxDois|out[9]~30_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux2_3|out[9]~22_combout ),
	.datac(\mux4_1|muxDois|out[9]~30_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|muxULA|muxDois|out~0 .lut_mask = 16'h16AA;
defparam \ula|ula[9].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \ula|ula[9].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[9].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[9].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[9]~22_combout ) # ((\mux4_1|muxDois|out[9]~30_combout ) # (\ula|addSubSignal~0_combout )))) # (!\ula|ula[9].ula|muxULA|muxDois|out~0_combout  & 
// (\mux2_3|out[9]~22_combout  & (\mux4_1|muxDois|out[9]~30_combout  & !\ula|addSubSignal~0_combout )))

	.dataa(\ula|ula[9].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux2_3|out[9]~22_combout ),
	.datac(\mux4_1|muxDois|out[9]~30_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAAE8;
defparam \ula|ula[9].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \ula|ula[9].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[9].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[9]~22_combout )) # (!\mux4_1|muxDois|out[9]~30_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[9].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[9]~30_combout ),
	.datac(\mux2_3|out[9]~22_combout ),
	.datad(\ula|ula[9].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[9].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \RegData|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[8]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[8] .is_wysiwyg = "true";
defparam \RegData|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \PC|out[8]~6 (
// Equation(s):
// \PC|out[8]~6_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [8])) # (!\PCSrc[0]~input_o  & ((\ula|ula[8].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [8]),
	.datac(gnd),
	.datad(\ula|ula[8].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[8]~6 .lut_mask = 16'hDD88;
defparam \PC|out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \RD[6]~input (
	.i(RD[6]),
	.ibar(gnd),
	.o(\RD[6]~input_o ));
// synopsys translate_off
defparam \RD[6]~input .bus_hold = "false";
defparam \RD[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \RegInstr|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[6]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[6] .is_wysiwyg = "true";
defparam \RegInstr|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \PC|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[8]~6_combout ),
	.asdata(\RegInstr|out [6]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[8] .is_wysiwyg = "true";
defparam \PC|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \bancoRegistradores|registrador[17].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \bancoRegistradores|registrador[25].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~483 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [8]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [8]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [8]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [8]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~483 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \bancoRegistradores|registrador[29].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~484 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~484_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout  & ((\bancoRegistradores|registrador[29].registrador|out [8]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout  & (\bancoRegistradores|registrador[21].registrador|out [8])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~483_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~484 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \bancoRegistradores|registrador[19].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~490 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[27].registrador|out [8])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [8])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~490 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \bancoRegistradores|registrador[31].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \bancoRegistradores|registrador[23].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~491 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~491_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout  & (\bancoRegistradores|registrador[31].registrador|out [8])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout  & ((\bancoRegistradores|registrador[23].registrador|out [8]))))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~490_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~491 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \bancoRegistradores|registrador[26].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \bancoRegistradores|registrador[30].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \bancoRegistradores|registrador[18].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \bancoRegistradores|registrador[22].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~485 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [8])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [8])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~485 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~486 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~486_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout  & ((\bancoRegistradores|registrador[30].registrador|out [8]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout  & (\bancoRegistradores|registrador[26].registrador|out [8])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [8]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~485_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~486 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \bancoRegistradores|registrador[24].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \bancoRegistradores|registrador[28].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \bancoRegistradores|registrador[16].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \bancoRegistradores|registrador[20].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~487 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[20].registrador|out [8])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [8])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~487 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout  & ((\bancoRegistradores|registrador[28].registrador|out [8]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout  & (\bancoRegistradores|registrador[24].registrador|out [8])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [8]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [8]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~487_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~489 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~486_combout ) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((!\RegInstr|out [21] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~488_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~486_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~488_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~489 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~492 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~492_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~491_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~484_combout )))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~484_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~491_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~489_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~492 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[8]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[8]~feeder_combout  = \mux2_2|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[8]~8_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[8]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \bancoRegistradores|registrador[15].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \bancoRegistradores|registrador[12].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \bancoRegistradores|registrador[13].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~500 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [8])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [8])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~500 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \bancoRegistradores|registrador[14].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~501 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~501_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout  & (\bancoRegistradores|registrador[15].registrador|out [8])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout  & ((\bancoRegistradores|registrador[14].registrador|out [8]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [8]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~500_combout ),
	.datad(\bancoRegistradores|registrador[14].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~501 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \bancoRegistradores|registrador[9].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \bancoRegistradores|registrador[11].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \bancoRegistradores|registrador[8].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \bancoRegistradores|registrador[10].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~495 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [8]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [8]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~495 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~496 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~496_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout  & ((\bancoRegistradores|registrador[11].registrador|out [8]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout  & (\bancoRegistradores|registrador[9].registrador|out [8])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [8]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~495_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~496 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \bancoRegistradores|registrador[1].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \bancoRegistradores|registrador[3].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \bancoRegistradores|registrador[0].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \bancoRegistradores|registrador[2].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~497 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [8]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [8]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~497 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~498 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~498_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout  & ((\bancoRegistradores|registrador[3].registrador|out [8]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout  & (\bancoRegistradores|registrador[1].registrador|out [8])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout ))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [8]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [8]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~497_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~498 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~499 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~496_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~498_combout  & !\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~496_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~498_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~499 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \bancoRegistradores|registrador[5].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \bancoRegistradores|registrador[4].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~493 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [8])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [8])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~493 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \bancoRegistradores|registrador[6].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~494 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~494_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout  & ((\bancoRegistradores|registrador[7].registrador|out [8]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout  & (((\bancoRegistradores|registrador[6].registrador|out [8] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [8]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~493_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [8]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~494 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~502 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~502_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~501_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~494_combout ))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~501_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~499_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~494_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~502 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[8]~503 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[8]~503_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[8]~492_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[8]~502_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [25]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~492_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~502_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~503 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \RegA|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[8]~503_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[8] .is_wysiwyg = "true";
defparam \RegA|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \mux2_3|out[8]~23 (
// Equation(s):
// \mux2_3|out[8]~23_combout  = (\ALUSrcA~input_o  & ((\RegA|out [8]))) # (!\ALUSrcA~input_o  & (\PC|out [8]))

	.dataa(\PC|out [8]),
	.datab(gnd),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [8]),
	.cin(gnd),
	.combout(\mux2_3|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[8]~23 .lut_mask = 16'hFA0A;
defparam \mux2_3|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \ula|ula[8].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[8].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[8]~32_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux2_3|out[8]~23_combout )) # (!\mux4_1|muxDois|out[8]~32_combout  
// & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux2_3|out[8]~23_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux4_1|muxDois|out[8]~32_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux2_3|out[8]~23_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5278;
defparam \ula|ula[8].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \ula|ula[8].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[8].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[8].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[8]~23_combout ) # ((\mux4_1|muxDois|out[8]~32_combout ) # (\ula|addSubSignal~0_combout )))) # (!\ula|ula[8].ula|muxULA|muxDois|out~0_combout  & 
// (\mux2_3|out[8]~23_combout  & (\mux4_1|muxDois|out[8]~32_combout  & !\ula|addSubSignal~0_combout )))

	.dataa(\ula|ula[8].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux2_3|out[8]~23_combout ),
	.datac(\mux4_1|muxDois|out[8]~32_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAAE8;
defparam \ula|ula[8].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \ula|ula[8].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[8].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[8]~23_combout )) # (!\mux4_1|muxDois|out[8]~32_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[8].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[8]~32_combout ),
	.datac(\mux2_3|out[8]~23_combout ),
	.datad(\ula|ula[8].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[8].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \RegData|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[7]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[7] .is_wysiwyg = "true";
defparam \RegData|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \bancoRegistradores|registrador[13].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \bancoRegistradores|registrador[14].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \bancoRegistradores|registrador[12].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~521 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [7]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[12].registrador|out [7] & 
// !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [7]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [7]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~521 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~522 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~522_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout  & ((\bancoRegistradores|registrador[15].registrador|out [7]) # ((!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout  & (((\bancoRegistradores|registrador[13].registrador|out [7] & \RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [7]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [7]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~521_combout ),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~522 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \bancoRegistradores|registrador[2].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \bancoRegistradores|registrador[3].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \bancoRegistradores|registrador[0].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \bancoRegistradores|registrador[1].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~518 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [7])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [7])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~518 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~519 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~519_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout  & ((\bancoRegistradores|registrador[3].registrador|out [7]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout  & (\bancoRegistradores|registrador[2].registrador|out [7])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [7]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~518_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~519 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \bancoRegistradores|registrador[5].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \bancoRegistradores|registrador[7].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \bancoRegistradores|registrador[6].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \bancoRegistradores|registrador[4].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~516 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [7]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[4].registrador|out [7] & 
// !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [7]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [7]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~516 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~517 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~517_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout  & ((\bancoRegistradores|registrador[7].registrador|out [7]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout  & (\bancoRegistradores|registrador[5].registrador|out [7])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [7]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [7]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~516_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~517 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~520 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~517_combout )))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~519_combout )))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~519_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~517_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~520 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \bancoRegistradores|registrador[8].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \bancoRegistradores|registrador[9].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~514 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [7]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[8].registrador|out [7]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[8].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [7]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~514 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \bancoRegistradores|registrador[10].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \bancoRegistradores|registrador[11].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~515 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~515_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout  & (((\bancoRegistradores|registrador[11].registrador|out [7])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [7])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~514_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~515 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~523 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~523_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~522_combout ) # ((!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~515_combout  & \RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~522_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~520_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~515_combout ),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~523 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \bancoRegistradores|registrador[25].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \bancoRegistradores|registrador[29].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \bancoRegistradores|registrador[17].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \bancoRegistradores|registrador[21].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~506 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[21].registrador|out [7])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [7])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~506 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~507 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~507_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout  & ((\bancoRegistradores|registrador[29].registrador|out [7]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout  & (\bancoRegistradores|registrador[25].registrador|out [7])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [7]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~506_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~507 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \bancoRegistradores|registrador[16].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \bancoRegistradores|registrador[24].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~508 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [7]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [7]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~508 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \bancoRegistradores|registrador[20].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \bancoRegistradores|registrador[28].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~509 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~509_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout  & (((\bancoRegistradores|registrador[28].registrador|out [7]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout  & (\bancoRegistradores|registrador[20].registrador|out [7] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~508_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [7]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~509 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~510 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~507_combout )) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~509_combout )))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~507_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~509_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~510 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \bancoRegistradores|registrador[27].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \bancoRegistradores|registrador[31].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \bancoRegistradores|registrador[19].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \bancoRegistradores|registrador[23].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~511 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[23].registrador|out [7])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [7])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~511 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~512 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~512_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout  & ((\bancoRegistradores|registrador[31].registrador|out [7]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout  & (\bancoRegistradores|registrador[27].registrador|out [7])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [7]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~511_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~512 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \bancoRegistradores|registrador[30].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \bancoRegistradores|registrador[22].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \bancoRegistradores|registrador[18].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \bancoRegistradores|registrador[26].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[7]~7_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~504 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[26].registrador|out [7]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [7]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [7]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~504 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~505 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~505_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout  & (\bancoRegistradores|registrador[30].registrador|out [7])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout  & ((\bancoRegistradores|registrador[22].registrador|out [7]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [7]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~504_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~505 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~513 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~513_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~512_combout )) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout  & (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~505_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~510_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~512_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~505_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~513 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[7]~524 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[7]~524_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[7]~513_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[7]~523_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [25]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~523_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~513_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~524 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \RegA|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[7]~524_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[7] .is_wysiwyg = "true";
defparam \RegA|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \PC|out[7]~5 (
// Equation(s):
// \PC|out[7]~5_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [7]))) # (!\PCSrc[0]~input_o  & (\ula|ula[7].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\ula|ula[7].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\RegULA|out [7]),
	.cin(gnd),
	.combout(\PC|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[7]~5 .lut_mask = 16'hEE44;
defparam \PC|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \RD[5]~input (
	.i(RD[5]),
	.ibar(gnd),
	.o(\RD[5]~input_o ));
// synopsys translate_off
defparam \RD[5]~input .bus_hold = "false";
defparam \RD[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \RegInstr|out[5]~feeder (
// Equation(s):
// \RegInstr|out[5]~feeder_combout  = \RD[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[5]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[5]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \RegInstr|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[5] .is_wysiwyg = "true";
defparam \RegInstr|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \PC|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[7]~5_combout ),
	.asdata(\RegInstr|out [5]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[7] .is_wysiwyg = "true";
defparam \PC|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \mux2_3|out[7]~24 (
// Equation(s):
// \mux2_3|out[7]~24_combout  = (\ALUSrcA~input_o  & (\RegA|out [7])) # (!\ALUSrcA~input_o  & ((\PC|out [7])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [7]),
	.datad(\PC|out [7]),
	.cin(gnd),
	.combout(\mux2_3|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[7]~24 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \ula|ula[7].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[7].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[7]~24_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux4_1|muxDois|out[7]~34_combout )) # (!\mux2_3|out[7]~24_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux4_1|muxDois|out[7]~34_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux2_3|out[7]~24_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[7]~34_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|muxULA|muxDois|out~0 .lut_mask = 16'h3478;
defparam \ula|ula[7].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \ula|ula[7].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[7].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[7]~24_combout  & ((\ula|ula[7].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux4_1|muxDois|out[7]~34_combout )))) # (!\mux2_3|out[7]~24_combout  & 
// (\ula|ula[7].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux4_1|muxDois|out[7]~34_combout ))))

	.dataa(\mux2_3|out[7]~24_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[7].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[7]~34_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|muxULA|muxDois|out~1 .lut_mask = 16'hF2E0;
defparam \ula|ula[7].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \ula|ula[7].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[7].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[7]~24_combout )) # (!\mux4_1|muxDois|out[7]~34_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[7].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[7]~34_combout ),
	.datac(\mux2_3|out[7]~24_combout ),
	.datad(\ula|ula[7].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[7].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \RegData|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[6]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[6] .is_wysiwyg = "true";
defparam \RegData|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \RegData|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[5]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[5] .is_wysiwyg = "true";
defparam \RegData|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \bancoRegistradores|registrador[11].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \bancoRegistradores|registrador[10].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \bancoRegistradores|registrador[9].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \bancoRegistradores|registrador[8].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~556 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [5])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [5])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~556 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~557 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~557_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout  & (\bancoRegistradores|registrador[11].registrador|out [5])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout  & ((\bancoRegistradores|registrador[10].registrador|out [5]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [5]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~556_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~557 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \bancoRegistradores|registrador[2].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \bancoRegistradores|registrador[3].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \bancoRegistradores|registrador[1].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \bancoRegistradores|registrador[0].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~560 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[1].registrador|out [5])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[0].registrador|out [5])))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [5]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [5]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~560 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~561 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~561_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout  & ((\bancoRegistradores|registrador[3].registrador|out [5]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout  & (\bancoRegistradores|registrador[2].registrador|out [5])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [5]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~560_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~561 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \bancoRegistradores|registrador[5].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \bancoRegistradores|registrador[7].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \bancoRegistradores|registrador[6].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \bancoRegistradores|registrador[4].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~558 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [5])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [5])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [5]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [5]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~558 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~559 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~559_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout  & ((\bancoRegistradores|registrador[7].registrador|out [5]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout  & (\bancoRegistradores|registrador[5].registrador|out [5])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[5].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [5]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~558_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~559 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~562 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24]) # (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~559_combout )))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~561_combout  & (!\RegInstr|out [24])))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~561_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~559_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~562 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \bancoRegistradores|registrador[13].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \bancoRegistradores|registrador[12].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \bancoRegistradores|registrador[14].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~563 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[14].registrador|out [5])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[12].registrador|out [5])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~563 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[5]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[5]~feeder_combout  = \mux2_2|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[5]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \bancoRegistradores|registrador[15].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~564 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~564_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout  & (((\bancoRegistradores|registrador[15].registrador|out [5]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout  & (\bancoRegistradores|registrador[13].registrador|out [5] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [5]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~563_combout ),
	.datac(\bancoRegistradores|registrador[15].registrador|out [5]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~564 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~565 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~565_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~564_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~557_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~557_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~562_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~564_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~565 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \bancoRegistradores|registrador[21].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \bancoRegistradores|registrador[17].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~548 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [5]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out [5] & 
// !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [5]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [5]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~548 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \bancoRegistradores|registrador[29].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \bancoRegistradores|registrador[25].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~549 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~549_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout  & (\bancoRegistradores|registrador[29].registrador|out [5])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout  & ((\bancoRegistradores|registrador[25].registrador|out [5]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~548_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~549 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \bancoRegistradores|registrador[24].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \bancoRegistradores|registrador[16].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~550 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [5])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [5])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [5]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~550 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \bancoRegistradores|registrador[28].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \bancoRegistradores|registrador[20].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout  & (\bancoRegistradores|registrador[28].registrador|out [5])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout  & ((\bancoRegistradores|registrador[20].registrador|out [5]))))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~550_combout ),
	.datac(\bancoRegistradores|registrador[28].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~552 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~549_combout ) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((!\RegInstr|out [22] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~551_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~549_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~551_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~552 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \bancoRegistradores|registrador[23].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \bancoRegistradores|registrador[19].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~553 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [5]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[19].registrador|out [5] & 
// !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [5]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~553 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~554 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~554_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout  & ((\bancoRegistradores|registrador[31].registrador|out [5]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout  & (\bancoRegistradores|registrador[27].registrador|out [5])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [5]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~553_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~554 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \bancoRegistradores|registrador[30].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \bancoRegistradores|registrador[18].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \bancoRegistradores|registrador[26].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~546 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout  = (\RegInstr|out [24] & (((\bancoRegistradores|registrador[26].registrador|out [5]) # (\RegInstr|out [23])))) # (!\RegInstr|out [24] & (\bancoRegistradores|registrador[18].registrador|out [5] & 
// ((!\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [5]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~546 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \bancoRegistradores|registrador[22].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~547 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~547_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout  & ((\bancoRegistradores|registrador[30].registrador|out [5]) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout  & (((\bancoRegistradores|registrador[22].registrador|out [5] & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [5]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~546_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [5]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~547 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~555 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~555_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~554_combout )) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout  & (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~547_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~552_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~554_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~547_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~555 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[5]~566 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[5]~566_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[5]~555_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[5]~565_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~565_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~555_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~566 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \RegA|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[5]~566_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[5] .is_wysiwyg = "true";
defparam \RegA|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \PC|out[5]~3 (
// Equation(s):
// \PC|out[5]~3_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [5]))) # (!\PCSrc[0]~input_o  & (\ula|ula[5].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\ula|ula[5].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\RegULA|out [5]),
	.cin(gnd),
	.combout(\PC|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[5]~3 .lut_mask = 16'hEE44;
defparam \PC|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \RD[3]~input (
	.i(RD[3]),
	.ibar(gnd),
	.o(\RD[3]~input_o ));
// synopsys translate_off
defparam \RD[3]~input .bus_hold = "false";
defparam \RD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \RegInstr|out[3]~feeder (
// Equation(s):
// \RegInstr|out[3]~feeder_combout  = \RD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[3]~input_o ),
	.cin(gnd),
	.combout(\RegInstr|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegInstr|out[3]~feeder .lut_mask = 16'hFF00;
defparam \RegInstr|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \RegInstr|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegInstr|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[3] .is_wysiwyg = "true";
defparam \RegInstr|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \PC|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[5]~3_combout ),
	.asdata(\RegInstr|out [3]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[5] .is_wysiwyg = "true";
defparam \PC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \mux2_3|out[5]~26 (
// Equation(s):
// \mux2_3|out[5]~26_combout  = (\ALUSrcA~input_o  & (\RegA|out [5])) # (!\ALUSrcA~input_o  & ((\PC|out [5])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [5]),
	.datad(\PC|out [5]),
	.cin(gnd),
	.combout(\mux2_3|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[5]~26 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \ula|ula[5].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[5].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux4_1|muxDois|out[5]~38_combout  & !\mux2_3|out[5]~26_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux4_1|muxDois|out[5]~38_combout  $ (\mux2_3|out[5]~26_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux4_1|muxDois|out[5]~38_combout ),
	.datad(\mux2_3|out[5]~26_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[5].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \ula|ula[5].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[5].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[5]~26_combout  & ((\ula|ula[5].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux4_1|muxDois|out[5]~38_combout )))) # (!\mux2_3|out[5]~26_combout  & 
// (\ula|ula[5].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux4_1|muxDois|out[5]~38_combout ))))

	.dataa(\mux2_3|out[5]~26_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[5]~38_combout ),
	.datad(\ula|ula[5].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE20;
defparam \ula|ula[5].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \ula|ula[5].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[5].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[5]~38_combout )) # (!\mux2_3|out[5]~26_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[5].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[5]~26_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datac(\mux4_1|muxDois|out[5]~38_combout ),
	.datad(\ula|ula[5].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F4C;
defparam \ula|ula[5].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \RD[2]~input (
	.i(RD[2]),
	.ibar(gnd),
	.o(\RD[2]~input_o ));
// synopsys translate_off
defparam \RD[2]~input .bus_hold = "false";
defparam \RD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \RegInstr|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[2]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[2] .is_wysiwyg = "true";
defparam \RegInstr|out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \RD[4]~input (
	.i(RD[4]),
	.ibar(gnd),
	.o(\RD[4]~input_o ));
// synopsys translate_off
defparam \RD[4]~input .bus_hold = "false";
defparam \RD[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \RegInstr|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[4]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[4] .is_wysiwyg = "true";
defparam \RegInstr|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \RegData|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[4]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[4] .is_wysiwyg = "true";
defparam \RegData|out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \RD[1]~input (
	.i(RD[1]),
	.ibar(gnd),
	.o(\RD[1]~input_o ));
// synopsys translate_off
defparam \RD[1]~input .bus_hold = "false";
defparam \RD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \RegInstr|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[1]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRWrite~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegInstr|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegInstr|out[1] .is_wysiwyg = "true";
defparam \RegInstr|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \RegData|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[3]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[3] .is_wysiwyg = "true";
defparam \RegData|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[3]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[3]~feeder_combout  = \mux2_2|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[3]~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[3]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \bancoRegistradores|registrador[15].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \bancoRegistradores|registrador[13].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \bancoRegistradores|registrador[12].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \bancoRegistradores|registrador[14].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~605 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [3]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [3]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~605 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~606 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~606_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout  & (\bancoRegistradores|registrador[15].registrador|out [3])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout  & ((\bancoRegistradores|registrador[13].registrador|out [3]))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [3]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [3]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~605_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~606 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \bancoRegistradores|registrador[6].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \bancoRegistradores|registrador[4].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~600 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [3]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[4].registrador|out [3] & 
// !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [3]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [3]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~600 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \bancoRegistradores|registrador[7].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \bancoRegistradores|registrador[5].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~601 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~601_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout  & (\bancoRegistradores|registrador[7].registrador|out [3])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout  & ((\bancoRegistradores|registrador[5].registrador|out [3]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~600_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~601 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \bancoRegistradores|registrador[2].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \bancoRegistradores|registrador[0].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \bancoRegistradores|registrador[1].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~602 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [3])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [3])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~602 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~603 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~603_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout  & ((\bancoRegistradores|registrador[3].registrador|out [3]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout  & (\bancoRegistradores|registrador[2].registrador|out [3])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [3]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~602_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~603 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~604 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~601_combout )))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~603_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~601_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~603_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~604 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \bancoRegistradores|registrador[8].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \bancoRegistradores|registrador[9].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~598 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout  = (\RegInstr|out [21] & (((\bancoRegistradores|registrador[9].registrador|out [3]) # (\RegInstr|out [22])))) # (!\RegInstr|out [21] & (\bancoRegistradores|registrador[8].registrador|out [3] & 
// ((!\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[8].registrador|out [3]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [3]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~598 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \bancoRegistradores|registrador[10].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \bancoRegistradores|registrador[11].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout  & (((\bancoRegistradores|registrador[11].registrador|out [3])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [3])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~598_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~607 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~607_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~606_combout ) # ((!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout  & (((\RegInstr|out [24] & \bancoRegistradores|muxA|muxOut|muxDois|out[3]~599_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~606_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~604_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~599_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~607 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \bancoRegistradores|registrador[30].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \bancoRegistradores|registrador[18].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \bancoRegistradores|registrador[26].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~588 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout  = (\RegInstr|out [24] & (((\bancoRegistradores|registrador[26].registrador|out [3]) # (\RegInstr|out [23])))) # (!\RegInstr|out [24] & (\bancoRegistradores|registrador[18].registrador|out [3] & 
// ((!\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [3]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~588 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~589 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~589_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout  & (\bancoRegistradores|registrador[30].registrador|out [3])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout  & ((\bancoRegistradores|registrador[22].registrador|out [3]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [3]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~588_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~589 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \bancoRegistradores|registrador[20].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \bancoRegistradores|registrador[16].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \bancoRegistradores|registrador[24].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~592 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [3]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [3]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~592 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~593 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~593_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout  & ((\bancoRegistradores|registrador[28].registrador|out [3]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout  & (\bancoRegistradores|registrador[20].registrador|out [3])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [3]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~592_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~593 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \bancoRegistradores|registrador[25].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \bancoRegistradores|registrador[17].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \bancoRegistradores|registrador[21].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~590 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[21].registrador|out [3])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [3])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~590 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \bancoRegistradores|registrador[29].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~591 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~591_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout  & (((\bancoRegistradores|registrador[29].registrador|out [3]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout  & (\bancoRegistradores|registrador[25].registrador|out [3] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [3]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~590_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [3]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~591 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~594 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22]) # (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~591_combout )))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~593_combout  & (!\RegInstr|out [22])))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~593_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~591_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~594 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \bancoRegistradores|registrador[27].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \bancoRegistradores|registrador[31].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \bancoRegistradores|registrador[19].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \bancoRegistradores|registrador[23].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~595 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[23].registrador|out [3])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [3])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~595 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~596 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~596_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout  & ((\bancoRegistradores|registrador[31].registrador|out [3]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout  & (\bancoRegistradores|registrador[27].registrador|out [3])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [3]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~595_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~596 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~597 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~597_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~596_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~589_combout )))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~589_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~594_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~596_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~597 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[3]~608 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[3]~608_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[3]~597_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[3]~607_combout ))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~607_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~597_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~608 .lut_mask = 16'hFA0A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \RegA|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[3]~608_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[3] .is_wysiwyg = "true";
defparam \RegA|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \PC|out[3]~1 (
// Equation(s):
// \PC|out[3]~1_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [3])) # (!\PCSrc[0]~input_o  & ((\ula|ula[3].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [3]),
	.datac(gnd),
	.datad(\ula|ula[3].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[3]~1 .lut_mask = 16'hDD88;
defparam \PC|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \PC|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[3]~1_combout ),
	.asdata(\RegInstr|out [1]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[3] .is_wysiwyg = "true";
defparam \PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \mux2_3|out[3]~28 (
// Equation(s):
// \mux2_3|out[3]~28_combout  = (\ALUSrcA~input_o  & (\RegA|out [3])) # (!\ALUSrcA~input_o  & ((\PC|out [3])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [3]),
	.datad(\PC|out [3]),
	.cin(gnd),
	.combout(\mux2_3|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[3]~28 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \RegData|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[2]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[2] .is_wysiwyg = "true";
defparam \RegData|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \bancoRegistradores|registrador[11].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \bancoRegistradores|registrador[10].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \bancoRegistradores|registrador[9].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \bancoRegistradores|registrador[8].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~52 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [2])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [2]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~52 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~53 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~53_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout  & (\bancoRegistradores|registrador[11].registrador|out [2])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout  & ((\bancoRegistradores|registrador[10].registrador|out [2]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [2]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~52_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~53 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \bancoRegistradores|registrador[3].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \bancoRegistradores|registrador[2].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \bancoRegistradores|registrador[1].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \bancoRegistradores|registrador[0].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~56 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [2])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [2])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~56 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~57 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~57_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout  & (\bancoRegistradores|registrador[3].registrador|out [2])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout  & ((\bancoRegistradores|registrador[2].registrador|out [2]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [2]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [2]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~56_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~57 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \bancoRegistradores|registrador[6].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \bancoRegistradores|registrador[4].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~54 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [2])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [2])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [2]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~54 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \bancoRegistradores|registrador[7].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \bancoRegistradores|registrador[5].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~55 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~55_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout  & (\bancoRegistradores|registrador[7].registrador|out [2])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout  & ((\bancoRegistradores|registrador[5].registrador|out [2]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~54_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~55 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~58 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~55_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~57_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~57_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~55_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~58 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[2]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[2]~feeder_combout  = \mux2_2|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[2]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \bancoRegistradores|registrador[15].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \bancoRegistradores|registrador[13].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \bancoRegistradores|registrador[12].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~59 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [2])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [2])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~59 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~60 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~60_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout  & (\bancoRegistradores|registrador[15].registrador|out [2])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout  & ((\bancoRegistradores|registrador[13].registrador|out [2]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [2]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [2]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~59_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~60 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~61 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~61_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~60_combout ) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~53_combout  & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~53_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~58_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~60_combout ),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~61 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \bancoRegistradores|registrador[23].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \bancoRegistradores|registrador[19].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~49 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[23].registrador|out [2])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[19].registrador|out [2])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~49 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \bancoRegistradores|registrador[27].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \bancoRegistradores|registrador[31].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~50 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~50_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout  & ((\bancoRegistradores|registrador[31].registrador|out [2]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout  & (\bancoRegistradores|registrador[27].registrador|out [2])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~49_combout ),
	.datac(\bancoRegistradores|registrador[27].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~50 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \bancoRegistradores|registrador[18].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~42 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [2]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [2] & 
// ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [2]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [2]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~42 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \bancoRegistradores|registrador[22].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \bancoRegistradores|registrador[30].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~43 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~43_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout  & ((\bancoRegistradores|registrador[30].registrador|out [2]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout  & (\bancoRegistradores|registrador[22].registrador|out [2])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~42_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~43 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \bancoRegistradores|registrador[21].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \bancoRegistradores|registrador[17].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~44 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [2])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [2])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [2]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~44 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \bancoRegistradores|registrador[29].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \bancoRegistradores|registrador[25].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~45 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~45_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout  & (\bancoRegistradores|registrador[29].registrador|out [2])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout  & ((\bancoRegistradores|registrador[25].registrador|out [2]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~44_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~45 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \bancoRegistradores|registrador[28].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \bancoRegistradores|registrador[24].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \bancoRegistradores|registrador[16].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~46 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[24].registrador|out [2])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [2]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~46 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~47 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~47_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout  & ((\bancoRegistradores|registrador[28].registrador|out [2]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout  & (((\bancoRegistradores|registrador[20].registrador|out [2] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [2]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~46_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [2]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~47 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~48 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~45_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~47_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~45_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~47_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~48 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~51 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~51_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~50_combout ) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~43_combout  & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~50_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~43_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~48_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~51 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[2]~62 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[2]~62_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[2]~51_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[2]~61_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~61_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~51_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~62 .lut_mask = 16'hEE44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \RegB|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[2]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[2] .is_wysiwyg = "true";
defparam \RegB|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \mux4_1|muxDois|out[2]~43 (
// Equation(s):
// \mux4_1|muxDois|out[2]~43_combout  = (\ALUSrcB[0]~input_o  & (((\RegInstr|out [0])) # (!\ALUSrcB[1]~input_o ))) # (!\ALUSrcB[0]~input_o  & (!\ALUSrcB[1]~input_o  & ((\RegB|out [2]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [0]),
	.datad(\RegB|out [2]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[2]~43 .lut_mask = 16'hB3A2;
defparam \mux4_1|muxDois|out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \mux4_1|muxDois|out[2]~44 (
// Equation(s):
// \mux4_1|muxDois|out[2]~44_combout  = (\mux4_1|muxDois|out[2]~43_combout ) # ((!\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [2])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [2]),
	.datad(\mux4_1|muxDois|out[2]~43_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[2]~44 .lut_mask = 16'hFF40;
defparam \mux4_1|muxDois|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \ula|ula[2].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[2].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux2_3|out[2]~29_combout  & !\mux4_1|muxDois|out[2]~44_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[2]~29_combout  $ (\mux4_1|muxDois|out[2]~44_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[2]~29_combout ),
	.datad(\mux4_1|muxDois|out[2]~44_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[2].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \ula|ula[2].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[2].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[2]~44_combout  & ((\ula|ula[2].ula|muxULA|muxDois|out~0_combout ) # ((\mux2_3|out[2]~29_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux4_1|muxDois|out[2]~44_combout  & 
// (\ula|ula[2].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[2]~29_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[2]~44_combout ),
	.datab(\mux2_3|out[2]~29_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[2].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE08;
defparam \ula|ula[2].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \ula|ula[2].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[2].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[2]~29_combout )) # (!\mux4_1|muxDois|out[2]~44_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[2].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[2]~44_combout ),
	.datab(\mux2_3|out[2]~29_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[2].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[2].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \RegData|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[1]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[1] .is_wysiwyg = "true";
defparam \RegData|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \ula|ula0|somadorULA|u1|cout_0 (
// Equation(s):
// \ula|ula0|somadorULA|u1|cout_0~combout  = (\mux2_3|out[0]~30_combout  & (\mux4_1|muxDois|out[0]~45_combout  $ (((!\ALUControl[2]~input_o  & !\ALUControl[1]~input_o )))))

	.dataa(\ALUControl[2]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\mux2_3|out[0]~30_combout ),
	.datad(\mux4_1|muxDois|out[0]~45_combout ),
	.cin(gnd),
	.combout(\ula|ula0|somadorULA|u1|cout_0~combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|somadorULA|u1|cout_0 .lut_mask = 16'hE010;
defparam \ula|ula0|somadorULA|u1|cout_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \bancoRegistradores|registrador[6].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \bancoRegistradores|registrador[7].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \bancoRegistradores|registrador[5].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \bancoRegistradores|registrador[4].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~31 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [1])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [1])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~31 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~32 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~32_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout  & ((\bancoRegistradores|registrador[7].registrador|out [1]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout  & (\bancoRegistradores|registrador[6].registrador|out [1])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [1]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~31_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~32 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \bancoRegistradores|registrador[13].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \bancoRegistradores|registrador[12].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~38 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[13].registrador|out [1])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [1]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~38 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \bancoRegistradores|registrador[15].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \bancoRegistradores|registrador[14].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~39 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~39_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout  & (((\bancoRegistradores|registrador[15].registrador|out [1])) # (!\RegInstr|out [17]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout  & (\RegInstr|out [17] & ((\bancoRegistradores|registrador[14].registrador|out [1]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~38_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~39 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \bancoRegistradores|registrador[11].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \bancoRegistradores|registrador[9].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \bancoRegistradores|registrador[10].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \bancoRegistradores|registrador[8].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~33 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [1])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [1])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~33 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~34 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~34_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout  & (\bancoRegistradores|registrador[11].registrador|out [1])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout  & ((\bancoRegistradores|registrador[9].registrador|out [1]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout ))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [1]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [1]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~33_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~34 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \bancoRegistradores|registrador[0].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \bancoRegistradores|registrador[2].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~35 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[2].registrador|out [1]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[0].registrador|out [1]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~35 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \bancoRegistradores|registrador[1].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \bancoRegistradores|registrador[3].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout  & (((\bancoRegistradores|registrador[3].registrador|out [1])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout  & (\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [1])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~35_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~37 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~34_combout ) # ((\RegInstr|out [18])))) # (!\RegInstr|out [19] & (((!\RegInstr|out [18] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~36_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~34_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~36_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~37 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~40 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~40_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~39_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~32_combout )))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~32_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~39_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~37_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~40 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \bancoRegistradores|registrador[19].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \bancoRegistradores|registrador[27].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~28 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[27].registrador|out [1]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[19].registrador|out [1]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [1]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [1]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~28 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \bancoRegistradores|registrador[31].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~29 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~29_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout  & ((\bancoRegistradores|registrador[31].registrador|out [1]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout  & (((\bancoRegistradores|registrador[23].registrador|out [1] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~28_combout ),
	.datab(\bancoRegistradores|registrador[31].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [1]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~29 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \bancoRegistradores|registrador[25].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \bancoRegistradores|registrador[17].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~21 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[25].registrador|out [1])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[17].registrador|out [1])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~21 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \bancoRegistradores|registrador[29].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \bancoRegistradores|registrador[21].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~22 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~22_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout  & (((\bancoRegistradores|registrador[29].registrador|out [1])) # (!\RegInstr|out [18]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout  & (\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [1]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~21_combout ),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~22 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \bancoRegistradores|registrador[30].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \bancoRegistradores|registrador[26].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \bancoRegistradores|registrador[18].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~23 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout  = (\RegInstr|out [18] & ((\RegInstr|out [19]) # ((\bancoRegistradores|registrador[22].registrador|out [1])))) # (!\RegInstr|out [18] & (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[18].registrador|out [1]))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~23 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~24 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~24_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout  & (\bancoRegistradores|registrador[30].registrador|out [1])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout  & ((\bancoRegistradores|registrador[26].registrador|out [1]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [1]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [1]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~23_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~24 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \bancoRegistradores|registrador[16].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~25 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout  = (\RegInstr|out [18] & ((\RegInstr|out [19]) # ((\bancoRegistradores|registrador[20].registrador|out [1])))) # (!\RegInstr|out [18] & (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [1])))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~25 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \bancoRegistradores|registrador[24].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~26 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~26_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout  & ((\bancoRegistradores|registrador[28].registrador|out [1]) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout  & (((\bancoRegistradores|registrador[24].registrador|out [1] & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [1]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~25_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [1]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~26 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~27 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~24_combout )))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~26_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~24_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~26_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~27 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~30 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~30_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~29_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~22_combout ))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~29_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~22_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~27_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~30 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[1]~41 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[1]~41_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[1]~30_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[1]~40_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~40_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~30_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~41 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \RegB|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[1]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[1] .is_wysiwyg = "true";
defparam \RegB|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \mux4_1|muxDois|out[1]~46 (
// Equation(s):
// \mux4_1|muxDois|out[1]~46_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [1])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [1])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [1]),
	.datad(\RegB|out [1]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[1]~46 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \ula|ula[1].ula|addSub (
// Equation(s):
// \ula|ula[1].ula|addSub~combout  = \mux4_1|muxDois|out[1]~46_combout  $ (((\ALUControl[2]~input_o ) # (\ALUControl[1]~input_o )))

	.dataa(\ALUControl[2]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(gnd),
	.datad(\mux4_1|muxDois|out[1]~46_combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|addSub~combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|addSub .lut_mask = 16'h11EE;
defparam \ula|ula[1].ula|addSub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \ula|ula[1].ula|somadorULA|u2|output_s0 (
// Equation(s):
// \ula|ula[1].ula|somadorULA|u2|output_s0~combout  = \mux2_3|out[1]~31_combout  $ (\ula|ula0|somadorULA|u1|cout_0~combout  $ (\ula|ula[1].ula|addSub~combout ))

	.dataa(\mux2_3|out[1]~31_combout ),
	.datab(\ula|ula0|somadorULA|u1|cout_0~combout ),
	.datac(\ula|ula[1].ula|addSub~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ula[1].ula|somadorULA|u2|output_s0~combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|somadorULA|u2|output_s0 .lut_mask = 16'h9696;
defparam \ula|ula[1].ula|somadorULA|u2|output_s0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~3_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux2_3|out[1]~31_combout  & !\mux4_1|muxDois|out[1]~46_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux2_3|out[1]~31_combout  $ (\mux4_1|muxDois|out[1]~46_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux2_3|out[1]~31_combout ),
	.datad(\mux4_1|muxDois|out[1]~46_combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~3 .lut_mask = 16'h266A;
defparam \ula|ula[1].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~4 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~4_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~3_combout  & ((\mux4_1|muxDois|out[1]~46_combout ) # ((\mux2_3|out[1]~31_combout ) # (\ula|addSubSignal~0_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~3_combout  & 
// (\mux4_1|muxDois|out[1]~46_combout  & (\mux2_3|out[1]~31_combout  & !\ula|addSubSignal~0_combout )))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~3_combout ),
	.datab(\mux4_1|muxDois|out[1]~46_combout ),
	.datac(\mux2_3|out[1]~31_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~4 .lut_mask = 16'hAAE8;
defparam \ula|ula[1].ula|muxULA|muxDois|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~5 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~5_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[1]~46_combout ) # (!\mux2_3|out[1]~31_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~4_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~4_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datac(\mux2_3|out[1]~31_combout ),
	.datad(\mux4_1|muxDois|out[1]~46_combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~5 .lut_mask = 16'h2EEE;
defparam \ula|ula[1].ula|muxULA|muxDois|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~6 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~6_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & ((\ula|ula[1].ula|muxULA|muxDois|out~5_combout ))) # (!\ALUControl[0]~input_o  & (!\ula|ula[1].ula|somadorULA|u2|output_s0~combout )))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[1].ula|muxULA|muxDois|out~5_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[1].ula|somadorULA|u2|output_s0~combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~5_combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~6 .lut_mask = 16'hF702;
defparam \ula|ula[1].ula|muxULA|muxDois|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \RegULA|out[1]~feeder (
// Equation(s):
// \RegULA|out[1]~feeder_combout  = \ula|ula[1].ula|muxULA|muxDois|out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~6_combout ),
	.cin(gnd),
	.combout(\RegULA|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[1]~feeder .lut_mask = 16'hFF00;
defparam \RegULA|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N7
dffeas \RegULA|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[1] .is_wysiwyg = "true";
defparam \RegULA|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \mux2_2|out[1]~1 (
// Equation(s):
// \mux2_2|out[1]~1_combout  = (\MemtoReg~input_o  & (\RegData|out [1])) # (!\MemtoReg~input_o  & ((\RegULA|out [1])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [1]),
	.datad(\RegULA|out [1]),
	.cin(gnd),
	.combout(\mux2_2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[1]~1 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \bancoRegistradores|registrador[23].registrador|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[1]~1_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[1] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~658 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [1]) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|registrador[19].registrador|out [1] & 
// !\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [1]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [1]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~658 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~659 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~659_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout  & ((\bancoRegistradores|registrador[31].registrador|out [1]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout  & (\bancoRegistradores|registrador[23].registrador|out [1])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [1]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~658_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~659 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~651 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [1]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [1]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~651 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~652 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~652_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout  & ((\bancoRegistradores|registrador[29].registrador|out [1]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout  & (\bancoRegistradores|registrador[21].registrador|out [1])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~651_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~652 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~653 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [1]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[18].registrador|out [1]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~653 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~654 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~654_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout  & ((\bancoRegistradores|registrador[30].registrador|out [1]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout  & (\bancoRegistradores|registrador[26].registrador|out [1])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [1]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~653_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~654 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~655 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout  = (\RegInstr|out [23] & (((\bancoRegistradores|registrador[20].registrador|out [1]) # (\RegInstr|out [24])))) # (!\RegInstr|out [23] & (\bancoRegistradores|registrador[16].registrador|out [1] & 
// ((!\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [1]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [1]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~655 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~656 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~656_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout  & ((\bancoRegistradores|registrador[28].registrador|out [1]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout  & (\bancoRegistradores|registrador[24].registrador|out [1])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [1]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~655_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~656 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~657 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~654_combout )) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~656_combout )))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~654_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~656_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~657 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~660 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~660_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~659_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~652_combout ))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~659_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~652_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~657_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~660 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~663 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [1]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [1] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [1]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~663 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~664 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~664_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout  & ((\bancoRegistradores|registrador[11].registrador|out [1]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout  & (\bancoRegistradores|registrador[9].registrador|out [1])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout ))))

	.dataa(\bancoRegistradores|registrador[9].registrador|out [1]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [1]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~663_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~664 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~665 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout  = (\RegInstr|out [22] & (((\bancoRegistradores|registrador[2].registrador|out [1]) # (\RegInstr|out [21])))) # (!\RegInstr|out [22] & (\bancoRegistradores|registrador[0].registrador|out [1] & 
// ((!\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [1]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [1]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~665 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~666 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~666_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout  & (((\bancoRegistradores|registrador[3].registrador|out [1])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [1]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~665_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [1]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~666 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~667 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~664_combout )) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~666_combout )))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~664_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~666_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~667 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~668 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [1])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[12].registrador|out [1])))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [1]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [1]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~668 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~669 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~669_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout  & (\bancoRegistradores|registrador[15].registrador|out [1])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout  & ((\bancoRegistradores|registrador[14].registrador|out [1]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [1]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~668_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~669_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~669 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~661 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [1])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [1])))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[5].registrador|out [1]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [1]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~661 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~662 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~662_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout  & ((\bancoRegistradores|registrador[7].registrador|out [1]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout  & (((\bancoRegistradores|registrador[6].registrador|out [1] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [1]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~661_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [1]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~662 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~670 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~670_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~669_combout )) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout  & (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~662_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~667_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~669_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~662_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~670_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~670 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[1]~671 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[1]~671_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[1]~660_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[1]~670_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~660_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~670_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~671_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~671 .lut_mask = 16'hAFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[1]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \RegA|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[1]~671_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[1] .is_wysiwyg = "true";
defparam \RegA|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \mux4_2|muxDois|out[1]~1 (
// Equation(s):
// \mux4_2|muxDois|out[1]~1_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [1])) # (!\PCSrc[0]~input_o  & ((\ula|ula[1].ula|muxULA|muxDois|out~6_combout )))

	.dataa(\RegULA|out [1]),
	.datab(gnd),
	.datac(\PCSrc[0]~input_o ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~6_combout ),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[1]~1 .lut_mask = 16'hAFA0;
defparam \mux4_2|muxDois|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \PC|out[1] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[1] .is_wysiwyg = "true";
defparam \PC|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \mux2_3|out[1]~31 (
// Equation(s):
// \mux2_3|out[1]~31_combout  = (\ALUSrcA~input_o  & (\RegA|out [1])) # (!\ALUSrcA~input_o  & ((\PC|out [1])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [1]),
	.datad(\PC|out [1]),
	.cin(gnd),
	.combout(\mux2_3|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[1]~31 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \ula|ula0|somadorULA|u2|cout_0 (
// Equation(s):
// \ula|ula0|somadorULA|u2|cout_0~combout  = (\ALUControl[2]~input_o ) # ((\ALUControl[1]~input_o ) # (\mux2_3|out[0]~30_combout  $ (\mux4_1|muxDois|out[0]~45_combout )))

	.dataa(\ALUControl[2]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\mux2_3|out[0]~30_combout ),
	.datad(\mux4_1|muxDois|out[0]~45_combout ),
	.cin(gnd),
	.combout(\ula|ula0|somadorULA|u2|cout_0~combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|somadorULA|u2|cout_0 .lut_mask = 16'hEFFE;
defparam \ula|ula0|somadorULA|u2|cout_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \ula|ula[1].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[1].ula|somadorULA|u3~0_combout  = (\mux2_3|out[1]~31_combout  & (((\ula|ula0|somadorULA|u1|cout_0~combout ) # (!\ula|ula0|somadorULA|u2|cout_0~combout )) # (!\ula|ula[1].ula|addSub~combout ))) # (!\mux2_3|out[1]~31_combout  & 
// (!\ula|ula[1].ula|addSub~combout  & ((\ula|ula0|somadorULA|u1|cout_0~combout ) # (!\ula|ula0|somadorULA|u2|cout_0~combout ))))

	.dataa(\mux2_3|out[1]~31_combout ),
	.datab(\ula|ula[1].ula|addSub~combout ),
	.datac(\ula|ula0|somadorULA|u1|cout_0~combout ),
	.datad(\ula|ula0|somadorULA|u2|cout_0~combout ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|somadorULA|u3~0 .lut_mask = 16'hB2BB;
defparam \ula|ula[1].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \ula|ula[2].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[2].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[2]~44_combout  $ (\mux2_3|out[2]~29_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[1].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[2]~44_combout ),
	.datab(\mux2_3|out[2]~29_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[1].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[2].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \ula|ula[2].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[2].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[2].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[2].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[2].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[2].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[2].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|muxULA|muxDois|out~3 .lut_mask = 16'hC4CE;
defparam \ula|ula[2].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \RegULA|out[2]~feeder (
// Equation(s):
// \RegULA|out[2]~feeder_combout  = \ula|ula[2].ula|muxULA|muxDois|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ula[2].ula|muxULA|muxDois|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegULA|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[2]~feeder .lut_mask = 16'hF0F0;
defparam \RegULA|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \RegULA|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[2] .is_wysiwyg = "true";
defparam \RegULA|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \mux2_2|out[2]~2 (
// Equation(s):
// \mux2_2|out[2]~2_combout  = (\MemtoReg~input_o  & (\RegData|out [2])) # (!\MemtoReg~input_o  & ((\RegULA|out [2])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [2]),
	.datad(\RegULA|out [2]),
	.cin(gnd),
	.combout(\mux2_2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[2]~2 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \bancoRegistradores|registrador[14].registrador|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[2]~2_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[2] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~626 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [2])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [2])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~626 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~627 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~627_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout  & (((\bancoRegistradores|registrador[15].registrador|out [2]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout  & (\bancoRegistradores|registrador[14].registrador|out [2] & (\RegInstr|out [22])))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [2]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~626_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~627 .lut_mask = 16'hEC2C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~621 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [2]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [2] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [2]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~621 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~622 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~622_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout  & (((\bancoRegistradores|registrador[11].registrador|out [2])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [2]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~621_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~622 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~623 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [2]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [2] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [2]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~623 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~624 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~624_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout  & (((\bancoRegistradores|registrador[3].registrador|out [2]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout  & (\bancoRegistradores|registrador[1].registrador|out [2] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~623_combout ),
	.datab(\bancoRegistradores|registrador[1].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [2]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~624 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~625 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~622_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~624_combout  & !\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~622_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~624_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~625 .lut_mask = 16'hF0AC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~619 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [2])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [2])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~619 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~620 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~620_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout  & (\bancoRegistradores|registrador[7].registrador|out [2])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout  & ((\bancoRegistradores|registrador[6].registrador|out [2]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [2]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~619_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~620 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~628 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~628_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~627_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~620_combout ))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~627_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~625_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~620_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~628 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~616 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [2]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [2]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~616 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~617 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~617_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout  & ((\bancoRegistradores|registrador[31].registrador|out [2]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout  & (\bancoRegistradores|registrador[23].registrador|out [2])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [2]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [2]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~616_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~617 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~613 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[20].registrador|out [2])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [2])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~613 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~614 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~614_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout  & ((\bancoRegistradores|registrador[28].registrador|out [2]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout  & (\bancoRegistradores|registrador[24].registrador|out [2])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [2]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [2]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~613_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~614 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~611 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [2])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [2])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~611 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~612 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~612_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout  & (\bancoRegistradores|registrador[30].registrador|out [2])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout  & ((\bancoRegistradores|registrador[26].registrador|out [2]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~611_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~612 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~615 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~612_combout ))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~614_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~614_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~612_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~615 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~609 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [2])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [2]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~609 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout  & ((\bancoRegistradores|registrador[29].registrador|out [2]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout  & (\bancoRegistradores|registrador[21].registrador|out [2])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~609_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [2]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~618 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~618_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~617_combout ) # ((!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout  & (((\RegInstr|out [21] & \bancoRegistradores|muxA|muxOut|muxDois|out[2]~610_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~617_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~615_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~610_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~618 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[2]~629 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[2]~629_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[2]~618_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[2]~628_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~628_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~618_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~629 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \RegA|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[2]~629_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[2] .is_wysiwyg = "true";
defparam \RegA|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \PC|out[2]~0 (
// Equation(s):
// \PC|out[2]~0_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [2])) # (!\PCSrc[0]~input_o  & ((\ula|ula[2].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [2]),
	.datac(gnd),
	.datad(\ula|ula[2].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[2]~0 .lut_mask = 16'hDD88;
defparam \PC|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \PC|out[2] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[2]~0_combout ),
	.asdata(\RegInstr|out [0]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[2] .is_wysiwyg = "true";
defparam \PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \mux2_3|out[2]~29 (
// Equation(s):
// \mux2_3|out[2]~29_combout  = (\ALUSrcA~input_o  & (\RegA|out [2])) # (!\ALUSrcA~input_o  & ((\PC|out [2])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [2]),
	.datad(\PC|out [2]),
	.cin(gnd),
	.combout(\mux2_3|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[2]~29 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \ula|ula[2].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[2].ula|somadorULA|u3~0_combout  = (\mux2_3|out[2]~29_combout  & ((\ula|ula[1].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[2]~44_combout )))) # (!\mux2_3|out[2]~29_combout  & 
// (\ula|ula[1].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[2]~44_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[2]~29_combout ),
	.datac(\mux4_1|muxDois|out[2]~44_combout ),
	.datad(\ula|ula[1].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[2].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[2].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[2].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \ula|ula[3].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[3].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[3]~28_combout  $ (\ula|ula[2].ula|somadorULA|u3~0_combout  $ (\mux4_1|muxDois|out[3]~42_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[3]~28_combout ),
	.datac(\ula|ula[2].ula|somadorULA|u3~0_combout ),
	.datad(\mux4_1|muxDois|out[3]~42_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[3].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \ula|ula[3].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[3].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux2_3|out[3]~28_combout  & !\mux4_1|muxDois|out[3]~42_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[3]~28_combout  $ (\mux4_1|muxDois|out[3]~42_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[3]~28_combout ),
	.datad(\mux4_1|muxDois|out[3]~42_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[3].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \ula|ula[3].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[3].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[3]~42_combout  & ((\ula|ula[3].ula|muxULA|muxDois|out~0_combout ) # ((\mux2_3|out[3]~28_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux4_1|muxDois|out[3]~42_combout  & 
// (\ula|ula[3].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[3]~28_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[3]~42_combout ),
	.datab(\mux2_3|out[3]~28_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[3].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE08;
defparam \ula|ula[3].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \ula|ula[3].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[3].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[3]~28_combout )) # (!\mux4_1|muxDois|out[3]~42_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[3].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[3]~42_combout ),
	.datab(\mux2_3|out[3]~28_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[3].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[3].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \ula|ula[3].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[3].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & ((\ula|ula[3].ula|muxULA|muxDois|out~2_combout ))) # (!\ALUControl[0]~input_o  & (!\ula|ula[3].ula|somadorULA|u2|output_s0~0_combout )))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[3].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[3].ula|somadorULA|u2|output_s0~0_combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[3].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|muxULA|muxDois|out~3 .lut_mask = 16'hF702;
defparam \ula|ula[3].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \RegULA|out[3]~feeder (
// Equation(s):
// \RegULA|out[3]~feeder_combout  = \ula|ula[3].ula|muxULA|muxDois|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|ula[3].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\RegULA|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[3]~feeder .lut_mask = 16'hFF00;
defparam \RegULA|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \RegULA|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[3] .is_wysiwyg = "true";
defparam \RegULA|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \mux2_2|out[3]~3 (
// Equation(s):
// \mux2_2|out[3]~3_combout  = (\MemtoReg~input_o  & (\RegData|out [3])) # (!\MemtoReg~input_o  & ((\RegULA|out [3])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [3]),
	.datad(\RegULA|out [3]),
	.cin(gnd),
	.combout(\mux2_2|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[3]~3 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \bancoRegistradores|registrador[3].registrador|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[3]~3_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[3] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~77 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [3]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [3] & 
// ((!\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [3]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [3]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~77 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~78 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~78_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout  & ((\bancoRegistradores|registrador[3].registrador|out [3]) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout  & (((\bancoRegistradores|registrador[1].registrador|out [3] & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [3]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~77_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [3]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~78 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~75 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [3])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [3])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [3]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~75 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~76 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~76_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout  & ((\bancoRegistradores|registrador[11].registrador|out [3]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout  & (\bancoRegistradores|registrador[9].registrador|out [3])))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [3]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~75_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~76 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~79 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~76_combout ))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~78_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~78_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~76_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~79 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~80 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[13].registrador|out [3]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[12].registrador|out [3]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [3]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [3]),
	.datac(\RegInstr|out [17]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~80 .lut_mask = 16'hFC0A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~81 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~81_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout  & ((\bancoRegistradores|registrador[15].registrador|out [3]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout  & (((\bancoRegistradores|registrador[14].registrador|out [3] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [3]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~80_combout ),
	.datac(\bancoRegistradores|registrador[14].registrador|out [3]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~81 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~73 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [3])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [3])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~73 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~74 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~74_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout  & (\bancoRegistradores|registrador[7].registrador|out [3])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout  & ((\bancoRegistradores|registrador[6].registrador|out [3]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [3]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~73_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~74 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~82 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~82_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~81_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~74_combout ))))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~79_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~81_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~74_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~82 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~67 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [3])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [3])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~67 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~68 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~68_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout  & (\bancoRegistradores|registrador[28].registrador|out [3])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout  & ((\bancoRegistradores|registrador[24].registrador|out [3]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [3]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~67_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~68 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~65 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [3]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out [3] & 
// !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [3]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~65 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~66 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~66_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout  & (((\bancoRegistradores|registrador[30].registrador|out [3]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout  & (\bancoRegistradores|registrador[26].registrador|out [3] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~65_combout ),
	.datab(\bancoRegistradores|registrador[26].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [3]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~66 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~69 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~66_combout ) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~68_combout 
//  & ((!\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~68_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~66_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~69 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~70 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[27].registrador|out [3])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[19].registrador|out [3]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~70 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~71 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~71_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout  & ((\bancoRegistradores|registrador[31].registrador|out [3]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout  & (((\bancoRegistradores|registrador[23].registrador|out [3] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~70_combout ),
	.datab(\bancoRegistradores|registrador[31].registrador|out [3]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [3]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~71 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~63 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[25].registrador|out [3])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[17].registrador|out [3])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [3]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~63 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout  & ((\bancoRegistradores|registrador[29].registrador|out [3]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout  & (((\bancoRegistradores|registrador[21].registrador|out [3] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [3]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~63_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [3]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~72 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~72_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~71_combout ) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout  & (((\RegInstr|out [16] & \bancoRegistradores|muxB|muxOut|muxDois|out[3]~64_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~69_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~71_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~64_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~72 .lut_mask = 16'hDA8A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[3]~83 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[3]~83_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[3]~72_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[3]~82_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~82_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~72_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~83 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \RegB|out[3] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[3]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[3] .is_wysiwyg = "true";
defparam \RegB|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \mux4_1|muxDois|out[3]~41 (
// Equation(s):
// \mux4_1|muxDois|out[3]~41_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [3])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [3])))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\RegInstr|out [3]),
	.datac(\ALUSrcB[0]~input_o ),
	.datad(\RegB|out [3]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[3]~41 .lut_mask = 16'h0D08;
defparam \mux4_1|muxDois|out[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \mux4_1|muxDois|out[3]~42 (
// Equation(s):
// \mux4_1|muxDois|out[3]~42_combout  = (\mux4_1|muxDois|out[3]~41_combout ) # ((\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [1])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [1]),
	.datad(\mux4_1|muxDois|out[3]~41_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[3]~42 .lut_mask = 16'hFF80;
defparam \mux4_1|muxDois|out[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \ula|ula[3].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[3].ula|somadorULA|u3~0_combout  = (\mux2_3|out[3]~28_combout  & ((\ula|ula[2].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[3]~42_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[3]~28_combout  & 
// (\ula|ula[2].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[3]~42_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[3]~42_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[3]~28_combout ),
	.datad(\ula|ula[2].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[3].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[3].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[3].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \bancoRegistradores|registrador[5].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \bancoRegistradores|registrador[4].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~577 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [4])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [4])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~577 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \bancoRegistradores|registrador[6].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \bancoRegistradores|registrador[7].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~578 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~578_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout  & ((\bancoRegistradores|registrador[7].registrador|out [4]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout  & (\bancoRegistradores|registrador[6].registrador|out [4])))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~577_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~578 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \bancoRegistradores|registrador[2].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \bancoRegistradores|registrador[0].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~581 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [4]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [4] & 
// !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [4]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [4]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~581 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \bancoRegistradores|registrador[3].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \bancoRegistradores|registrador[1].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~582 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~582_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout  & (((\bancoRegistradores|registrador[3].registrador|out [4])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [4]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~581_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~582 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \bancoRegistradores|registrador[10].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \bancoRegistradores|registrador[8].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~579 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [4]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [4] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [4]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~579 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \bancoRegistradores|registrador[9].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \bancoRegistradores|registrador[11].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~580 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~580_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout  & (((\bancoRegistradores|registrador[11].registrador|out [4]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout  & (\bancoRegistradores|registrador[9].registrador|out [4] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~579_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [4]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~580 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~583 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~580_combout ))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~582_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~582_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~580_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~583 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \bancoRegistradores|registrador[12].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \bancoRegistradores|registrador[13].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~584 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [4])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [4])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~584 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \bancoRegistradores|registrador[15].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \bancoRegistradores|registrador[14].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~585 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~585_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout  & (\bancoRegistradores|registrador[15].registrador|out [4])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout  & ((\bancoRegistradores|registrador[14].registrador|out [4]))))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~584_combout ),
	.datac(\bancoRegistradores|registrador[15].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~585 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~586 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~586_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~585_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~578_combout )))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~578_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~583_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~585_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~586 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \bancoRegistradores|registrador[30].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \bancoRegistradores|registrador[18].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \bancoRegistradores|registrador[22].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~569 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [4])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [4])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~569 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~570 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~570_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout  & ((\bancoRegistradores|registrador[30].registrador|out [4]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout  & (\bancoRegistradores|registrador[26].registrador|out [4])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [4]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~569_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~570 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \bancoRegistradores|registrador[16].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~571 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [4]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [4]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~571 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \bancoRegistradores|registrador[24].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~572 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~572_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout  & (((\bancoRegistradores|registrador[28].registrador|out [4]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout  & (\bancoRegistradores|registrador[24].registrador|out [4] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~571_combout ),
	.datab(\bancoRegistradores|registrador[24].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [4]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~572 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~573 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~570_combout )) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~572_combout )))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~570_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~572_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~573 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \bancoRegistradores|registrador[17].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~567 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [4])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [4]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~567 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \bancoRegistradores|registrador[21].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \bancoRegistradores|registrador[29].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~568 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~568_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout  & ((\bancoRegistradores|registrador[29].registrador|out [4]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout  & (\bancoRegistradores|registrador[21].registrador|out [4])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~567_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~568 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \bancoRegistradores|registrador[23].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \bancoRegistradores|registrador[31].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \bancoRegistradores|registrador[19].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \bancoRegistradores|registrador[27].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~574 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [4]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [4]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~574 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~575 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~575_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout  & ((\bancoRegistradores|registrador[31].registrador|out [4]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout  & (\bancoRegistradores|registrador[23].registrador|out [4])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout ))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [4]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [4]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~574_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~575 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~576 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~576_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~575_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~568_combout )))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~573_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~568_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~575_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~576 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[4]~587 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[4]~587_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[4]~576_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[4]~586_combout ))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~586_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~576_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~587 .lut_mask = 16'hFA0A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \RegA|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[4]~587_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[4] .is_wysiwyg = "true";
defparam \RegA|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \PC|out[4]~2 (
// Equation(s):
// \PC|out[4]~2_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [4])) # (!\PCSrc[0]~input_o  & ((\ula|ula[4].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [4]),
	.datac(gnd),
	.datad(\ula|ula[4].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[4]~2 .lut_mask = 16'hDD88;
defparam \PC|out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \PC|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[4]~2_combout ),
	.asdata(\RegInstr|out [2]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[4] .is_wysiwyg = "true";
defparam \PC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \mux2_3|out[4]~27 (
// Equation(s):
// \mux2_3|out[4]~27_combout  = (\ALUSrcA~input_o  & (\RegA|out [4])) # (!\ALUSrcA~input_o  & ((\PC|out [4])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [4]),
	.datad(\PC|out [4]),
	.cin(gnd),
	.combout(\mux2_3|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[4]~27 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \ula|ula[4].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[4].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\ula|ula[3].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[4]~27_combout  $ (\mux4_1|muxDois|out[4]~40_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\ula|ula[3].ula|somadorULA|u3~0_combout ),
	.datac(\mux2_3|out[4]~27_combout ),
	.datad(\mux4_1|muxDois|out[4]~40_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[4].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \ula|ula[4].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[4].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux2_3|out[4]~27_combout  & !\mux4_1|muxDois|out[4]~40_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[4]~27_combout  $ (\mux4_1|muxDois|out[4]~40_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[4]~27_combout ),
	.datad(\mux4_1|muxDois|out[4]~40_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[4].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \ula|ula[4].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[4].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[4].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux4_1|muxDois|out[4]~40_combout  & ((\mux2_3|out[4]~27_combout ) # 
// (\ula|ula[4].ula|muxULA|muxDois|out~0_combout ))) # (!\mux4_1|muxDois|out[4]~40_combout  & (\mux2_3|out[4]~27_combout  & \ula|ula[4].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[4]~40_combout ),
	.datac(\mux2_3|out[4]~27_combout ),
	.datad(\ula|ula[4].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE40;
defparam \ula|ula[4].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \ula|ula[4].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[4].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[4]~27_combout )) # (!\mux4_1|muxDois|out[4]~40_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[4].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[4]~40_combout ),
	.datac(\mux2_3|out[4]~27_combout ),
	.datad(\ula|ula[4].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[4].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \ula|ula[4].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[4].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & ((\ula|ula[4].ula|muxULA|muxDois|out~2_combout ))) # (!\ALUControl[0]~input_o  & (!\ula|ula[4].ula|somadorULA|u2|output_s0~0_combout )))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[4].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[4].ula|somadorULA|u2|output_s0~0_combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[4].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|muxULA|muxDois|out~3 .lut_mask = 16'hF702;
defparam \ula|ula[4].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N11
dffeas \RegULA|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[4].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[4] .is_wysiwyg = "true";
defparam \RegULA|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \mux2_2|out[4]~4 (
// Equation(s):
// \mux2_2|out[4]~4_combout  = (\MemtoReg~input_o  & (\RegData|out [4])) # (!\MemtoReg~input_o  & ((\RegULA|out [4])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [4]),
	.datad(\RegULA|out [4]),
	.cin(gnd),
	.combout(\mux2_2|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[4]~4 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \bancoRegistradores|registrador[25].registrador|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[4]~4_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[4] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~86 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [4])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [4])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [4]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~86 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~87 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~87_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout  & ((\bancoRegistradores|registrador[29].registrador|out [4]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout  & (\bancoRegistradores|registrador[25].registrador|out [4])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [4]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~86_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~87 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~88 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[24].registrador|out [4])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [4]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~88 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout  & ((\bancoRegistradores|registrador[28].registrador|out [4]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout  & (((\bancoRegistradores|registrador[20].registrador|out [4] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [4]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~88_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [4]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~90 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~87_combout ) # ((\RegInstr|out [17])))) # (!\RegInstr|out [16] & (((!\RegInstr|out [17] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~89_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~87_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~89_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~90 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~84 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[26].registrador|out [4])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[18].registrador|out [4])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~84 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~85 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~85_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout  & (\bancoRegistradores|registrador[30].registrador|out [4])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout  & ((\bancoRegistradores|registrador[22].registrador|out [4]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [4]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~84_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~85 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~91 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [4]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [4] & 
// ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [4]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~91 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~92 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~92_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout  & (\bancoRegistradores|registrador[31].registrador|out [4])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout  & ((\bancoRegistradores|registrador[27].registrador|out [4]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [4]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~91_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~92 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~93 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~93_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~92_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~85_combout )))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~90_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~85_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~92_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~93 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~94 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [4])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [4]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~94 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~95 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~95_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout  & ((\bancoRegistradores|registrador[11].registrador|out [4]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout  & (((\bancoRegistradores|registrador[10].registrador|out [4] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~94_combout ),
	.datab(\bancoRegistradores|registrador[11].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [4]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~95 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~101 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[14].registrador|out [4]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[12].registrador|out [4]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [4]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [4]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~101 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~102 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~102_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout  & ((\bancoRegistradores|registrador[15].registrador|out [4]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout  & (\bancoRegistradores|registrador[13].registrador|out [4])))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~101_combout ),
	.datac(\bancoRegistradores|registrador[13].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~102 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~98 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [4])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [4])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~98 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~99 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~99_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout  & ((\bancoRegistradores|registrador[3].registrador|out [4]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout  & (\bancoRegistradores|registrador[2].registrador|out [4])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~98_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~99 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~96 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [4])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [4])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [4]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [4]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~96 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~97 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~97_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout  & (\bancoRegistradores|registrador[7].registrador|out [4])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout  & ((\bancoRegistradores|registrador[5].registrador|out [4]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~96_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [4]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~97 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~100 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~97_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~99_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~99_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~97_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~100 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~103 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~103_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~102_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~95_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~95_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~102_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~100_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~103 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[4]~104 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[4]~104_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[4]~93_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[4]~103_combout )))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~93_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~103_combout ),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~104 .lut_mask = 16'hCCF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \RegB|out[4] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[4]~104_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[4] .is_wysiwyg = "true";
defparam \RegB|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \mux4_1|muxDois|out[4]~39 (
// Equation(s):
// \mux4_1|muxDois|out[4]~39_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [4])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [4])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [4]),
	.datad(\RegB|out [4]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[4]~39 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \mux4_1|muxDois|out[4]~40 (
// Equation(s):
// \mux4_1|muxDois|out[4]~40_combout  = (\mux4_1|muxDois|out[4]~39_combout ) # ((\ALUSrcB[0]~input_o  & (\RegInstr|out [2] & \ALUSrcB[1]~input_o )))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [2]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\mux4_1|muxDois|out[4]~39_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[4]~40 .lut_mask = 16'hFF80;
defparam \mux4_1|muxDois|out[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \ula|ula[4].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[4].ula|somadorULA|u3~0_combout  = (\mux2_3|out[4]~27_combout  & ((\ula|ula[3].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[4]~40_combout )))) # (!\mux2_3|out[4]~27_combout  & 
// (\ula|ula[3].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[4]~40_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[4]~40_combout ),
	.datac(\mux2_3|out[4]~27_combout ),
	.datad(\ula|ula[3].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[4].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[4].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[4].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \ula|ula[5].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[5].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[5]~38_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[4].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[5]~26_combout )))

	.dataa(\mux4_1|muxDois|out[5]~38_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[4].ula|somadorULA|u3~0_combout ),
	.datad(\mux2_3|out[5]~26_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[5].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \ula|ula[5].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[5].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[5].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[5].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[5].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[5].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[5].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|muxULA|muxDois|out~3 .lut_mask = 16'hC4CE;
defparam \ula|ula[5].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \RegULA|out[5]~feeder (
// Equation(s):
// \RegULA|out[5]~feeder_combout  = \ula|ula[5].ula|muxULA|muxDois|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ula[5].ula|muxULA|muxDois|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegULA|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[5]~feeder .lut_mask = 16'hF0F0;
defparam \RegULA|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \RegULA|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[5] .is_wysiwyg = "true";
defparam \RegULA|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \mux2_2|out[5]~5 (
// Equation(s):
// \mux2_2|out[5]~5_combout  = (\MemtoReg~input_o  & (\RegData|out [5])) # (!\MemtoReg~input_o  & ((\RegULA|out [5])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [5]),
	.datad(\RegULA|out [5]),
	.cin(gnd),
	.combout(\mux2_2|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[5]~5 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \bancoRegistradores|registrador[31].registrador|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[5]~5_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[5] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~112 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [5])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [5])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~112 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~113 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~113_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout  & (\bancoRegistradores|registrador[31].registrador|out [5])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout  & ((\bancoRegistradores|registrador[23].registrador|out [5]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [5]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~112_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~113 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~107 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [5]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out [5] & 
// !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [5]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~107 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~108 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~108_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout  & ((\bancoRegistradores|registrador[30].registrador|out [5]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout  & (\bancoRegistradores|registrador[26].registrador|out [5])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout ))))

	.dataa(\bancoRegistradores|registrador[26].registrador|out [5]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [5]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~107_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~108 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~109 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [5])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [5])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~109 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~110 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~110_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout  & ((\bancoRegistradores|registrador[28].registrador|out [5]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout  & (\bancoRegistradores|registrador[24].registrador|out [5])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~109_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~110 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~111 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~108_combout )) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~110_combout )))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~108_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~110_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~111 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~105 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [5]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [5] & 
// ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [5]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~105 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~106 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~106_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout  & ((\bancoRegistradores|registrador[29].registrador|out [5]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout  & (((\bancoRegistradores|registrador[21].registrador|out [5] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~105_combout ),
	.datab(\bancoRegistradores|registrador[29].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [5]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~106 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~114 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~114_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~113_combout ) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~106_combout  & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~113_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~111_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~106_combout ),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~114 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~117 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|registrador[10].registrador|out [5]) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|registrador[8].registrador|out [5] & 
// !\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[10].registrador|out [5]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [5]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~117 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~118 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~118_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout  & (((\bancoRegistradores|registrador[11].registrador|out [5]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout  & (\bancoRegistradores|registrador[9].registrador|out [5] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~117_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [5]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~118 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~119 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[2].registrador|out [5])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[0].registrador|out [5])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~119 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout  & ((\bancoRegistradores|registrador[3].registrador|out [5]) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout  & (((\bancoRegistradores|registrador[1].registrador|out [5] & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [5]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~119_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [5]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~121 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~118_combout ) # ((\RegInstr|out [18])))) # (!\RegInstr|out [19] & (((!\RegInstr|out [18] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~120_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~118_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~120_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~121 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~122 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[13].registrador|out [5])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [5]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [5]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~122 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~123 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~123_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout  & ((\bancoRegistradores|registrador[15].registrador|out [5]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout  & (((\bancoRegistradores|registrador[14].registrador|out [5] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~122_combout ),
	.datab(\bancoRegistradores|registrador[15].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [5]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~123 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~115 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[5].registrador|out [5]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[4].registrador|out [5] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [5]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~115 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout  & ((\bancoRegistradores|registrador[7].registrador|out [5]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout  & (((\bancoRegistradores|registrador[6].registrador|out [5] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~115_combout ),
	.datab(\bancoRegistradores|registrador[7].registrador|out [5]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [5]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~124 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~124_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~123_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout  & (((\RegInstr|out [18] & \bancoRegistradores|muxB|muxOut|muxDois|out[5]~116_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~121_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~123_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~116_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~124 .lut_mask = 16'hDA8A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[5]~125 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[5]~125_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[5]~114_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[5]~124_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~114_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~124_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~125 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \RegB|out[5] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[5]~125_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[5] .is_wysiwyg = "true";
defparam \RegB|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \mux4_1|muxDois|out[5]~37 (
// Equation(s):
// \mux4_1|muxDois|out[5]~37_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & ((\RegInstr|out [5]))) # (!\ALUSrcB[1]~input_o  & (\RegB|out [5]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [5]),
	.datad(\RegInstr|out [5]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[5]~37 .lut_mask = 16'h3210;
defparam \mux4_1|muxDois|out[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \mux4_1|muxDois|out[5]~38 (
// Equation(s):
// \mux4_1|muxDois|out[5]~38_combout  = (\mux4_1|muxDois|out[5]~37_combout ) # ((\ALUSrcB[1]~input_o  & (\ALUSrcB[0]~input_o  & \RegInstr|out [3])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\mux4_1|muxDois|out[5]~37_combout ),
	.datad(\RegInstr|out [3]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[5]~38 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \ula|ula[5].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[5].ula|somadorULA|u3~0_combout  = (\mux2_3|out[5]~26_combout  & ((\ula|ula[4].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[5]~38_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[5]~26_combout  & 
// (\ula|ula[4].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[5]~38_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[5]~38_combout ),
	.datab(\mux2_3|out[5]~26_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[4].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[5].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[5].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[5].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \bancoRegistradores|registrador[14].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \bancoRegistradores|registrador[12].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~143 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [6])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [6])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~143 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \bancoRegistradores|registrador[13].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \bancoRegistradores|registrador[15].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~144 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~144_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout  & (((\bancoRegistradores|registrador[15].registrador|out [6])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout  & (\RegInstr|out [16] & (\bancoRegistradores|registrador[13].registrador|out [6])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~143_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~144 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \bancoRegistradores|registrador[9].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \bancoRegistradores|registrador[8].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~136 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [6])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [6]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~136 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \bancoRegistradores|registrador[11].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \bancoRegistradores|registrador[10].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~137 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~137_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout  & ((\bancoRegistradores|registrador[11].registrador|out [6]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout  & (((\bancoRegistradores|registrador[10].registrador|out [6] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~136_combout ),
	.datab(\bancoRegistradores|registrador[11].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [6]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~137 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \bancoRegistradores|registrador[3].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \bancoRegistradores|registrador[2].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \bancoRegistradores|registrador[0].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \bancoRegistradores|registrador[1].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~140 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[1].registrador|out [6]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[0].registrador|out [6]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [6]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~140 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~141 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~141_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout  & (\bancoRegistradores|registrador[3].registrador|out [6])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout  & ((\bancoRegistradores|registrador[2].registrador|out [6]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [6]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [6]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~140_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~141 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \bancoRegistradores|registrador[4].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \bancoRegistradores|registrador[6].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~138 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[6].registrador|out [6])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[4].registrador|out [6])))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~138 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \bancoRegistradores|registrador[5].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \bancoRegistradores|registrador[7].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~139 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~139_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout  & (((\bancoRegistradores|registrador[7].registrador|out [6]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout  & (\bancoRegistradores|registrador[5].registrador|out [6] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~138_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [6]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~139 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~142 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~139_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~141_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~141_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~139_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~142 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~145 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~145_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~144_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~137_combout ))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~144_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~137_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~142_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~145 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \bancoRegistradores|registrador[19].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \bancoRegistradores|registrador[23].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~133 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [6]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [6] & 
// ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [6]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~133 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \bancoRegistradores|registrador[27].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \bancoRegistradores|registrador[31].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~134 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~134_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout  & ((\bancoRegistradores|registrador[31].registrador|out [6]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout  & (\bancoRegistradores|registrador[27].registrador|out [6])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~133_combout ),
	.datac(\bancoRegistradores|registrador[27].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~134 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \bancoRegistradores|registrador[26].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \bancoRegistradores|registrador[18].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~126 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[26].registrador|out [6])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[18].registrador|out [6])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~126 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \bancoRegistradores|registrador[30].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~127 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~127_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout  & ((\bancoRegistradores|registrador[30].registrador|out [6]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout  & (\bancoRegistradores|registrador[22].registrador|out [6])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~126_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~127 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \bancoRegistradores|registrador[21].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \bancoRegistradores|registrador[17].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~128 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [6]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[17].registrador|out [6] & 
// !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [6]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~128 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \bancoRegistradores|registrador[25].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~129 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~129_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout  & (\bancoRegistradores|registrador[29].registrador|out [6])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout  & ((\bancoRegistradores|registrador[25].registrador|out [6]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~128_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~129 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \bancoRegistradores|registrador[24].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \bancoRegistradores|registrador[16].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~130 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[24].registrador|out [6])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [6]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~130 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \bancoRegistradores|registrador[28].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~131 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~131_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout  & (((\bancoRegistradores|registrador[28].registrador|out [6])) # (!\RegInstr|out [18]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout  & (\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [6])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~130_combout ),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~131 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~132 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~129_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~131_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~129_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~131_combout ),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~132 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~135 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~135_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~134_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~127_combout ))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~134_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~127_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~132_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~135 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[6]~146 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[6]~146_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[6]~135_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[6]~145_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~145_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~135_combout ),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~146 .lut_mask = 16'hF0CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \RegB|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[6]~146_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[6] .is_wysiwyg = "true";
defparam \RegB|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \mux4_1|muxDois|out[6]~35 (
// Equation(s):
// \mux4_1|muxDois|out[6]~35_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [6])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [6])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [6]),
	.datad(\RegB|out [6]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[6]~35 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \mux4_1|muxDois|out[6]~36 (
// Equation(s):
// \mux4_1|muxDois|out[6]~36_combout  = (\mux4_1|muxDois|out[6]~35_combout ) # ((\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [4])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\mux4_1|muxDois|out[6]~35_combout ),
	.datad(\RegInstr|out [4]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[6]~36 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \ula|ula[6].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[6].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[6]~25_combout  $ (\ula|ula[5].ula|somadorULA|u3~0_combout  $ (\mux4_1|muxDois|out[6]~36_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[6]~25_combout ),
	.datac(\ula|ula[5].ula|somadorULA|u3~0_combout ),
	.datad(\mux4_1|muxDois|out[6]~36_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[6].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \ula|ula[6].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[6].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[6]~25_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux4_1|muxDois|out[6]~36_combout )) # (!\mux2_3|out[6]~25_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux4_1|muxDois|out[6]~36_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[6]~25_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[6]~36_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5278;
defparam \ula|ula[6].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \ula|ula[6].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[6].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[6].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux2_3|out[6]~25_combout  & ((\ula|ula[6].ula|muxULA|muxDois|out~0_combout ) # 
// (\mux4_1|muxDois|out[6]~36_combout ))) # (!\mux2_3|out[6]~25_combout  & (\ula|ula[6].ula|muxULA|muxDois|out~0_combout  & \mux4_1|muxDois|out[6]~36_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[6]~25_combout ),
	.datac(\ula|ula[6].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[6]~36_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|muxULA|muxDois|out~1 .lut_mask = 16'hF4E0;
defparam \ula|ula[6].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \ula|ula[6].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[6].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[6]~25_combout )) # (!\mux4_1|muxDois|out[6]~36_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[6].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[6]~36_combout ),
	.datab(\ula|ula[6].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\mux2_3|out[6]~25_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5CFC;
defparam \ula|ula[6].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \ula|ula[6].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[6].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & ((\ula|ula[6].ula|muxULA|muxDois|out~2_combout ))) # (!\ALUControl[0]~input_o  & (!\ula|ula[6].ula|somadorULA|u2|output_s0~0_combout )))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[6].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula[6].ula|somadorULA|u2|output_s0~0_combout ),
	.datad(\ula|ula[6].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|muxULA|muxDois|out~3 .lut_mask = 16'hDF02;
defparam \ula|ula[6].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \RegULA|out[6]~feeder (
// Equation(s):
// \RegULA|out[6]~feeder_combout  = \ula|ula[6].ula|muxULA|muxDois|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|ula[6].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\RegULA|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[6]~feeder .lut_mask = 16'hFF00;
defparam \RegULA|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N3
dffeas \RegULA|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[6] .is_wysiwyg = "true";
defparam \RegULA|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \mux2_2|out[6]~6 (
// Equation(s):
// \mux2_2|out[6]~6_combout  = (\MemtoReg~input_o  & (\RegData|out [6])) # (!\MemtoReg~input_o  & ((\RegULA|out [6])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [6]),
	.datad(\RegULA|out [6]),
	.cin(gnd),
	.combout(\mux2_2|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[6]~6 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \bancoRegistradores|registrador[29].registrador|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[6]~6_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[6] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~525 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [6]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [6]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [6]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [6]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~525 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~526 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~526_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout  & (\bancoRegistradores|registrador[29].registrador|out [6])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout  & ((\bancoRegistradores|registrador[21].registrador|out [6]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [6]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~525_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~526 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~529 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [6]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[16].registrador|out [6] & 
// !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [6]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~529 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~530 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~530_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout  & (((\bancoRegistradores|registrador[28].registrador|out [6])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [6]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~529_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~530 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~527 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [6])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [6])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~527 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~528 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~528_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout  & ((\bancoRegistradores|registrador[30].registrador|out [6]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout  & (\bancoRegistradores|registrador[26].registrador|out [6])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [6]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~527_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~528 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~531 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~528_combout )))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~530_combout )))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~530_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~528_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~531 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~532 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [6]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [6]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~532 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~533 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~533_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout  & ((\bancoRegistradores|registrador[31].registrador|out [6]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout  & (\bancoRegistradores|registrador[23].registrador|out [6])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout ))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [6]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [6]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~532_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~533 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~534 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~534_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~533_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~526_combout )))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~526_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~531_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~533_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~534 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~539 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[2].registrador|out [6])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [6])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~539 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~540 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~540_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout  & (((\bancoRegistradores|registrador[3].registrador|out [6])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [6]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~539_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~540 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~537 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [6]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [6] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [6]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [6]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~537 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~538 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~538_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout  & (((\bancoRegistradores|registrador[11].registrador|out [6])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [6]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~537_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~538 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~541 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~538_combout ))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~540_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~540_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~538_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~541 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~535 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [6])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [6])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~535 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~536 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~536_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout  & (\bancoRegistradores|registrador[7].registrador|out [6])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout  & ((\bancoRegistradores|registrador[6].registrador|out [6]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout ))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [6]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [6]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~535_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~536 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~542 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [6])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [6])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [6]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~542 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~543 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~543_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout  & (((\bancoRegistradores|registrador[15].registrador|out [6]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout  & (\bancoRegistradores|registrador[14].registrador|out [6] & ((\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [6]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [6]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~542_combout ),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~543 .lut_mask = 16'hCAF0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~544 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~544_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~543_combout ) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~536_combout  & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~541_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~536_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~543_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~544 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[6]~545 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[6]~545_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[6]~534_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[6]~544_combout )))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~534_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~544_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~545 .lut_mask = 16'hCFC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \RegA|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bancoRegistradores|muxA|muxOut|muxDois|out[6]~545_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[6] .is_wysiwyg = "true";
defparam \RegA|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \PC|out[6]~4 (
// Equation(s):
// \PC|out[6]~4_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [6]))) # (!\PCSrc[0]~input_o  & (\ula|ula[6].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\ula|ula[6].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\RegULA|out [6]),
	.cin(gnd),
	.combout(\PC|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[6]~4 .lut_mask = 16'hEE44;
defparam \PC|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \PC|out[6] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[6]~4_combout ),
	.asdata(\RegInstr|out [4]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[6] .is_wysiwyg = "true";
defparam \PC|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \mux2_3|out[6]~25 (
// Equation(s):
// \mux2_3|out[6]~25_combout  = (\ALUSrcA~input_o  & (\RegA|out [6])) # (!\ALUSrcA~input_o  & ((\PC|out [6])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [6]),
	.datad(\PC|out [6]),
	.cin(gnd),
	.combout(\mux2_3|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[6]~25 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \ula|ula[6].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[6].ula|somadorULA|u3~0_combout  = (\mux2_3|out[6]~25_combout  & ((\ula|ula[5].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[6]~36_combout )))) # (!\mux2_3|out[6]~25_combout  & 
// (\ula|ula[5].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[6]~36_combout ))))

	.dataa(\mux2_3|out[6]~25_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[6]~36_combout ),
	.datad(\ula|ula[5].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[6].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[6].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[6].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \ula|ula[7].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[7].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[7]~24_combout  $ (\mux4_1|muxDois|out[7]~34_combout  $ (\ula|ula[6].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[7]~24_combout ),
	.datac(\mux4_1|muxDois|out[7]~34_combout ),
	.datad(\ula|ula[6].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[7].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \ula|ula[7].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[7].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[7].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[7].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[7].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula[7].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[7].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|muxULA|muxDois|out~3 .lut_mask = 16'hD0F2;
defparam \ula|ula[7].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \RegULA|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[7].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[7] .is_wysiwyg = "true";
defparam \RegULA|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \mux2_2|out[7]~7 (
// Equation(s):
// \mux2_2|out[7]~7_combout  = (\MemtoReg~input_o  & (\RegData|out [7])) # (!\MemtoReg~input_o  & ((\RegULA|out [7])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [7]),
	.datad(\RegULA|out [7]),
	.cin(gnd),
	.combout(\mux2_2|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[7]~7 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[7]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[7]~feeder_combout  = \mux2_2|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[7]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \bancoRegistradores|registrador[15].registrador|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[7] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~164 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[13].registrador|out [7]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[12].registrador|out [7]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [7]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~164 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~165 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~165_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout  & (\bancoRegistradores|registrador[15].registrador|out [7])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout  & ((\bancoRegistradores|registrador[14].registrador|out [7]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [7]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~164_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~165 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~157 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [7])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [7])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~157 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~158 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~158_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout  & ((\bancoRegistradores|registrador[7].registrador|out [7]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout  & (((\bancoRegistradores|registrador[6].registrador|out [7] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [7]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~157_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [7]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~158 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~161 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[2].registrador|out [7]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[0].registrador|out [7]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [7]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~161 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~162 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~162_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout  & ((\bancoRegistradores|registrador[3].registrador|out [7]) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout  & (((\bancoRegistradores|registrador[1].registrador|out [7] & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~161_combout ),
	.datab(\bancoRegistradores|registrador[3].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [7]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~162 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~159 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [7])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [7])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [7]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~159 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~160 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~160_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout  & (((\bancoRegistradores|registrador[11].registrador|out [7]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout  & (\bancoRegistradores|registrador[9].registrador|out [7] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[9].registrador|out [7]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~159_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [7]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~160 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~163 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~160_combout ))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~162_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~162_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~160_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~163 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~166 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~166_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~165_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~158_combout ))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~165_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~158_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~163_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~166 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~154 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [7])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [7])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~154 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~155 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~155_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout  & (\bancoRegistradores|registrador[31].registrador|out [7])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout  & ((\bancoRegistradores|registrador[23].registrador|out [7]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [7]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~154_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~155 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~147 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [7]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [7] & 
// ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [7]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [7]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~147 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~148 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~148_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout  & (\bancoRegistradores|registrador[29].registrador|out [7])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout  & ((\bancoRegistradores|registrador[21].registrador|out [7]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [7]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~147_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~148 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~151 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [7])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [7])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~151 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~152 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~152_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout  & (\bancoRegistradores|registrador[28].registrador|out [7])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout  & ((\bancoRegistradores|registrador[24].registrador|out [7]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [7]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [7]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~151_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~152 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~149 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [7]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [7]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [7]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~149 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~150 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~150_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout  & ((\bancoRegistradores|registrador[30].registrador|out [7]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout  & (\bancoRegistradores|registrador[26].registrador|out [7])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout ))))

	.dataa(\bancoRegistradores|registrador[26].registrador|out [7]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [7]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~149_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~150 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~153 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~150_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~152_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~152_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~150_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~153 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~156 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~156_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~155_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~148_combout ))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~155_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~148_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~153_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~156 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[7]~167 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[7]~167_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[7]~156_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[7]~166_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~166_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~156_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~167 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \RegB|out[7] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[7]~167_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[7] .is_wysiwyg = "true";
defparam \RegB|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \mux4_1|muxDois|out[7]~33 (
// Equation(s):
// \mux4_1|muxDois|out[7]~33_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [7])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [7])))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [7]),
	.datad(\RegB|out [7]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[7]~33 .lut_mask = 16'h3120;
defparam \mux4_1|muxDois|out[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \mux4_1|muxDois|out[7]~34 (
// Equation(s):
// \mux4_1|muxDois|out[7]~34_combout  = (\mux4_1|muxDois|out[7]~33_combout ) # ((\ALUSrcB[1]~input_o  & (\ALUSrcB[0]~input_o  & \RegInstr|out [5])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\mux4_1|muxDois|out[7]~33_combout ),
	.datad(\RegInstr|out [5]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[7]~34 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \ula|ula[7].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[7].ula|somadorULA|u3~0_combout  = (\mux2_3|out[7]~24_combout  & ((\ula|ula[6].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[7]~34_combout )))) # (!\mux2_3|out[7]~24_combout  & 
// (\ula|ula[6].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[7]~34_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[7]~34_combout ),
	.datac(\mux2_3|out[7]~24_combout ),
	.datad(\ula|ula[6].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[7].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[7].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[7].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \ula|ula[8].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[8].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[8]~23_combout  $ (\mux4_1|muxDois|out[8]~32_combout  $ (\ula|ula[7].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[8]~23_combout ),
	.datac(\mux4_1|muxDois|out[8]~32_combout ),
	.datad(\ula|ula[7].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[8].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \ula|ula[8].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[8].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[8].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[8].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[8].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[8].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[8].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[8].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \RegULA|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[8].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[8] .is_wysiwyg = "true";
defparam \RegULA|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \mux2_2|out[8]~8 (
// Equation(s):
// \mux2_2|out[8]~8_combout  = (\MemtoReg~input_o  & (\RegData|out [8])) # (!\MemtoReg~input_o  & ((\RegULA|out [8])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [8]),
	.datad(\RegULA|out [8]),
	.cin(gnd),
	.combout(\mux2_2|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[8]~8 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \bancoRegistradores|registrador[21].registrador|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[8]~8_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[8] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~170 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [8])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [8])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [8]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~170 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~171 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~171_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout  & (((\bancoRegistradores|registrador[29].registrador|out [8]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout  & (\bancoRegistradores|registrador[25].registrador|out [8] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~170_combout ),
	.datab(\bancoRegistradores|registrador[25].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [8]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~171 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~172 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[24].registrador|out [8])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [8]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~172 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~173 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~173_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout  & ((\bancoRegistradores|registrador[28].registrador|out [8]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout  & (((\bancoRegistradores|registrador[20].registrador|out [8] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~172_combout ),
	.datab(\bancoRegistradores|registrador[28].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [8]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~173 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~174 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~171_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~173_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~171_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~173_combout ),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~174 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~168 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [8]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [8] & 
// ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [8]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [8]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~168 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~169 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~169_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout  & ((\bancoRegistradores|registrador[30].registrador|out [8]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout  & (\bancoRegistradores|registrador[22].registrador|out [8])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~168_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~169 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~175 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout  = (\RegInstr|out [18] & ((\RegInstr|out [19]) # ((\bancoRegistradores|registrador[23].registrador|out [8])))) # (!\RegInstr|out [18] & (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [8]))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~175 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~176 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~176_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout  & (\bancoRegistradores|registrador[31].registrador|out [8])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout  & ((\bancoRegistradores|registrador[27].registrador|out [8]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [8]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [8]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~175_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~176 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~177 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~177_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~176_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~169_combout )))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~174_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~169_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~176_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~177 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~178 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [8])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [8]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~178 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~179 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~179_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout  & ((\bancoRegistradores|registrador[11].registrador|out [8]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout  & (((\bancoRegistradores|registrador[10].registrador|out [8] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [8]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~178_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [8]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~179 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~185 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[14].registrador|out [8])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [8]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~185 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~186 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~186_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout  & (\bancoRegistradores|registrador[15].registrador|out [8])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout  & ((\bancoRegistradores|registrador[13].registrador|out [8]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [8]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [8]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~185_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~186 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~182 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [8]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [8] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [8]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~182 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~183 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~183_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout  & ((\bancoRegistradores|registrador[3].registrador|out [8]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout  & (((\bancoRegistradores|registrador[2].registrador|out [8] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [8]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~182_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [8]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~183 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~180 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [8])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [8])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [8]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [8]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~180 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~181 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~181_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout  & (\bancoRegistradores|registrador[7].registrador|out [8])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout  & ((\bancoRegistradores|registrador[5].registrador|out [8]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~180_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [8]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [8]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~181 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~184 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~181_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~183_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~183_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~181_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~184 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~187 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~187_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~186_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~179_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~179_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~186_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~184_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~187 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[8]~188 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[8]~188_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[8]~177_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[8]~187_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~177_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~187_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~188 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \RegB|out[8] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[8]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[8] .is_wysiwyg = "true";
defparam \RegB|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \mux4_1|muxDois|out[8]~31 (
// Equation(s):
// \mux4_1|muxDois|out[8]~31_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [8])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [8])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [8]),
	.datad(\RegB|out [8]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[8]~31 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \mux4_1|muxDois|out[8]~32 (
// Equation(s):
// \mux4_1|muxDois|out[8]~32_combout  = (\mux4_1|muxDois|out[8]~31_combout ) # ((\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [6])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\mux4_1|muxDois|out[8]~31_combout ),
	.datad(\RegInstr|out [6]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[8]~32 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \ula|ula[8].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[8].ula|somadorULA|u3~0_combout  = (\mux2_3|out[8]~23_combout  & ((\ula|ula[7].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[8]~32_combout )))) # (!\mux2_3|out[8]~23_combout  & 
// (\ula|ula[7].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[8]~32_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[8]~32_combout ),
	.datac(\mux2_3|out[8]~23_combout ),
	.datad(\ula|ula[7].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[8].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[8].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[8].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \ula|ula[9].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[9].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[9]~30_combout  $ (\mux2_3|out[9]~22_combout  $ (\ula|ula[8].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[9]~30_combout ),
	.datac(\mux2_3|out[9]~22_combout ),
	.datad(\ula|ula[8].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[9].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \ula|ula[9].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[9].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[9].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[9].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[9].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[9].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[9].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[9].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \RegULA|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[9].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[9] .is_wysiwyg = "true";
defparam \RegULA|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \RegData|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[9]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[9] .is_wysiwyg = "true";
defparam \RegData|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \mux2_2|out[9]~9 (
// Equation(s):
// \mux2_2|out[9]~9_combout  = (\MemtoReg~input_o  & ((\RegData|out [9]))) # (!\MemtoReg~input_o  & (\RegULA|out [9]))

	.dataa(\RegULA|out [9]),
	.datab(gnd),
	.datac(\RegData|out [9]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[9]~9 .lut_mask = 16'hF0AA;
defparam \mux2_2|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \bancoRegistradores|registrador[23].registrador|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[9]~9_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[9] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~469 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [9]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[19].registrador|out [9] & 
// !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [9]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~469 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~470 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~470_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout  & (\bancoRegistradores|registrador[31].registrador|out [9])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout  & ((\bancoRegistradores|registrador[27].registrador|out [9]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~469_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [9]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~470 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~466 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [9])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [9])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [9]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~466 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~467 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~467_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout  & ((\bancoRegistradores|registrador[28].registrador|out [9]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout  & (\bancoRegistradores|registrador[20].registrador|out [9])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [9]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~466_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~467 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~464 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [9]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [9]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [9]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~464 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~465 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~465_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout  & (((\bancoRegistradores|registrador[29].registrador|out [9]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout  & (\bancoRegistradores|registrador[25].registrador|out [9] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [9]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~464_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [9]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~465 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~468 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~465_combout ))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~467_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~467_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~465_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~468 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~462 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout  = (\RegInstr|out [24] & (((\bancoRegistradores|registrador[26].registrador|out [9]) # (\RegInstr|out [23])))) # (!\RegInstr|out [24] & (\bancoRegistradores|registrador[18].registrador|out [9] & 
// ((!\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [9]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [9]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~462 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~463 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~463_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout  & (\bancoRegistradores|registrador[30].registrador|out [9])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout  & ((\bancoRegistradores|registrador[22].registrador|out [9]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [9]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [9]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~462_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~463 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~471 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~471_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~470_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~463_combout ))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~470_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~468_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~463_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~471 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~472 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout  = (\RegInstr|out [21] & (((\bancoRegistradores|registrador[9].registrador|out [9]) # (\RegInstr|out [22])))) # (!\RegInstr|out [21] & (\bancoRegistradores|registrador[8].registrador|out [9] & 
// ((!\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[8].registrador|out [9]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [9]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~472 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~473 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~473_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout  & ((\bancoRegistradores|registrador[11].registrador|out [9]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout  & (((\bancoRegistradores|registrador[10].registrador|out [9] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~472_combout ),
	.datab(\bancoRegistradores|registrador[11].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [9]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~473 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~479 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [9]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [9]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [9]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~479 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~480 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~480_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout  & (\bancoRegistradores|registrador[15].registrador|out [9])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout  & ((\bancoRegistradores|registrador[13].registrador|out [9]))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [9]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~479_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~480 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~474 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [9])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [9])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [9]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [9]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~474 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~475 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~475_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout  & ((\bancoRegistradores|registrador[7].registrador|out [9]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout  & (\bancoRegistradores|registrador[5].registrador|out [9])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [9]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [9]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~474_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~475 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~476 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [9])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [9])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [9]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~476 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout  & ((\bancoRegistradores|registrador[3].registrador|out [9]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout  & (\bancoRegistradores|registrador[2].registrador|out [9])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [9]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [9]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~476_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~478 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~475_combout ) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((!\RegInstr|out [24] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~477_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~475_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~477_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~478 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~481 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~481_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~480_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~473_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~473_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~480_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~478_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~481 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[9]~482 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[9]~482_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[9]~471_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[9]~481_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [25]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~471_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~481_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~482 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \RegA|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[9]~482_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[9] .is_wysiwyg = "true";
defparam \RegA|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \PC|out[9]~7 (
// Equation(s):
// \PC|out[9]~7_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [9])) # (!\PCSrc[0]~input_o  & ((\ula|ula[9].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [9]),
	.datac(gnd),
	.datad(\ula|ula[9].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[9]~7 .lut_mask = 16'hDD88;
defparam \PC|out[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \PC|out[9] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[9]~7_combout ),
	.asdata(\RegInstr|out [7]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[9] .is_wysiwyg = "true";
defparam \PC|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \mux2_3|out[9]~22 (
// Equation(s):
// \mux2_3|out[9]~22_combout  = (\ALUSrcA~input_o  & (\RegA|out [9])) # (!\ALUSrcA~input_o  & ((\PC|out [9])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [9]),
	.datad(\PC|out [9]),
	.cin(gnd),
	.combout(\mux2_3|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[9]~22 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \ula|ula[9].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[9].ula|somadorULA|u3~0_combout  = (\mux2_3|out[9]~22_combout  & ((\ula|ula[8].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[9]~30_combout )))) # (!\mux2_3|out[9]~22_combout  & 
// (\ula|ula[8].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[9]~30_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[9]~22_combout ),
	.datac(\mux4_1|muxDois|out[9]~30_combout ),
	.datad(\ula|ula[8].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[9].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[9].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[9].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \ula|ula[10].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[10].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[10]~21_combout  $ (\mux4_1|muxDois|out[10]~28_combout  $ (\ula|ula[9].ula|somadorULA|u3~0_combout  $ (\ula|addSubSignal~0_combout )))

	.dataa(\mux2_3|out[10]~21_combout ),
	.datab(\mux4_1|muxDois|out[10]~28_combout ),
	.datac(\ula|ula[9].ula|somadorULA|u3~0_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[10].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \ula|ula[10].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[10].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[10].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[10].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[10].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula[10].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[10].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|muxULA|muxDois|out~3 .lut_mask = 16'hD0F2;
defparam \ula|ula[10].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \RegULA|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[10].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[10] .is_wysiwyg = "true";
defparam \RegULA|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \mux2_2|out[10]~10 (
// Equation(s):
// \mux2_2|out[10]~10_combout  = (\MemtoReg~input_o  & (\RegData|out [10])) # (!\MemtoReg~input_o  & ((\RegULA|out [10])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [10]),
	.datad(\RegULA|out [10]),
	.cin(gnd),
	.combout(\mux2_2|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[10]~10 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \bancoRegistradores|registrador[30].registrador|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[10]~10_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[10] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~210 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [10]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [10] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [10]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [10]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~210 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~211 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~211_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout  & (\bancoRegistradores|registrador[30].registrador|out [10])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout  & ((\bancoRegistradores|registrador[22].registrador|out [10]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [10]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~210_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~211 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~217 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [10]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [10] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [10]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~217 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~218 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~218_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout  & ((\bancoRegistradores|registrador[31].registrador|out [10]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout  & (\bancoRegistradores|registrador[27].registrador|out [10])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~217_combout ),
	.datac(\bancoRegistradores|registrador[27].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~218 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~214 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[24].registrador|out [10]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [10] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [10]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [10]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~214 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~215 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~215_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout  & (\bancoRegistradores|registrador[28].registrador|out [10])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout  & ((\bancoRegistradores|registrador[20].registrador|out [10]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [10]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~214_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~215 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~212 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [10])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [10])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [10]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~212 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~213 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~213_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout  & (\bancoRegistradores|registrador[29].registrador|out [10])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout  & ((\bancoRegistradores|registrador[25].registrador|out [10]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~212_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~213 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~216 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~213_combout ))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~215_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~215_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~213_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~216 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~219 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~219_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~218_combout ) # (!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~211_combout  & ((\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~211_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~218_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~216_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~219 .lut_mask = 16'hCAF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~222 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [10])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [10])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [10]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~222 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~223 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~223_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout  & ((\bancoRegistradores|registrador[7].registrador|out [10]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout  & (\bancoRegistradores|registrador[5].registrador|out [10])))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[5].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [10]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~222_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~223 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~224 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [10]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [10] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [10]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [10]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~224 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~225 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~225_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout  & ((\bancoRegistradores|registrador[3].registrador|out [10]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout  & (((\bancoRegistradores|registrador[2].registrador|out [10] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [10]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~224_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [10]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~225 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~226 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~223_combout )) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~225_combout )))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~223_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~225_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~226 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~220 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [10])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [10]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~220 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~221 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~221_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout  & ((\bancoRegistradores|registrador[11].registrador|out [10]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout  & (((\bancoRegistradores|registrador[10].registrador|out [10] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~220_combout ),
	.datab(\bancoRegistradores|registrador[11].registrador|out [10]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [10]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~221 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~227 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[14].registrador|out [10])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [10]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [10]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~227 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~228 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~228_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout  & (\bancoRegistradores|registrador[15].registrador|out [10])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout  & ((\bancoRegistradores|registrador[13].registrador|out [10]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [10]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [10]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~227_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~228 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~229 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~229_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~228_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~221_combout )))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~226_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~221_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~228_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~229 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[10]~230 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[10]~230_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[10]~219_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[10]~229_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~219_combout ),
	.datab(\RegInstr|out [20]),
	.datac(gnd),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~229_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~230 .lut_mask = 16'hBB88;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \RegB|out[10] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[10]~230_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[10] .is_wysiwyg = "true";
defparam \RegB|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \mux4_1|muxDois|out[10]~27 (
// Equation(s):
// \mux4_1|muxDois|out[10]~27_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [10])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [10])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [10]),
	.datad(\RegB|out [10]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[10]~27 .lut_mask = 16'h5140;
defparam \mux4_1|muxDois|out[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \mux4_1|muxDois|out[10]~28 (
// Equation(s):
// \mux4_1|muxDois|out[10]~28_combout  = (\mux4_1|muxDois|out[10]~27_combout ) # ((\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [8])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\mux4_1|muxDois|out[10]~27_combout ),
	.datad(\RegInstr|out [8]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[10]~28 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \ula|ula[10].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[10].ula|somadorULA|u3~0_combout  = (\mux2_3|out[10]~21_combout  & ((\ula|ula[9].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[10]~28_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[10]~21_combout  & 
// (\ula|ula[9].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[10]~28_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[10]~28_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[10]~21_combout ),
	.datad(\ula|ula[9].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[10].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[10].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[10].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \ula|ula[11].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[11].ula|somadorULA|u2|output_s0~0_combout  = \ula|ula[10].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[11]~20_combout  $ (\ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[11]~26_combout )))

	.dataa(\ula|ula[10].ula|somadorULA|u3~0_combout ),
	.datab(\mux2_3|out[11]~20_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux4_1|muxDois|out[11]~26_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[11].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \ula|ula[11].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[11].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[11].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[11].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[11].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ula|ula[11].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[11].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|muxULA|muxDois|out~3 .lut_mask = 16'hA2AE;
defparam \ula|ula[11].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \RegULA|out[11]~feeder (
// Equation(s):
// \RegULA|out[11]~feeder_combout  = \ula|ula[11].ula|muxULA|muxDois|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ula[11].ula|muxULA|muxDois|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegULA|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegULA|out[11]~feeder .lut_mask = 16'hF0F0;
defparam \RegULA|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \RegULA|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegULA|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[11] .is_wysiwyg = "true";
defparam \RegULA|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \RegData|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[11]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[11] .is_wysiwyg = "true";
defparam \RegData|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \mux2_2|out[11]~11 (
// Equation(s):
// \mux2_2|out[11]~11_combout  = (\MemtoReg~input_o  & ((\RegData|out [11]))) # (!\MemtoReg~input_o  & (\RegULA|out [11]))

	.dataa(gnd),
	.datab(\RegULA|out [11]),
	.datac(\RegData|out [11]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[11]~11 .lut_mask = 16'hF0CC;
defparam \mux2_2|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \bancoRegistradores|registrador[13].registrador|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[11]~11_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[11] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~248 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[13].registrador|out [11])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [11])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~248 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~249 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~249_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout  & (((\bancoRegistradores|registrador[15].registrador|out [11])) # (!\RegInstr|out [17]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout  & (\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [11])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~248_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~249 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~245 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[2].registrador|out [11])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [11]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~245 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~246 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~246_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout  & (((\bancoRegistradores|registrador[3].registrador|out [11])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout  & (\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [11])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~245_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~246 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~243 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [11])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [11])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [11]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~243 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~244 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~244_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout  & (((\bancoRegistradores|registrador[11].registrador|out [11]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout  & (\bancoRegistradores|registrador[9].registrador|out [11] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~243_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [11]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~244 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~247 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~244_combout ))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~246_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~246_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~244_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~247 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~241 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[5].registrador|out [11]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[4].registrador|out [11] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [11]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~241 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~242 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~242_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout  & ((\bancoRegistradores|registrador[7].registrador|out [11]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout  & (((\bancoRegistradores|registrador[6].registrador|out [11] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [11]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~241_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [11]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~242_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~242 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~250 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~250_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~249_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~242_combout ))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~249_combout ),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~247_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~242_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~250 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~231 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[25].registrador|out [11])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [11]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~231 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~232 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~232_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout  & ((\bancoRegistradores|registrador[29].registrador|out [11]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout  & (((\bancoRegistradores|registrador[21].registrador|out [11] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [11]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~231_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [11]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~232_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~232 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~238 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [11])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [11])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~238 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~239 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~239_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout  & (\bancoRegistradores|registrador[31].registrador|out [11])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout  & ((\bancoRegistradores|registrador[23].registrador|out [11]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [11]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~238_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~239_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~239 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~233 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [11]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [11]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~233 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~234 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~234_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout  & ((\bancoRegistradores|registrador[30].registrador|out [11]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout  & (\bancoRegistradores|registrador[26].registrador|out [11])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [11]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [11]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~233_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~234_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~234 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~235 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [11])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [11])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~235 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~236 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~236_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout  & ((\bancoRegistradores|registrador[28].registrador|out [11]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout  & (\bancoRegistradores|registrador[24].registrador|out [11])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~235_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [11]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~236_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~236 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~237 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~234_combout )) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~236_combout )))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~234_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~236_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~237 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~240 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~240_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~239_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~232_combout )))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~232_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~239_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~237_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~240_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~240 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[11]~251 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[11]~251_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[11]~240_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[11]~250_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~250_combout ),
	.datac(\RegInstr|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~240_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~251_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~251 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[11]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \RegB|out[11] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[11]~251_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[11] .is_wysiwyg = "true";
defparam \RegB|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \mux4_1|muxDois|out[11]~25 (
// Equation(s):
// \mux4_1|muxDois|out[11]~25_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & (\RegInstr|out [11])) # (!\ALUSrcB[1]~input_o  & ((\RegB|out [11])))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [11]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\RegB|out [11]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[11]~25 .lut_mask = 16'h4540;
defparam \mux4_1|muxDois|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \mux4_1|muxDois|out[11]~26 (
// Equation(s):
// \mux4_1|muxDois|out[11]~26_combout  = (\mux4_1|muxDois|out[11]~25_combout ) # ((\ALUSrcB[0]~input_o  & (\ALUSrcB[1]~input_o  & \RegInstr|out [9])))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [9]),
	.datad(\mux4_1|muxDois|out[11]~25_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[11]~26 .lut_mask = 16'hFF80;
defparam \mux4_1|muxDois|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \ula|ula[11].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[11].ula|somadorULA|u3~0_combout  = (\mux2_3|out[11]~20_combout  & ((\ula|ula[10].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[11]~26_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[11]~20_combout  & 
// (\ula|ula[10].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[11]~26_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[11]~26_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[11]~20_combout ),
	.datad(\ula|ula[10].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[11].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[11].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[11].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \ula|ula[12].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[12].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[12]~24_combout  $ (\mux2_3|out[12]~19_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[11].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[12]~24_combout ),
	.datab(\mux2_3|out[12]~19_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[11].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[12].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \ula|ula[12].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[12].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (((\ula|ula[12].ula|muxULA|muxDois|out~2_combout )))) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[12].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[12].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ula|ula[12].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[12].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|muxULA|muxDois|out~3 .lut_mask = 16'hB0F4;
defparam \ula|ula[12].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \RegULA|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[12].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[12] .is_wysiwyg = "true";
defparam \RegULA|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \PC|out[12]~10 (
// Equation(s):
// \PC|out[12]~10_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [12])) # (!\PCSrc[0]~input_o  & ((\ula|ula[12].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [12]),
	.datac(gnd),
	.datad(\ula|ula[12].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[12]~10 .lut_mask = 16'hDD88;
defparam \PC|out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \PC|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[12]~10_combout ),
	.asdata(\RegInstr|out [10]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[12] .is_wysiwyg = "true";
defparam \PC|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~411 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [12]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [12]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~411 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~412 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~412_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout  & (\bancoRegistradores|registrador[11].registrador|out [12])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout  & ((\bancoRegistradores|registrador[9].registrador|out [12]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~411_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~412 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~413 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[2].registrador|out [12])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [12])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~413 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~414 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~414_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout  & ((\bancoRegistradores|registrador[3].registrador|out [12]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout  & (\bancoRegistradores|registrador[1].registrador|out [12])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[1].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [12]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~413_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~414 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~415 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~412_combout )) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~414_combout )))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~412_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~414_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~415 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~416 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [12])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [12])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~416 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~417 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~417_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout  & (((\bancoRegistradores|registrador[15].registrador|out [12])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[14].registrador|out [12])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~416_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~417 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~409 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [12])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [12])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~409 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~410 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~410_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout  & ((\bancoRegistradores|registrador[7].registrador|out [12]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout  & (((\bancoRegistradores|registrador[6].registrador|out [12] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~409_combout ),
	.datab(\bancoRegistradores|registrador[7].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [12]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~410 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~418 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~418_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~417_combout )) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout  & (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~410_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~415_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~417_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~410_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~418 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~406 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[27].registrador|out [12])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[19].registrador|out [12])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [12]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [12]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~406 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~407 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~407_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout  & (\bancoRegistradores|registrador[31].registrador|out [12])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout  & ((\bancoRegistradores|registrador[23].registrador|out [12]))))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~406_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~407 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~399 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [12])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [12])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~399 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~400 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~400_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout  & (((\bancoRegistradores|registrador[29].registrador|out [12])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout  & (\RegInstr|out [23] & (\bancoRegistradores|registrador[21].registrador|out [12])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~399_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~400 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~403 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[20].registrador|out [12])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[16].registrador|out [12])))))

	.dataa(\bancoRegistradores|registrador[20].registrador|out [12]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [12]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~403 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~404 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~404_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout  & ((\bancoRegistradores|registrador[28].registrador|out [12]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout  & (\bancoRegistradores|registrador[24].registrador|out [12])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [12]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [12]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~403_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~404 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~401 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[22].registrador|out [12])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [12])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [12]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [12]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~401 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~402 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~402_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout  & (((\bancoRegistradores|registrador[30].registrador|out [12]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout  & (\bancoRegistradores|registrador[26].registrador|out [12] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[26].registrador|out [12]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~401_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [12]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~402 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~405 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout  = (\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~402_combout ) # (\RegInstr|out [21])))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~404_combout  & ((!\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~404_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~402_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~405 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~408 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~408_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~407_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~400_combout ))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~407_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~400_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~405_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~408 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[12]~419 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[12]~419_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[12]~408_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[12]~418_combout ))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~418_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~408_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~419 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \RegA|out[12] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[12]~419_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[12] .is_wysiwyg = "true";
defparam \RegA|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \mux2_3|out[12]~19 (
// Equation(s):
// \mux2_3|out[12]~19_combout  = (\ALUSrcA~input_o  & ((\RegA|out [12]))) # (!\ALUSrcA~input_o  & (\PC|out [12]))

	.dataa(gnd),
	.datab(\PC|out [12]),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [12]),
	.cin(gnd),
	.combout(\mux2_3|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[12]~19 .lut_mask = 16'hFC0C;
defparam \mux2_3|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \ula|ula[12].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[12].ula|somadorULA|u3~0_combout  = (\mux2_3|out[12]~19_combout  & ((\ula|ula[11].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[12]~24_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[12]~19_combout  & 
// (\ula|ula[11].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[12]~24_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[12]~19_combout ),
	.datab(\mux4_1|muxDois|out[12]~24_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[11].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[12].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[12].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[12].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \ula|ula[13].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[13].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[13]~22_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[12].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[13]~18_combout )))

	.dataa(\mux4_1|muxDois|out[13]~22_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[12].ula|somadorULA|u3~0_combout ),
	.datad(\mux2_3|out[13]~18_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[13].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \ula|ula[13].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[13].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[13].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[13].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[13].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ula|ula[13].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[13].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|muxULA|muxDois|out~3 .lut_mask = 16'hA2AE;
defparam \ula|ula[13].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \RegULA|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[13].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[13] .is_wysiwyg = "true";
defparam \RegULA|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \PC|out[13]~11 (
// Equation(s):
// \PC|out[13]~11_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [13])) # (!\PCSrc[0]~input_o  & ((\ula|ula[13].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [13]),
	.datab(\ula|ula[13].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\PC|out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[13]~11 .lut_mask = 16'hAACC;
defparam \PC|out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \PC|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[13]~11_combout ),
	.asdata(\RegInstr|out [11]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[13] .is_wysiwyg = "true";
defparam \PC|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~378 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[26].registrador|out [13])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[18].registrador|out [13])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~378 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~379 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~379_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout  & ((\bancoRegistradores|registrador[30].registrador|out [13]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout  & (\bancoRegistradores|registrador[22].registrador|out [13])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~378_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~379 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~385 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[23].registrador|out [13])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[19].registrador|out [13])))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [13]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [13]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~385 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~386 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~386_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout  & (((\bancoRegistradores|registrador[31].registrador|out [13])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [13]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~385_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~386 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~382 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [13]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [13]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~382 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~383 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~383_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout  & ((\bancoRegistradores|registrador[28].registrador|out [13]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout  & (\bancoRegistradores|registrador[20].registrador|out [13])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [13]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~382_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~383 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~380 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[21].registrador|out [13])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[17].registrador|out [13])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~380 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~381 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~381_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout  & (((\bancoRegistradores|registrador[29].registrador|out [13]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout  & (\bancoRegistradores|registrador[25].registrador|out [13] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~380_combout ),
	.datab(\bancoRegistradores|registrador[25].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [13]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~381 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~384 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout  = (\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~381_combout ) # (\RegInstr|out [22])))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~383_combout  & ((!\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~383_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~381_combout ),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~384 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~387 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~387_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~386_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~379_combout )))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~379_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~386_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~384_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~387 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~395 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[14].registrador|out [13])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[12].registrador|out [13])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~395 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~396 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~396_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout  & ((\bancoRegistradores|registrador[15].registrador|out [13]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout  & (\bancoRegistradores|registrador[13].registrador|out [13])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [13]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [13]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~395_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~396 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~388 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [13])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [13])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~388 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~389 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~389_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout  & (((\bancoRegistradores|registrador[11].registrador|out [13])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [13])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~388_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~389 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~390 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [13])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [13])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [13]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [13]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~390 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~391 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~391_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout  & ((\bancoRegistradores|registrador[7].registrador|out [13]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout  & (\bancoRegistradores|registrador[5].registrador|out [13])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [13]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [13]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~390_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~391 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~392 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [13])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [13])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [13]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [13]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~392 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~393 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~393_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout  & ((\bancoRegistradores|registrador[3].registrador|out [13]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout  & (\bancoRegistradores|registrador[2].registrador|out [13])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout ))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [13]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [13]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~392_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~393 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~394 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~391_combout ) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~393_combout  & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~391_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~393_combout ),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~394 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~397 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~397_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~396_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~389_combout ))))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~396_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~389_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~394_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~397 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[13]~398 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[13]~398_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[13]~387_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[13]~397_combout )))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~387_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~397_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~398 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \RegA|out[13] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[13]~398_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[13] .is_wysiwyg = "true";
defparam \RegA|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \mux2_3|out[13]~18 (
// Equation(s):
// \mux2_3|out[13]~18_combout  = (\ALUSrcA~input_o  & ((\RegA|out [13]))) # (!\ALUSrcA~input_o  & (\PC|out [13]))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\PC|out [13]),
	.datad(\RegA|out [13]),
	.cin(gnd),
	.combout(\mux2_3|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[13]~18 .lut_mask = 16'hFA50;
defparam \mux2_3|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \ula|ula[13].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[13].ula|somadorULA|u3~0_combout  = (\mux2_3|out[13]~18_combout  & ((\ula|ula[12].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[13]~22_combout )))) # (!\mux2_3|out[13]~18_combout  & 
// (\ula|ula[12].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[13]~22_combout ))))

	.dataa(\mux2_3|out[13]~18_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[13]~22_combout ),
	.datad(\ula|ula[12].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[13].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[13].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[13].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \ula|ula[14].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[14].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[14]~20_combout  $ (\mux2_3|out[14]~17_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[13].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[14]~20_combout ),
	.datab(\mux2_3|out[14]~17_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[13].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[14].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \ula|ula[14].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[14].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux4_1|muxDois|out[14]~20_combout  & !\mux2_3|out[14]~17_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux4_1|muxDois|out[14]~20_combout  $ (\mux2_3|out[14]~17_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux4_1|muxDois|out[14]~20_combout ),
	.datad(\mux2_3|out[14]~17_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[14].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \ula|ula[14].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[14].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[14]~20_combout  & ((\ula|ula[14].ula|muxULA|muxDois|out~0_combout ) # ((\mux2_3|out[14]~17_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux4_1|muxDois|out[14]~20_combout  & 
// (\ula|ula[14].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[14]~17_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[14]~20_combout ),
	.datab(\mux2_3|out[14]~17_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[14].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE08;
defparam \ula|ula[14].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \ula|ula[14].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[14].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[14]~17_combout )) # (!\mux4_1|muxDois|out[14]~20_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[14].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[14]~20_combout ),
	.datab(\mux2_3|out[14]~17_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[14].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[14].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \ula|ula[14].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[14].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (((\ula|ula[14].ula|muxULA|muxDois|out~2_combout )))) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & (!\ula|ula[14].ula|somadorULA|u2|output_s0~0_combout )) # 
// (!\ALUControl[1]~input_o  & ((\ula|ula[14].ula|muxULA|muxDois|out~2_combout )))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ula|ula[14].ula|somadorULA|u2|output_s0~0_combout ),
	.datad(\ula|ula[14].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|muxULA|muxDois|out~3 .lut_mask = 16'hBF04;
defparam \ula|ula[14].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \andPC~0 (
// Equation(s):
// \andPC~0_combout  = (!\ula|ula[4].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[3].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[5].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[6].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\ula|ula[4].ula|muxULA|muxDois|out~3_combout ),
	.datab(\ula|ula[3].ula|muxULA|muxDois|out~3_combout ),
	.datac(\ula|ula[5].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[6].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~0 .lut_mask = 16'h0001;
defparam \andPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \andPC~1 (
// Equation(s):
// \andPC~1_combout  = (!\ula|ula[9].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[7].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[8].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[10].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\ula|ula[9].ula|muxULA|muxDois|out~3_combout ),
	.datab(\ula|ula[7].ula|muxULA|muxDois|out~3_combout ),
	.datac(\ula|ula[8].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[10].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~1 .lut_mask = 16'h0001;
defparam \andPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \andPC~2 (
// Equation(s):
// \andPC~2_combout  = (\andPC~0_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~6_combout  & (!\ula|ula[2].ula|muxULA|muxDois|out~3_combout  & \andPC~1_combout )))

	.dataa(\andPC~0_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~6_combout ),
	.datac(\ula|ula[2].ula|muxULA|muxDois|out~3_combout ),
	.datad(\andPC~1_combout ),
	.cin(gnd),
	.combout(\andPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~2 .lut_mask = 16'h0200;
defparam \andPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \andPC~3 (
// Equation(s):
// \andPC~3_combout  = (\andPC~2_combout  & (!\ula|ula[13].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[12].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[11].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\andPC~2_combout ),
	.datab(\ula|ula[13].ula|muxULA|muxDois|out~3_combout ),
	.datac(\ula|ula[12].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[11].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~3_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~3 .lut_mask = 16'h0002;
defparam \andPC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \RegULA|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[15].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[15] .is_wysiwyg = "true";
defparam \RegULA|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \RegData|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[15]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[15] .is_wysiwyg = "true";
defparam \RegData|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \mux2_2|out[15]~15 (
// Equation(s):
// \mux2_2|out[15]~15_combout  = (\MemtoReg~input_o  & ((\RegData|out [15]))) # (!\MemtoReg~input_o  & (\RegULA|out [15]))

	.dataa(\MemtoReg~input_o ),
	.datab(\RegULA|out [15]),
	.datac(\RegData|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux2_2|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[15]~15 .lut_mask = 16'hE4E4;
defparam \mux2_2|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[15]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[15]~feeder_combout  = \mux2_2|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[15]~15_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[15]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \bancoRegistradores|registrador[15].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \bancoRegistradores|registrador[12].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \bancoRegistradores|registrador[14].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~353 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [15]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [15]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~353 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \bancoRegistradores|registrador[13].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~354 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~354_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout  & (\bancoRegistradores|registrador[15].registrador|out [15])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout  & ((\bancoRegistradores|registrador[13].registrador|out [15]))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [15]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~353_combout ),
	.datad(\bancoRegistradores|registrador[13].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~354 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \bancoRegistradores|registrador[5].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \bancoRegistradores|registrador[7].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \bancoRegistradores|registrador[6].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \bancoRegistradores|registrador[4].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~348 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [15])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [15])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [15]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [15]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~348 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~349 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~349_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout  & ((\bancoRegistradores|registrador[7].registrador|out [15]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout  & (\bancoRegistradores|registrador[5].registrador|out [15])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[5].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [15]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~348_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~349 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \bancoRegistradores|registrador[0].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \bancoRegistradores|registrador[1].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~350 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [15]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [15]))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~350 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \bancoRegistradores|registrador[3].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \bancoRegistradores|registrador[2].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~351 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~351_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout  & (\bancoRegistradores|registrador[3].registrador|out [15])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout  & ((\bancoRegistradores|registrador[2].registrador|out [15]))))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~350_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~351 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~352 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~349_combout )) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~351_combout )))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~349_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~351_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~352 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \bancoRegistradores|registrador[9].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \bancoRegistradores|registrador[8].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~346 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [15])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [15])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~346 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \bancoRegistradores|registrador[10].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \bancoRegistradores|registrador[11].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout  & (((\bancoRegistradores|registrador[11].registrador|out [15])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [15])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~346_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~355 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~355_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~354_combout ) # ((!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout  & (((\RegInstr|out [24] & \bancoRegistradores|muxA|muxOut|muxDois|out[15]~347_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~354_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~352_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~347_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~355 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \bancoRegistradores|registrador[20].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \bancoRegistradores|registrador[28].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \bancoRegistradores|registrador[16].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \bancoRegistradores|registrador[24].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~340 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[24].registrador|out [15])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [15])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~340 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~341 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~341_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout  & ((\bancoRegistradores|registrador[28].registrador|out [15]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout  & (\bancoRegistradores|registrador[20].registrador|out [15])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [15]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~340_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~341 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \bancoRegistradores|registrador[25].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \bancoRegistradores|registrador[17].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \bancoRegistradores|registrador[21].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~338 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [15]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [15]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~338 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \bancoRegistradores|registrador[29].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~339 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~339_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout  & (((\bancoRegistradores|registrador[29].registrador|out [15]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout  & (\bancoRegistradores|registrador[25].registrador|out [15] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [15]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~338_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [15]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~339 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~342 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~339_combout ))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~341_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~341_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~339_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~342 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \bancoRegistradores|registrador[30].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \bancoRegistradores|registrador[26].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \bancoRegistradores|registrador[18].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~336 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[26].registrador|out [15])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[18].registrador|out [15])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~336 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~337 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~337_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout  & (\bancoRegistradores|registrador[30].registrador|out [15])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout  & ((\bancoRegistradores|registrador[22].registrador|out [15]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [15]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [15]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~336_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~337 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \bancoRegistradores|registrador[19].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \bancoRegistradores|registrador[23].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~343 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [15]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [15]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~343 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \bancoRegistradores|registrador[31].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \bancoRegistradores|registrador[27].registrador|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[15]~15_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[15] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~344 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~344_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout  & (((\bancoRegistradores|registrador[31].registrador|out [15])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [15]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~343_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~344 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~345 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~345_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~344_combout )) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout  & (\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~337_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~342_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~337_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~344_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~345 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[15]~356 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[15]~356_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[15]~345_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[15]~355_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~355_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~345_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~356 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \RegA|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[15]~356_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[15] .is_wysiwyg = "true";
defparam \RegA|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \PC|out[15]~13 (
// Equation(s):
// \PC|out[15]~13_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [15]))) # (!\PCSrc[0]~input_o  & (\ula|ula[15].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[15].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [15]),
	.cin(gnd),
	.combout(\PC|out[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[15]~13 .lut_mask = 16'hEE22;
defparam \PC|out[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \PC|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[15]~13_combout ),
	.asdata(\RegInstr|out [13]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[15] .is_wysiwyg = "true";
defparam \PC|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \mux2_3|out[15]~16 (
// Equation(s):
// \mux2_3|out[15]~16_combout  = (\ALUSrcA~input_o  & (\RegA|out [15])) # (!\ALUSrcA~input_o  & ((\PC|out [15])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [15]),
	.datad(\PC|out [15]),
	.cin(gnd),
	.combout(\mux2_3|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[15]~16 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~332 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[13].registrador|out [15]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[12].registrador|out [15]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [15]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [15]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~332 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~333 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~333_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout  & (\bancoRegistradores|registrador[15].registrador|out [15])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout  & ((\bancoRegistradores|registrador[14].registrador|out [15]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [15]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~332_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~333 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~325 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [15])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [15])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~325 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~326 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~326_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout  & (\bancoRegistradores|registrador[7].registrador|out [15])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout  & ((\bancoRegistradores|registrador[6].registrador|out [15]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [15]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~325_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~326 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~329 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[2].registrador|out [15])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [15]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~329 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~330 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~330_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout  & ((\bancoRegistradores|registrador[3].registrador|out [15]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout  & (\bancoRegistradores|registrador[1].registrador|out [15])))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~329_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~330_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~330 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~327 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [15])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [15])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [15]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~327 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~328 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~328_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout  & (\bancoRegistradores|registrador[11].registrador|out [15])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout  & ((\bancoRegistradores|registrador[9].registrador|out [15]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~327_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~328 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~331 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~328_combout ))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~330_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~330_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~328_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~331 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~334 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~334_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~333_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~326_combout  & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~333_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~326_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~331_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~334 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~317 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [15]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [15]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~317 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~318 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~318_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout  & (\bancoRegistradores|registrador[30].registrador|out [15])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout  & ((\bancoRegistradores|registrador[26].registrador|out [15]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~317_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~318_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~318 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~319 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [15])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [15])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~319 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~320 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~320_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout  & ((\bancoRegistradores|registrador[28].registrador|out [15]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout  & (\bancoRegistradores|registrador[24].registrador|out [15])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~319_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~320_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~320 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~321 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~318_combout )) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~320_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~318_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~320_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~321 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~322 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[27].registrador|out [15]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[19].registrador|out [15] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [15]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [15]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~322 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~323 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~323_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout  & ((\bancoRegistradores|registrador[31].registrador|out [15]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout  & (((\bancoRegistradores|registrador[23].registrador|out [15] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [15]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~322_combout ),
	.datac(\bancoRegistradores|registrador[23].registrador|out [15]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~323_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~323 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~315 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [15]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [15] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [15]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [15]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~315 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~316 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~316_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout  & ((\bancoRegistradores|registrador[29].registrador|out [15]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout  & (\bancoRegistradores|registrador[21].registrador|out [15])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~315_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [15]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [15]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~316_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~316 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~324 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~324_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~323_combout )) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout  & (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~316_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~321_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~323_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~316_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~324_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~324 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[15]~335 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[15]~335_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[15]~324_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[15]~334_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~334_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~324_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~335 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \RegB|out[15] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[15]~335_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[15] .is_wysiwyg = "true";
defparam \RegB|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \mux4_1|muxDois|out[15]~17 (
// Equation(s):
// \mux4_1|muxDois|out[15]~17_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & ((\RegInstr|out [15]))) # (!\ALUSrcB[1]~input_o  & (\RegB|out [15]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegB|out [15]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[15]~17 .lut_mask = 16'h5410;
defparam \mux4_1|muxDois|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \mux4_1|muxDois|out[15]~18 (
// Equation(s):
// \mux4_1|muxDois|out[15]~18_combout  = (\mux4_1|muxDois|out[15]~17_combout ) # ((\ALUSrcB[0]~input_o  & (\RegInstr|out [13] & \ALUSrcB[1]~input_o )))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [13]),
	.datac(\mux4_1|muxDois|out[15]~17_combout ),
	.datad(\ALUSrcB[1]~input_o ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[15]~18 .lut_mask = 16'hF8F0;
defparam \mux4_1|muxDois|out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \ula|ula[15].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[15].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux2_3|out[15]~16_combout  & !\mux4_1|muxDois|out[15]~18_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[15]~16_combout  $ (\mux4_1|muxDois|out[15]~18_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[15]~16_combout ),
	.datad(\mux4_1|muxDois|out[15]~18_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[15].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \ula|ula[15].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[15].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[15].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux4_1|muxDois|out[15]~18_combout  & ((\mux2_3|out[15]~16_combout ) # 
// (\ula|ula[15].ula|muxULA|muxDois|out~0_combout ))) # (!\mux4_1|muxDois|out[15]~18_combout  & (\mux2_3|out[15]~16_combout  & \ula|ula[15].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[15]~18_combout ),
	.datac(\mux2_3|out[15]~16_combout ),
	.datad(\ula|ula[15].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE40;
defparam \ula|ula[15].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \ula|ula[15].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[15].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[15]~18_combout )) # (!\mux2_3|out[15]~16_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[15].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux2_3|out[15]~16_combout ),
	.datac(\ula|ula[15].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux4_1|muxDois|out[15]~18_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|muxULA|muxDois|out~2 .lut_mask = 16'h72FA;
defparam \ula|ula[15].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \ula|ula[14].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[14].ula|somadorULA|u3~0_combout  = (\mux2_3|out[14]~17_combout  & ((\ula|ula[13].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[14]~20_combout )))) # (!\mux2_3|out[14]~17_combout  & 
// (\ula|ula[13].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[14]~20_combout ))))

	.dataa(\mux2_3|out[14]~17_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[14]~20_combout ),
	.datad(\ula|ula[13].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[14].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[14].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[14].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \ula|ula[15].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[15].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[15]~16_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[14].ula|somadorULA|u3~0_combout  $ (\mux4_1|muxDois|out[15]~18_combout )))

	.dataa(\mux2_3|out[15]~16_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[14].ula|somadorULA|u3~0_combout ),
	.datad(\mux4_1|muxDois|out[15]~18_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[15].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \ula|ula[15].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[15].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[15].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[15].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[15].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ula|ula[15].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[15].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8CDC;
defparam \ula|ula[15].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \RegULA|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[16].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[16] .is_wysiwyg = "true";
defparam \RegULA|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \RegData|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[16]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[16] .is_wysiwyg = "true";
defparam \RegData|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \mux2_2|out[16]~16 (
// Equation(s):
// \mux2_2|out[16]~16_combout  = (\MemtoReg~input_o  & ((\RegData|out [16]))) # (!\MemtoReg~input_o  & (\RegULA|out [16]))

	.dataa(gnd),
	.datab(\RegULA|out [16]),
	.datac(\RegData|out [16]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[16]~16 .lut_mask = 16'hF0CC;
defparam \mux2_2|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \bancoRegistradores|registrador[7].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N9
dffeas \bancoRegistradores|registrador[5].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \bancoRegistradores|registrador[4].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~325 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [16])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [16])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~325 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \bancoRegistradores|registrador[6].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~326 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~326_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout  & ((\bancoRegistradores|registrador[7].registrador|out [16]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout  & (((\bancoRegistradores|registrador[6].registrador|out [16] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [16]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~325_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [16]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~326 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \bancoRegistradores|registrador[8].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \bancoRegistradores|registrador[10].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~327 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [16]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [16]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~327 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \bancoRegistradores|registrador[11].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \bancoRegistradores|registrador[9].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~328 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~328_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout  & (\bancoRegistradores|registrador[11].registrador|out [16])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout  & ((\bancoRegistradores|registrador[9].registrador|out [16]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~327_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~328 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \bancoRegistradores|registrador[2].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \bancoRegistradores|registrador[0].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~329 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [16]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [16] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [16]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~329 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \bancoRegistradores|registrador[3].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \bancoRegistradores|registrador[1].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~330 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~330_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout  & (\bancoRegistradores|registrador[3].registrador|out [16])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout  & ((\bancoRegistradores|registrador[1].registrador|out [16]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~329_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~330 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~331 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~328_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~330_combout  & !\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~328_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~330_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~331 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[16]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[16]~feeder_combout  = \mux2_2|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[16]~16_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[16]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \bancoRegistradores|registrador[15].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \bancoRegistradores|registrador[13].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \bancoRegistradores|registrador[12].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~332 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [16])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[12].registrador|out [16])))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [16]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~332 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \bancoRegistradores|registrador[14].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~333 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~333_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout  & (\bancoRegistradores|registrador[15].registrador|out [16])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout  & ((\bancoRegistradores|registrador[14].registrador|out [16]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [16]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~332_combout ),
	.datad(\bancoRegistradores|registrador[14].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~333 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~334 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~334_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~333_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~326_combout )))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~326_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~331_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~333_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~334 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \bancoRegistradores|registrador[22].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \bancoRegistradores|registrador[18].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~317 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[22].registrador|out [16])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [16])))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [16]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~317 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \bancoRegistradores|registrador[30].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \bancoRegistradores|registrador[26].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~318 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~318_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout  & (\bancoRegistradores|registrador[30].registrador|out [16])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout  & ((\bancoRegistradores|registrador[26].registrador|out [16]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~317_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~318 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \bancoRegistradores|registrador[24].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \bancoRegistradores|registrador[28].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \bancoRegistradores|registrador[16].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~319 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[20].registrador|out [16])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[16].registrador|out [16])))))

	.dataa(\bancoRegistradores|registrador[20].registrador|out [16]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [16]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~319 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~320 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~320_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout  & ((\bancoRegistradores|registrador[28].registrador|out [16]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout  & (\bancoRegistradores|registrador[24].registrador|out [16])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [16]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [16]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~319_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~320 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~321 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~318_combout )))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~320_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~318_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~320_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~321 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \bancoRegistradores|registrador[29].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \bancoRegistradores|registrador[21].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \bancoRegistradores|registrador[25].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \bancoRegistradores|registrador[17].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~315 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [16])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [16]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~315 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~316 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~316_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout  & (\bancoRegistradores|registrador[29].registrador|out [16])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout  & ((\bancoRegistradores|registrador[21].registrador|out [16]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout ))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [16]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [16]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~315_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~316 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \bancoRegistradores|registrador[23].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \bancoRegistradores|registrador[31].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \bancoRegistradores|registrador[19].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \bancoRegistradores|registrador[27].registrador|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[16]~16_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[16] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~322 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [16]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [16]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~322 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~323 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~323_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout  & ((\bancoRegistradores|registrador[31].registrador|out [16]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout  & (\bancoRegistradores|registrador[23].registrador|out [16])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [16]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~322_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~323 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~324 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~324_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~323_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~316_combout )))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~321_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~316_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~323_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~324 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[16]~335 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[16]~335_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[16]~324_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[16]~334_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~334_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~324_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~335 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \RegA|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[16]~335_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[16] .is_wysiwyg = "true";
defparam \RegA|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \PC|out[16]~14 (
// Equation(s):
// \PC|out[16]~14_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [16])) # (!\PCSrc[0]~input_o  & ((\ula|ula[16].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\RegULA|out [16]),
	.datac(gnd),
	.datad(\ula|ula[16].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[16]~14 .lut_mask = 16'hDD88;
defparam \PC|out[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \PC|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[16]~14_combout ),
	.asdata(\RegInstr|out [14]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[16] .is_wysiwyg = "true";
defparam \PC|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \mux2_3|out[16]~15 (
// Equation(s):
// \mux2_3|out[16]~15_combout  = (\ALUSrcA~input_o  & (\RegA|out [16])) # (!\ALUSrcA~input_o  & ((\PC|out [16])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [16]),
	.datad(\PC|out [16]),
	.cin(gnd),
	.combout(\mux2_3|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[16]~15 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~338 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [16]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[17].registrador|out [16]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~338 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~339 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~339_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout  & (\bancoRegistradores|registrador[29].registrador|out [16])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout  & ((\bancoRegistradores|registrador[25].registrador|out [16]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~338_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~339 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~340 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[24].registrador|out [16]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [16] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [16]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [16]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~340 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~341 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~341_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout  & ((\bancoRegistradores|registrador[28].registrador|out [16]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout  & (((\bancoRegistradores|registrador[20].registrador|out [16] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~340_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [16]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~341 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~342 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~339_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~341_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~339_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~341_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~342 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~343 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[23].registrador|out [16]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[19].registrador|out [16]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [16]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [16]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~343 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~344 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~344_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout  & (\bancoRegistradores|registrador[31].registrador|out [16])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout  & ((\bancoRegistradores|registrador[27].registrador|out [16]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [16]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~343_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~344 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~336 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[26].registrador|out [16])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[18].registrador|out [16]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~336 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout  & ((\bancoRegistradores|registrador[30].registrador|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout  & (\bancoRegistradores|registrador[22].registrador|out [16])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~336_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~345 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~345_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~344_combout ) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout  & (((\RegInstr|out [17] & \bancoRegistradores|muxB|muxOut|muxDois|out[16]~337_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~342_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~344_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~337_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~345 .lut_mask = 16'hDA8A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~353 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[14].registrador|out [16])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~353 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~354 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~354_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout  & (\bancoRegistradores|registrador[15].registrador|out [16])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout  & ((\bancoRegistradores|registrador[13].registrador|out [16]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [16]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~353_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~354 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~346 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [16])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [16]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~346 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~347 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~347_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout  & ((\bancoRegistradores|registrador[11].registrador|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout  & (\bancoRegistradores|registrador[10].registrador|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~346_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [16]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~347 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~348 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [16]) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|registrador[4].registrador|out [16] 
// & !\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [16]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~348 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~349 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~349_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout  & (((\bancoRegistradores|registrador[7].registrador|out [16]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout  & (\bancoRegistradores|registrador[5].registrador|out [16] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~348_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [16]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [16]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~349 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~350 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [16]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [16] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [16]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [16]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~350 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~351 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~351_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout  & ((\bancoRegistradores|registrador[3].registrador|out [16]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout  & (((\bancoRegistradores|registrador[2].registrador|out [16] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~350_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [16]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~351 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~352 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~349_combout )) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~351_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~349_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~351_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~352 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~355 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~355_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~354_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~347_combout ))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~354_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~347_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~352_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~355 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[16]~356 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[16]~356_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[16]~345_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[16]~355_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~345_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~355_combout ),
	.datac(gnd),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~356 .lut_mask = 16'hAACC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \RegB|out[16] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[16]~356_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[16] .is_wysiwyg = "true";
defparam \RegB|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \mux4_1|muxDois|out[16]~15 (
// Equation(s):
// \mux4_1|muxDois|out[16]~15_combout  = (!\ALUSrcB[0]~input_o  & ((\ALUSrcB[1]~input_o  & ((\RegInstr|out [15]))) # (!\ALUSrcB[1]~input_o  & (\RegB|out [16]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [16]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[16]~15 .lut_mask = 16'h3210;
defparam \mux4_1|muxDois|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \mux4_1|muxDois|out[16]~16 (
// Equation(s):
// \mux4_1|muxDois|out[16]~16_combout  = (\mux4_1|muxDois|out[16]~15_combout ) # ((\ALUSrcB[1]~input_o  & (\ALUSrcB[0]~input_o  & \RegInstr|out [14])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [14]),
	.datad(\mux4_1|muxDois|out[16]~15_combout ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[16]~16 .lut_mask = 16'hFF80;
defparam \mux4_1|muxDois|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \ula|ula[16].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[16].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[16]~15_combout  & (!\mux4_1|muxDois|out[16]~16_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux2_3|out[16]~15_combout  & 
// (\mux4_1|muxDois|out[16]~16_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux2_3|out[16]~15_combout ),
	.datab(\mux4_1|muxDois|out[16]~16_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|muxULA|muxDois|out~0 .lut_mask = 16'h1F60;
defparam \ula|ula[16].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \ula|ula[16].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[16].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[16].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux4_1|muxDois|out[16]~16_combout  & ((\mux2_3|out[16]~15_combout ) # 
// (\ula|ula[16].ula|muxULA|muxDois|out~0_combout ))) # (!\mux4_1|muxDois|out[16]~16_combout  & (\mux2_3|out[16]~15_combout  & \ula|ula[16].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[16]~16_combout ),
	.datac(\mux2_3|out[16]~15_combout ),
	.datad(\ula|ula[16].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE40;
defparam \ula|ula[16].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \ula|ula[16].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[16].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[16]~16_combout )) # (!\mux2_3|out[16]~15_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[16].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux2_3|out[16]~15_combout ),
	.datac(\ula|ula[16].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux4_1|muxDois|out[16]~16_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|muxULA|muxDois|out~2 .lut_mask = 16'h72FA;
defparam \ula|ula[16].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \ula|ula[15].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[15].ula|somadorULA|u3~0_combout  = (\mux2_3|out[15]~16_combout  & ((\ula|ula[14].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[15]~18_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[15]~16_combout  & 
// (\ula|ula[14].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[15]~18_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[15]~16_combout ),
	.datab(\mux4_1|muxDois|out[15]~18_combout ),
	.datac(\ula|ula[14].ula|somadorULA|u3~0_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[15].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[15].ula|somadorULA|u3~0 .lut_mask = 16'hE8B2;
defparam \ula|ula[15].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \ula|ula[16].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[16].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[16]~16_combout  $ (\mux2_3|out[16]~15_combout  $ (\ula|ula[15].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[16]~16_combout ),
	.datac(\mux2_3|out[16]~15_combout ),
	.datad(\ula|ula[15].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[16].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \ula|ula[16].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[16].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (((\ula|ula[16].ula|muxULA|muxDois|out~2_combout )))) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[16].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[16].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ula|ula[16].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[16].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|muxULA|muxDois|out~3 .lut_mask = 16'hB0F4;
defparam \ula|ula[16].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \andPC~4 (
// Equation(s):
// \andPC~4_combout  = (!\ula|ula[14].ula|muxULA|muxDois|out~3_combout  & (\andPC~3_combout  & (!\ula|ula[15].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[16].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\ula|ula[14].ula|muxULA|muxDois|out~3_combout ),
	.datab(\andPC~3_combout ),
	.datac(\ula|ula[15].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[16].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~4_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~4 .lut_mask = 16'h0004;
defparam \andPC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \Branch~input (
	.i(Branch),
	.ibar(gnd),
	.o(\Branch~input_o ));
// synopsys translate_off
defparam \Branch~input .bus_hold = "false";
defparam \Branch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \RegData|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[17]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[17] .is_wysiwyg = "true";
defparam \RegData|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \ula|ula[16].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[16].ula|somadorULA|u3~0_combout  = (\mux2_3|out[16]~15_combout  & ((\ula|ula[15].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[16]~16_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[16]~15_combout  & 
// (\ula|ula[15].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[16]~16_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[16]~16_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[16]~15_combout ),
	.datad(\ula|ula[15].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[16].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[16].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[16].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \bancoRegistradores|registrador[15].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \bancoRegistradores|registrador[12].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \bancoRegistradores|registrador[14].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~311 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [17]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [17]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~311 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~312 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~312_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout  & ((\bancoRegistradores|registrador[15].registrador|out [17]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout  & (\bancoRegistradores|registrador[13].registrador|out [17])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [17]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~311_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~312 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \bancoRegistradores|registrador[11].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \bancoRegistradores|registrador[10].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \bancoRegistradores|registrador[8].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \bancoRegistradores|registrador[9].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~304 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [17]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[8].registrador|out [17]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[8].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [17]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~304 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~305 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~305_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout  & (\bancoRegistradores|registrador[11].registrador|out [17])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout  & ((\bancoRegistradores|registrador[10].registrador|out [17]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout ))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [17]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [17]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~304_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~305 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \bancoRegistradores|registrador[2].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \bancoRegistradores|registrador[3].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \bancoRegistradores|registrador[0].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \bancoRegistradores|registrador[1].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~308 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [17])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [17])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~308 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~309 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~309_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout  & ((\bancoRegistradores|registrador[3].registrador|out [17]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout  & (\bancoRegistradores|registrador[2].registrador|out [17])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [17]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~308_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~309 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \bancoRegistradores|registrador[5].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \bancoRegistradores|registrador[6].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \bancoRegistradores|registrador[4].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~306 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [17])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [17])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [17]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [17]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~306 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~307 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~307_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout  & (((\bancoRegistradores|registrador[7].registrador|out [17]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout  & (\bancoRegistradores|registrador[5].registrador|out [17] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [17]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~306_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [17]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~307 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~310 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout  = (\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~307_combout ) # (\RegInstr|out [24])))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~309_combout  & ((!\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~309_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~307_combout ),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~310 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~313 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~313_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~312_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~305_combout ))))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~312_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~305_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~310_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~313 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \bancoRegistradores|registrador[23].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \bancoRegistradores|registrador[19].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~301 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[23].registrador|out [17])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[19].registrador|out [17])))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [17]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [17]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~301 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \bancoRegistradores|registrador[31].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~302 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~302_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout  & (((\bancoRegistradores|registrador[31].registrador|out [17])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [17]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~301_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~302 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \bancoRegistradores|registrador[21].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \bancoRegistradores|registrador[17].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~296 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [17]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out 
// [17] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [17]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [17]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~296 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \bancoRegistradores|registrador[29].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \bancoRegistradores|registrador[25].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~297 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~297_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout  & (((\bancoRegistradores|registrador[29].registrador|out [17])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [17]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~296_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~297 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \bancoRegistradores|registrador[16].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \bancoRegistradores|registrador[24].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~298 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[24].registrador|out [17])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [17])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~298 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \bancoRegistradores|registrador[20].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \bancoRegistradores|registrador[28].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~299 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~299_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout  & (((\bancoRegistradores|registrador[28].registrador|out [17]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout  & (\bancoRegistradores|registrador[20].registrador|out [17] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~298_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [17]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~299 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~300 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~297_combout )) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~299_combout )))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~297_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~299_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~300 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \bancoRegistradores|registrador[18].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~294 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[26].registrador|out [17]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [17]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [17]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~294 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \bancoRegistradores|registrador[30].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~295 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~295_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout  & ((\bancoRegistradores|registrador[30].registrador|out [17]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout  & (\bancoRegistradores|registrador[22].registrador|out [17])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~294_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~295 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~303 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~303_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~302_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~295_combout ))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~302_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~300_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~295_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~303 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[17]~314 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[17]~314_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[17]~303_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[17]~313_combout ))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~313_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~303_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~314 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \RegA|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[17]~314_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[17] .is_wysiwyg = "true";
defparam \RegA|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \PC|out[17]~27 (
// Equation(s):
// \PC|out[17]~27_combout  = (\PCSrc[0]~input_o  & (((\RegULA|out [17])))) # (!\PCSrc[0]~input_o  & ((\ALUControl[0]~input_o ) # ((!\ALUControl[1]~input_o ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\PCSrc[0]~input_o ),
	.datad(\RegULA|out [17]),
	.cin(gnd),
	.combout(\PC|out[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[17]~27 .lut_mask = 16'hFB0B;
defparam \PC|out[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \PC|out[17]~15 (
// Equation(s):
// \PC|out[17]~15_combout  = (\PCSrc[0]~input_o  & (\PC|out[17]~27_combout )) # (!\PCSrc[0]~input_o  & ((\PC|out[17]~27_combout  & ((\ula|ula[17].ula|muxULA|muxDois|out~2_combout ))) # (!\PC|out[17]~27_combout  & (!\andPC~5_combout ))))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\PC|out[17]~27_combout ),
	.datac(\andPC~5_combout ),
	.datad(\ula|ula[17].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\PC|out[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[17]~15 .lut_mask = 16'hCD89;
defparam \PC|out[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \PC|out[17]~feeder (
// Equation(s):
// \PC|out[17]~feeder_combout  = \PC|out[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|out[17]~15_combout ),
	.cin(gnd),
	.combout(\PC|out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[17]~feeder .lut_mask = 16'hFF00;
defparam \PC|out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \PC|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[17]~feeder_combout ),
	.asdata(\RegInstr|out [15]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[17] .is_wysiwyg = "true";
defparam \PC|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \mux2_3|out[17]~14 (
// Equation(s):
// \mux2_3|out[17]~14_combout  = (\ALUSrcA~input_o  & (\RegA|out [17])) # (!\ALUSrcA~input_o  & ((\PC|out [17])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [17]),
	.datad(\PC|out [17]),
	.cin(gnd),
	.combout(\mux2_3|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[17]~14 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \andPC~5 (
// Equation(s):
// \andPC~5_combout  = \ula|ula[16].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[17]~14_combout  $ (\ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[31]~14_combout )))

	.dataa(\ula|ula[16].ula|somadorULA|u3~0_combout ),
	.datab(\mux2_3|out[17]~14_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~14_combout ),
	.cin(gnd),
	.combout(\andPC~5_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~5 .lut_mask = 16'h6996;
defparam \andPC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \ula|ula[17].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[17].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[17].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\andPC~5_combout ))) # (!\ALUControl[1]~input_o  & 
// (\ula|ula[17].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ula|ula[17].ula|muxULA|muxDois|out~2_combout ),
	.datac(\andPC~5_combout ),
	.datad(\ALUControl[1]~input_o ),
	.cin(gnd),
	.combout(\ula|ula[17].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[17].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8DCC;
defparam \ula|ula[17].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \RegULA|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[17].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[17] .is_wysiwyg = "true";
defparam \RegULA|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \mux2_2|out[17]~17 (
// Equation(s):
// \mux2_2|out[17]~17_combout  = (\MemtoReg~input_o  & (\RegData|out [17])) # (!\MemtoReg~input_o  & ((\RegULA|out [17])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [17]),
	.datad(\RegULA|out [17]),
	.cin(gnd),
	.combout(\mux2_2|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[17]~17 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \bancoRegistradores|registrador[13].registrador|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[17]~17_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[17] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~374 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[13].registrador|out [17])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [17])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~374 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~375 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~375_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout  & (((\bancoRegistradores|registrador[15].registrador|out [17])) # (!\RegInstr|out [17]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout  & (\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [17])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~374_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~375_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~375 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~369 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [17])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [17])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [17]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~369 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~370 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~370_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout  & (((\bancoRegistradores|registrador[11].registrador|out [17]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout  & (\bancoRegistradores|registrador[9].registrador|out [17] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~369_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [17]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~370_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~370 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~371 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[2].registrador|out [17])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[0].registrador|out [17])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~371 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~372 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~372_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout  & (\bancoRegistradores|registrador[3].registrador|out [17])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout  & ((\bancoRegistradores|registrador[1].registrador|out [17]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~371_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~372_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~372 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~373 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~370_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~372_combout )))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~370_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~372_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~373 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~367 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [17])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [17])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~367 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~368 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~368_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout  & (\bancoRegistradores|registrador[7].registrador|out [17])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout  & ((\bancoRegistradores|registrador[6].registrador|out [17]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~367_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~368_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~368 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~376 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~376_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~375_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~368_combout ))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~375_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~373_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~368_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~376_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~376 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~357 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [17]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [17] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [17]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~357 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~358 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~358_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout  & (\bancoRegistradores|registrador[29].registrador|out [17])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout  & ((\bancoRegistradores|registrador[21].registrador|out [17]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~357_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~358_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~358 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~361 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [17])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [17])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~361 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~362 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~362_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout  & (\bancoRegistradores|registrador[28].registrador|out [17])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout  & ((\bancoRegistradores|registrador[24].registrador|out [17]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [17]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~361_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~362_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~362 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~359 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [17]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [17]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~359 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~360 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~360_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout  & (((\bancoRegistradores|registrador[30].registrador|out [17])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout  & (\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~359_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~360_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~360 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~363 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~360_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~362_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~362_combout ),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~360_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~363 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~364 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [17])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [17])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [17]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~364 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~365 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~365_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout  & (\bancoRegistradores|registrador[31].registrador|out [17])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout  & ((\bancoRegistradores|registrador[23].registrador|out [17]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [17]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~364_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~365_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~365 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~366 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~366_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~365_combout ) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~358_combout  & (\RegInstr|out [16])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~358_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~363_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~365_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~366_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~366 .lut_mask = 16'hEC2C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[17]~377 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[17]~377_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[17]~366_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[17]~376_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~376_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~366_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~377_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~377 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[17]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \RegB|out[17] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[17]~377_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[17] .is_wysiwyg = "true";
defparam \RegB|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~14 (
// Equation(s):
// \mux4_1|muxDois|out[31]~14_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [17]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [15]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\RegB|out [17]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~14 .lut_mask = 16'hC5C0;
defparam \mux4_1|muxDois|out[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \ula|ula[17].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[17].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[17]~14_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux4_1|muxDois|out[31]~14_combout )) # (!\mux2_3|out[17]~14_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux4_1|muxDois|out[31]~14_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[17]~14_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~14_combout ),
	.cin(gnd),
	.combout(\ula|ula[17].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[17].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5278;
defparam \ula|ula[17].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \ula|ula[17].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[17].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[31]~14_combout  & ((\ula|ula[17].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux2_3|out[17]~14_combout )))) # (!\mux4_1|muxDois|out[31]~14_combout  & 
// (\ula|ula[17].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[17]~14_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~14_combout ),
	.datab(\ula|ula[17].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux2_3|out[17]~14_combout ),
	.cin(gnd),
	.combout(\ula|ula[17].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[17].ula|muxULA|muxDois|out~1 .lut_mask = 16'hCEC8;
defparam \ula|ula[17].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \ula|ula[17].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[17].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[17]~14_combout )) # (!\mux4_1|muxDois|out[31]~14_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[17].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~14_combout ),
	.datab(\mux2_3|out[17]~14_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[17].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[17].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[17].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[17].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \ula|ula[1].ula|muxULA|muxDois|out~7 (
// Equation(s):
// \ula|ula[1].ula|muxULA|muxDois|out~7_combout  = (\ALUControl[0]~input_o ) # (!\ALUControl[1]~input_o )

	.dataa(gnd),
	.datab(\ALUControl[1]~input_o ),
	.datac(gnd),
	.datad(\ALUControl[0]~input_o ),
	.cin(gnd),
	.combout(\ula|ula[1].ula|muxULA|muxDois|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[1].ula|muxULA|muxDois|out~7 .lut_mask = 16'hFF33;
defparam \ula|ula[1].ula|muxULA|muxDois|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \andPC~6 (
// Equation(s):
// \andPC~6_combout  = (\Branch~input_o  & ((\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & (!\ula|ula[17].ula|muxULA|muxDois|out~2_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & ((\andPC~5_combout )))))

	.dataa(\Branch~input_o ),
	.datab(\ula|ula[17].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~7_combout ),
	.datad(\andPC~5_combout ),
	.cin(gnd),
	.combout(\andPC~6_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~6 .lut_mask = 16'h2A20;
defparam \andPC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \RegData|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[19]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[19] .is_wysiwyg = "true";
defparam \RegData|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \ula|ula[19].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[19].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[19].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[19].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ula|ula[19].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|muxULA|muxDois|out~3 .lut_mask = 16'hA2AE;
defparam \ula|ula[19].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \RegULA|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[19].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[19] .is_wysiwyg = "true";
defparam \RegULA|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \mux2_2|out[19]~19 (
// Equation(s):
// \mux2_2|out[19]~19_combout  = (\MemtoReg~input_o  & (\RegData|out [19])) # (!\MemtoReg~input_o  & ((\RegULA|out [19])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [19]),
	.datad(\RegULA|out [19]),
	.cin(gnd),
	.combout(\mux2_2|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[19]~19 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \bancoRegistradores|registrador[0].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \bancoRegistradores|registrador[2].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~413 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [19]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [19] & 
// ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [19]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~413 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \bancoRegistradores|registrador[3].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \bancoRegistradores|registrador[1].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~414 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~414_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout  & ((\bancoRegistradores|registrador[3].registrador|out [19]) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout  & (((\bancoRegistradores|registrador[1].registrador|out [19] & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~413_combout ),
	.datab(\bancoRegistradores|registrador[3].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [19]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~414_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~414 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \bancoRegistradores|registrador[10].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \bancoRegistradores|registrador[8].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~411 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [19])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [19])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [19]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~411 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \bancoRegistradores|registrador[11].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \bancoRegistradores|registrador[9].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~412 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~412_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout  & (\bancoRegistradores|registrador[11].registrador|out [19])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout  & ((\bancoRegistradores|registrador[9].registrador|out [19]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~411_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~412_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~412 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~415 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~412_combout ))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~414_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~414_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~412_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~415 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \bancoRegistradores|registrador[7].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \bancoRegistradores|registrador[6].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \bancoRegistradores|registrador[5].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \bancoRegistradores|registrador[4].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~409 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [19])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [19])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~409 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~410 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~410_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout  & (\bancoRegistradores|registrador[7].registrador|out [19])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout  & ((\bancoRegistradores|registrador[6].registrador|out [19]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~409_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~410_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~410 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \bancoRegistradores|registrador[15].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \bancoRegistradores|registrador[14].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \bancoRegistradores|registrador[13].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \bancoRegistradores|registrador[12].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~416 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[13].registrador|out [19])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [19]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~416 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~417 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~417_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout  & (\bancoRegistradores|registrador[15].registrador|out [19])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout  & ((\bancoRegistradores|registrador[14].registrador|out [19]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [19]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~416_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~417_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~417 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~418 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~418_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~417_combout ) # (!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~410_combout  & ((\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~415_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~410_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~417_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~418_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~418 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \bancoRegistradores|registrador[29].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \bancoRegistradores|registrador[21].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \bancoRegistradores|registrador[17].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \bancoRegistradores|registrador[25].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~399 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [19]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [19] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [19]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~399 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~400 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~400_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout  & (\bancoRegistradores|registrador[29].registrador|out [19])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout  & ((\bancoRegistradores|registrador[21].registrador|out [19]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~399_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~400_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~400 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \bancoRegistradores|registrador[28].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \bancoRegistradores|registrador[24].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \bancoRegistradores|registrador[20].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \bancoRegistradores|registrador[16].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~403 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[20].registrador|out [19])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[16].registrador|out [19])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~403 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~404 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~404_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout  & (\bancoRegistradores|registrador[28].registrador|out [19])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout  & ((\bancoRegistradores|registrador[24].registrador|out [19]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[28].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~403_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~404_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~404 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \bancoRegistradores|registrador[22].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \bancoRegistradores|registrador[18].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~401 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[22].registrador|out [19])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[18].registrador|out [19])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [19]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~401 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \bancoRegistradores|registrador[30].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \bancoRegistradores|registrador[26].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~402 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~402_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout  & (((\bancoRegistradores|registrador[30].registrador|out [19])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout  & (\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~401_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~402_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~402 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~405 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~402_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~404_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~404_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~402_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~405 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \bancoRegistradores|registrador[19].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \bancoRegistradores|registrador[27].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~406 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[27].registrador|out [19]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[19].registrador|out [19]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [19]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~406 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \bancoRegistradores|registrador[23].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \bancoRegistradores|registrador[31].registrador|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[19]~19_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[19] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~407 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~407_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout  & ((\bancoRegistradores|registrador[31].registrador|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout  & (\bancoRegistradores|registrador[23].registrador|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~406_combout ),
	.datac(\bancoRegistradores|registrador[23].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~407_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~407 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~408 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~408_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~407_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~400_combout )))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~400_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~405_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~407_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~408_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~408 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[19]~419 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[19]~419_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[19]~408_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[19]~418_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~418_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~408_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~419_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~419 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[19]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \RegB|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[19]~419_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[19] .is_wysiwyg = "true";
defparam \RegB|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~12 (
// Equation(s):
// \mux4_1|muxDois|out[31]~12_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & (\RegB|out [19])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [19]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~12 .lut_mask = 16'hBA10;
defparam \mux4_1|muxDois|out[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \RegData|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[18]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[18] .is_wysiwyg = "true";
defparam \RegData|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \RegULA|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[18].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[18] .is_wysiwyg = "true";
defparam \RegULA|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \mux2_2|out[18]~18 (
// Equation(s):
// \mux2_2|out[18]~18_combout  = (\MemtoReg~input_o  & (\RegData|out [18])) # (!\MemtoReg~input_o  & ((\RegULA|out [18])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [18]),
	.datad(\RegULA|out [18]),
	.cin(gnd),
	.combout(\mux2_2|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[18]~18 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \bancoRegistradores|registrador[17].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \bancoRegistradores|registrador[21].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~380 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [18]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[17].registrador|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~380 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \bancoRegistradores|registrador[25].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \bancoRegistradores|registrador[29].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~381 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~381_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout  & (((\bancoRegistradores|registrador[29].registrador|out [18]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout  & (\bancoRegistradores|registrador[25].registrador|out [18] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~380_combout ),
	.datab(\bancoRegistradores|registrador[25].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [18]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~381_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~381 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \bancoRegistradores|registrador[16].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \bancoRegistradores|registrador[24].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~382 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[24].registrador|out [18]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [18] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [18]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~382 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \bancoRegistradores|registrador[20].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \bancoRegistradores|registrador[28].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~383 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~383_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout  & ((\bancoRegistradores|registrador[28].registrador|out [18]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout  & (\bancoRegistradores|registrador[20].registrador|out [18])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~382_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~383_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~383 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~384 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~381_combout ) # ((\RegInstr|out [17])))) # (!\RegInstr|out [16] & 
// (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~383_combout  & !\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~381_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~383_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~384 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \bancoRegistradores|registrador[30].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \bancoRegistradores|registrador[22].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \bancoRegistradores|registrador[18].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \bancoRegistradores|registrador[26].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~378 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [18]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[18].registrador|out [18]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [18]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~378 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~379 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~379_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout  & (\bancoRegistradores|registrador[30].registrador|out [18])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout  & ((\bancoRegistradores|registrador[22].registrador|out [18]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~378_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~379_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~379 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \bancoRegistradores|registrador[31].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \bancoRegistradores|registrador[27].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \bancoRegistradores|registrador[23].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \bancoRegistradores|registrador[19].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~385 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[23].registrador|out [18])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[19].registrador|out [18])))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~385 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~386 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~386_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout  & (\bancoRegistradores|registrador[31].registrador|out [18])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout  & ((\bancoRegistradores|registrador[27].registrador|out [18]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~385_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~386_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~386 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~387 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~387_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~386_combout ) # (!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~379_combout  & ((\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~384_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~379_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~386_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~387_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~387 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \bancoRegistradores|registrador[15].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \bancoRegistradores|registrador[13].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \bancoRegistradores|registrador[12].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \bancoRegistradores|registrador[14].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~395 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[14].registrador|out [18]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[12].registrador|out [18] 
// & ((!\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [18]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [18]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~395 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~396 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~396_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout  & (\bancoRegistradores|registrador[15].registrador|out [18])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout  & ((\bancoRegistradores|registrador[13].registrador|out [18]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~395_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~396_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~396 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \bancoRegistradores|registrador[8].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \bancoRegistradores|registrador[9].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~388 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[9].registrador|out [18]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[8].registrador|out [18]))))

	.dataa(\bancoRegistradores|registrador[8].registrador|out [18]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [18]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~388 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \bancoRegistradores|registrador[10].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \bancoRegistradores|registrador[11].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~389 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~389_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout  & ((\bancoRegistradores|registrador[11].registrador|out [18]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout  & (\bancoRegistradores|registrador[10].registrador|out [18])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~388_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~389_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~389 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N29
dffeas \bancoRegistradores|registrador[6].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N31
dffeas \bancoRegistradores|registrador[4].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~390 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [18])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [18])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [18]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~390 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N21
dffeas \bancoRegistradores|registrador[5].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \bancoRegistradores|registrador[7].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~391 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~391_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout  & (((\bancoRegistradores|registrador[7].registrador|out [18]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout  & (\bancoRegistradores|registrador[5].registrador|out [18] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~390_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [18]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~391_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~391 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \bancoRegistradores|registrador[3].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \bancoRegistradores|registrador[0].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \bancoRegistradores|registrador[1].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~392 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [18]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [18] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [18]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~392 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \bancoRegistradores|registrador[2].registrador|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[18]~18_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[18] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~393 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~393_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout  & ((\bancoRegistradores|registrador[3].registrador|out [18]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout  & (((\bancoRegistradores|registrador[2].registrador|out [18] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~392_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [18]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~393_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~393 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~394 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~391_combout )) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~393_combout )))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~391_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~393_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~394 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~397 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~397_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~396_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~389_combout ))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~396_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~389_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~394_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~397_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~397 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[18]~398 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[18]~398_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[18]~387_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[18]~397_combout )))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~387_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~397_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~398_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~398 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[18]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \RegB|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[18]~398_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[18] .is_wysiwyg = "true";
defparam \RegB|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~13 (
// Equation(s):
// \mux4_1|muxDois|out[31]~13_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [18]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [15]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\RegB|out [18]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~13 .lut_mask = 16'hC5C0;
defparam \mux4_1|muxDois|out[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \ula|ula[18].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[18].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux4_1|muxDois|out[31]~13_combout  & !\mux2_3|out[18]~13_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux4_1|muxDois|out[31]~13_combout  $ (\mux2_3|out[18]~13_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~13_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux2_3|out[18]~13_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|muxULA|muxDois|out~0 .lut_mask = 16'h1A6A;
defparam \ula|ula[18].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \ula|ula[18].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[18].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[18]~13_combout  & ((\ula|ula[18].ula|muxULA|muxDois|out~0_combout ) # ((\mux4_1|muxDois|out[31]~13_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[18]~13_combout  & 
// (\ula|ula[18].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[31]~13_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[18]~13_combout ),
	.datab(\mux4_1|muxDois|out[31]~13_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[18].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE08;
defparam \ula|ula[18].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \ula|ula[18].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[18].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~13_combout )) # (!\mux2_3|out[18]~13_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[18].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[18]~13_combout ),
	.datab(\mux4_1|muxDois|out[31]~13_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[18].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F70;
defparam \ula|ula[18].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \ula|ula[17].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[17].ula|somadorULA|u3~0_combout  = (\mux2_3|out[17]~14_combout  & ((\ula|ula[16].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~14_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[17]~14_combout  & 
// (\ula|ula[16].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~14_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~14_combout ),
	.datab(\mux2_3|out[17]~14_combout ),
	.datac(\ula|ula[16].ula|somadorULA|u3~0_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[17].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[17].ula|somadorULA|u3~0 .lut_mask = 16'hE8D4;
defparam \ula|ula[17].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \ula|ula[18].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[18].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[18]~13_combout  $ (\ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[31]~13_combout  $ (\ula|ula[17].ula|somadorULA|u3~0_combout )))

	.dataa(\mux2_3|out[18]~13_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~13_combout ),
	.datad(\ula|ula[17].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[18].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \ula|ula[18].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[18].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (((\ula|ula[18].ula|muxULA|muxDois|out~2_combout )))) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[18].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[18].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ula|ula[18].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[18].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|muxULA|muxDois|out~3 .lut_mask = 16'hB0F4;
defparam \ula|ula[18].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \PC|out[18]~16 (
// Equation(s):
// \PC|out[18]~16_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [18]))) # (!\PCSrc[0]~input_o  & (\ula|ula[18].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[18].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [18]),
	.cin(gnd),
	.combout(\PC|out[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[18]~16 .lut_mask = 16'hEE22;
defparam \PC|out[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \PC|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[18]~16_combout ),
	.asdata(\RegInstr|out [16]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[18] .is_wysiwyg = "true";
defparam \PC|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~285 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [18]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [18]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~285 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~286 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~286_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout  & (((\bancoRegistradores|registrador[11].registrador|out [18]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout  & (\bancoRegistradores|registrador[9].registrador|out [18] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~285_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [18]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~286 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~287 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [18]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [18] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [18]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~287 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout  & (\bancoRegistradores|registrador[3].registrador|out [18])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout  & ((\bancoRegistradores|registrador[1].registrador|out [18]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~287_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~289 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~286_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((!\RegInstr|out [23] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~288_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~286_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\RegInstr|out [23]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~288_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~289 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~283 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [18])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [18])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~283 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~284 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~284_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout  & (((\bancoRegistradores|registrador[7].registrador|out [18])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [18])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~283_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~284 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~290 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [18]) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|registrador[12].registrador|out 
// [18] & !\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [18]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [18]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~290 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~291 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~291_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout  & (((\bancoRegistradores|registrador[15].registrador|out [18]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout  & (\bancoRegistradores|registrador[14].registrador|out [18] & ((\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [18]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~290_combout ),
	.datac(\bancoRegistradores|registrador[15].registrador|out [18]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~291 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~292 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~292_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~291_combout ) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~284_combout  & (\RegInstr|out [23])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~289_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~284_combout ),
	.datac(\RegInstr|out [23]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~291_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~292 .lut_mask = 16'hEA4A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~275 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [18]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[18].registrador|out [18]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~275 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~276 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~276_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout  & ((\bancoRegistradores|registrador[30].registrador|out [18]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout  & (\bancoRegistradores|registrador[26].registrador|out [18])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [18]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~275_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~276 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~277 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[20].registrador|out [18])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[16].registrador|out [18])))))

	.dataa(\bancoRegistradores|registrador[20].registrador|out [18]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [18]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~277 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout  & ((\bancoRegistradores|registrador[28].registrador|out [18]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout  & (\bancoRegistradores|registrador[24].registrador|out [18])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [18]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [18]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~277_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~279 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~276_combout ) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((!\RegInstr|out [21] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~278_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~276_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~278_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~279 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~273 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[25].registrador|out [18])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[17].registrador|out [18]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [18]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~273 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~274 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~274_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout  & (\bancoRegistradores|registrador[29].registrador|out [18])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout  & ((\bancoRegistradores|registrador[21].registrador|out [18]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [18]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [18]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~273_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~274 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~280 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[27].registrador|out [18])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[19].registrador|out [18])))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [18]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [18]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~280 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~281 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~281_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout  & ((\bancoRegistradores|registrador[31].registrador|out [18]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout  & (\bancoRegistradores|registrador[23].registrador|out [18])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout ))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [18]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [18]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~280_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~281 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~282 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~282_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~281_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~274_combout )))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~279_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~274_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~281_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~282 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[18]~293 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[18]~293_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[18]~282_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[18]~292_combout ))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~292_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~282_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~293 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \RegA|out[18] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[18]~293_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[18] .is_wysiwyg = "true";
defparam \RegA|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \mux2_3|out[18]~13 (
// Equation(s):
// \mux2_3|out[18]~13_combout  = (\ALUSrcA~input_o  & ((\RegA|out [18]))) # (!\ALUSrcA~input_o  & (\PC|out [18]))

	.dataa(\PC|out [18]),
	.datab(gnd),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [18]),
	.cin(gnd),
	.combout(\mux2_3|out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[18]~13 .lut_mask = 16'hFA0A;
defparam \mux2_3|out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \ula|ula[18].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[18].ula|somadorULA|u3~0_combout  = (\mux2_3|out[18]~13_combout  & ((\ula|ula[17].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~13_combout )))) # (!\mux2_3|out[18]~13_combout  & 
// (\ula|ula[17].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~13_combout ))))

	.dataa(\mux2_3|out[18]~13_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~13_combout ),
	.datad(\ula|ula[17].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[18].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[18].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[18].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \ula|ula[19].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[19].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[19]~12_combout  $ (\ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[31]~12_combout  $ (\ula|ula[18].ula|somadorULA|u3~0_combout )))

	.dataa(\mux2_3|out[19]~12_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~12_combout ),
	.datad(\ula|ula[18].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[19].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \PC|out[19]~28 (
// Equation(s):
// \PC|out[19]~28_combout  = (\PCSrc[0]~input_o  & (((\RegULA|out [19])))) # (!\PCSrc[0]~input_o  & ((\ALUControl[0]~input_o ) # ((!\ALUControl[1]~input_o ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\PCSrc[0]~input_o ),
	.datad(\RegULA|out [19]),
	.cin(gnd),
	.combout(\PC|out[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[19]~28 .lut_mask = 16'hFB0B;
defparam \PC|out[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \PC|out[19]~17 (
// Equation(s):
// \PC|out[19]~17_combout  = (\PCSrc[0]~input_o  & (((\PC|out[19]~28_combout )))) # (!\PCSrc[0]~input_o  & ((\PC|out[19]~28_combout  & ((\ula|ula[19].ula|muxULA|muxDois|out~2_combout ))) # (!\PC|out[19]~28_combout  & 
// (!\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ))))

	.dataa(\PCSrc[0]~input_o ),
	.datab(\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ),
	.datac(\PC|out[19]~28_combout ),
	.datad(\ula|ula[19].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\PC|out[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[19]~17 .lut_mask = 16'hF1A1;
defparam \PC|out[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \PC|out[19]~feeder (
// Equation(s):
// \PC|out[19]~feeder_combout  = \PC|out[19]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|out[19]~17_combout ),
	.cin(gnd),
	.combout(\PC|out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[19]~feeder .lut_mask = 16'hFF00;
defparam \PC|out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \PC|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[19]~feeder_combout ),
	.asdata(\RegInstr|out [17]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[19] .is_wysiwyg = "true";
defparam \PC|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~269 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [19]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [19]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~269 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~270 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~270_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout  & (\bancoRegistradores|registrador[15].registrador|out [19])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout  & ((\bancoRegistradores|registrador[13].registrador|out [19]))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [19]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~269_combout ),
	.datad(\bancoRegistradores|registrador[13].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~270 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~262 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [19]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[8].registrador|out [19]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[8].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [19]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~262 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~263 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~263_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout  & ((\bancoRegistradores|registrador[11].registrador|out [19]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout  & (\bancoRegistradores|registrador[10].registrador|out [19])))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~262_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~263 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~264 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [19])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [19])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [19]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [19]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~264 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~265 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~265_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout  & (((\bancoRegistradores|registrador[7].registrador|out [19]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout  & (\bancoRegistradores|registrador[5].registrador|out [19] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~264_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [19]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~265 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~266 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [19])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [19])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~266 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~267 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~267_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout  & (((\bancoRegistradores|registrador[3].registrador|out [19])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout  & (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [19]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~266_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~267 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~268 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~265_combout )))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~267_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~265_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~267_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~268 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~271 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~271_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~270_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~263_combout ))))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~270_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~263_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~268_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~271 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~259 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [19]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[19].registrador|out 
// [19] & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [19]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~259 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~260 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~260_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout  & (\bancoRegistradores|registrador[31].registrador|out [19])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout  & ((\bancoRegistradores|registrador[27].registrador|out [19]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~259_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~260 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~254 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [19]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [19]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~254 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~255 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~255_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout  & ((\bancoRegistradores|registrador[29].registrador|out [19]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout  & (\bancoRegistradores|registrador[25].registrador|out [19])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [19]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~254_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~255 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~256 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [19]) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|registrador[16].registrador|out 
// [19] & !\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [19]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~256 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~257 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~257_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout  & (((\bancoRegistradores|registrador[28].registrador|out [19])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout  & (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [19]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~256_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~257 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~258 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~255_combout )) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~257_combout )))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~255_combout ),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~257_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~258 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~252 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[26].registrador|out [19])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[18].registrador|out [19])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [19]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~252 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~253 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~253_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout  & (\bancoRegistradores|registrador[30].registrador|out [19])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout  & ((\bancoRegistradores|registrador[22].registrador|out [19]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [19]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [19]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~252_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~253 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~261 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~261_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~260_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~253_combout ))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~260_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~258_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~253_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~261 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[19]~272 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[19]~272_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[19]~261_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[19]~271_combout ))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~271_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~261_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~272 .lut_mask = 16'hFA0A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \RegA|out[19] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[19]~272_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[19] .is_wysiwyg = "true";
defparam \RegA|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \mux2_3|out[19]~12 (
// Equation(s):
// \mux2_3|out[19]~12_combout  = (\ALUSrcA~input_o  & ((\RegA|out [19]))) # (!\ALUSrcA~input_o  & (\PC|out [19]))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\PC|out [19]),
	.datad(\RegA|out [19]),
	.cin(gnd),
	.combout(\mux2_3|out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[19]~12 .lut_mask = 16'hFC30;
defparam \mux2_3|out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \ula|ula[19].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[19].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux2_3|out[19]~12_combout  & !\mux4_1|muxDois|out[31]~12_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux2_3|out[19]~12_combout  $ (\mux4_1|muxDois|out[31]~12_combout ))))

	.dataa(\mux2_3|out[19]~12_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~12_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|muxULA|muxDois|out~0 .lut_mask = 16'h16CC;
defparam \ula|ula[19].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \ula|ula[19].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[19].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[19]~12_combout  & ((\ula|ula[19].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux4_1|muxDois|out[31]~12_combout )))) # (!\mux2_3|out[19]~12_combout  & 
// (\ula|ula[19].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux4_1|muxDois|out[31]~12_combout ))))

	.dataa(\mux2_3|out[19]~12_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~12_combout ),
	.datad(\ula|ula[19].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE20;
defparam \ula|ula[19].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \ula|ula[19].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[19].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~12_combout )) # (!\mux2_3|out[19]~12_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[19].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[19]~12_combout ),
	.datab(\ula|ula[19].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[31]~12_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5FCC;
defparam \ula|ula[19].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \andPC~7 (
// Equation(s):
// \andPC~7_combout  = (!\ula|ula[18].ula|muxULA|muxDois|out~3_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & (!\ula|ula[19].ula|muxULA|muxDois|out~2_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & 
// ((\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout )))))

	.dataa(\ula|ula[19].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~7_combout ),
	.datac(\ula|ula[18].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[19].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\andPC~7_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~7 .lut_mask = 16'h0704;
defparam \andPC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N27
dffeas \RegULA|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[21].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[21] .is_wysiwyg = "true";
defparam \RegULA|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N30
cycloneive_lcell_comb \PC|out[21]~19 (
// Equation(s):
// \PC|out[21]~19_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [21]))) # (!\PCSrc[0]~input_o  & (\ula|ula[21].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[21].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [21]),
	.cin(gnd),
	.combout(\PC|out[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[21]~19 .lut_mask = 16'hEE22;
defparam \PC|out[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N31
dffeas \PC|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[21]~19_combout ),
	.asdata(\RegInstr|out [19]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[21] .is_wysiwyg = "true";
defparam \PC|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N27
dffeas \RegData|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[21]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[21] .is_wysiwyg = "true";
defparam \RegData|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \mux2_2|out[21]~21 (
// Equation(s):
// \mux2_2|out[21]~21_combout  = (\MemtoReg~input_o  & (\RegData|out [21])) # (!\MemtoReg~input_o  & ((\RegULA|out [21])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [21]),
	.datad(\RegULA|out [21]),
	.cin(gnd),
	.combout(\mux2_2|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[21]~21 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \bancoRegistradores|registrador[11].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \bancoRegistradores|registrador[10].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \bancoRegistradores|registrador[9].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \bancoRegistradores|registrador[8].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~220 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [21])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [21])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~220 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~221 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~221_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout  & (\bancoRegistradores|registrador[11].registrador|out [21])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout  & ((\bancoRegistradores|registrador[10].registrador|out [21]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~220_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~221 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \bancoRegistradores|registrador[14].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \bancoRegistradores|registrador[12].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~227 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[14].registrador|out [21])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[12].registrador|out [21])))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [21]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [21]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~227 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \bancoRegistradores|registrador[15].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \bancoRegistradores|registrador[13].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~228 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~228_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout  & (((\bancoRegistradores|registrador[15].registrador|out [21])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~227_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~228 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \bancoRegistradores|registrador[5].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \bancoRegistradores|registrador[7].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \bancoRegistradores|registrador[4].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \bancoRegistradores|registrador[6].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~222 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [21]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[4].registrador|out [21]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~222 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~223 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~223_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout  & ((\bancoRegistradores|registrador[7].registrador|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout  & (\bancoRegistradores|registrador[5].registrador|out [21])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [21]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~222_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~223 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \bancoRegistradores|registrador[2].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \bancoRegistradores|registrador[3].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \bancoRegistradores|registrador[0].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \bancoRegistradores|registrador[1].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~224 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [21])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [21])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~224 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~225 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~225_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout  & ((\bancoRegistradores|registrador[3].registrador|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout  & (\bancoRegistradores|registrador[2].registrador|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout ))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~224_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~225 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~226 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~223_combout ) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~225_combout  & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~223_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~225_combout ),
	.datac(\RegInstr|out [23]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~226 .lut_mask = 16'hF0AC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~229 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~229_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~228_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~221_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~221_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~228_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~226_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~229 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \bancoRegistradores|registrador[26].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \bancoRegistradores|registrador[18].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~210 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[26].registrador|out [21])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[18].registrador|out [21])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~210 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \bancoRegistradores|registrador[22].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \bancoRegistradores|registrador[30].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~211 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~211_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout  & (((\bancoRegistradores|registrador[30].registrador|out [21])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout  & (\RegInstr|out [23] & (\bancoRegistradores|registrador[22].registrador|out [21])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~210_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~211 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \bancoRegistradores|registrador[16].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \bancoRegistradores|registrador[24].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~214 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[24].registrador|out [21])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [21])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~214 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \bancoRegistradores|registrador[28].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~215 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~215_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout  & (((\bancoRegistradores|registrador[28].registrador|out [21]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout  & (\bancoRegistradores|registrador[20].registrador|out [21] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~214_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [21]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~215 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \bancoRegistradores|registrador[17].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \bancoRegistradores|registrador[21].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~212 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [21]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [21]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~212 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \bancoRegistradores|registrador[29].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \bancoRegistradores|registrador[25].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~213 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~213_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout  & (\bancoRegistradores|registrador[29].registrador|out [21])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout  & ((\bancoRegistradores|registrador[25].registrador|out [21]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~212_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~213 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~216 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~213_combout ))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~215_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~215_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~213_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~216 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \bancoRegistradores|registrador[23].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \bancoRegistradores|registrador[19].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~217 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [21]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[19].registrador|out 
// [21] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [21]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [21]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~217 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \bancoRegistradores|registrador[31].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \bancoRegistradores|registrador[27].registrador|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[21]~21_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[21] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~218 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~218_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout  & (\bancoRegistradores|registrador[31].registrador|out [21])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout  & ((\bancoRegistradores|registrador[27].registrador|out [21]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~217_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~218 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~219 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~219_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~218_combout ) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~211_combout  & (\RegInstr|out [22])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~211_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~216_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~218_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~219 .lut_mask = 16'hEC2C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[21]~230 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[21]~230_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[21]~219_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[21]~229_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~229_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~219_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~230 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \RegA|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[21]~230_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[21] .is_wysiwyg = "true";
defparam \RegA|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \mux2_3|out[21]~10 (
// Equation(s):
// \mux2_3|out[21]~10_combout  = (\ALUSrcA~input_o  & ((\RegA|out [21]))) # (!\ALUSrcA~input_o  & (\PC|out [21]))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\PC|out [21]),
	.datad(\RegA|out [21]),
	.cin(gnd),
	.combout(\mux2_3|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[21]~10 .lut_mask = 16'hFC30;
defparam \mux2_3|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~448 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [21])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [21])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~448 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~449 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~449_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout  & ((\bancoRegistradores|registrador[31].registrador|out [21]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout  & (((\bancoRegistradores|registrador[23].registrador|out [21] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~448_combout ),
	.datab(\bancoRegistradores|registrador[31].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [21]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~449_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~449 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~443 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [21]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [21]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~443 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~444 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~444_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout  & ((\bancoRegistradores|registrador[30].registrador|out [21]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout  & (\bancoRegistradores|registrador[26].registrador|out [21])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [21]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~443_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~444_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~444 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~445 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[20].registrador|out [21]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[16].registrador|out [21] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [21]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~445 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~446 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~446_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout  & (((\bancoRegistradores|registrador[28].registrador|out [21])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout  & (\RegInstr|out [19] & (\bancoRegistradores|registrador[24].registrador|out [21])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~445_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~446_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~446 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~447 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~444_combout )))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~446_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~444_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~446_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~447 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~441 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [21]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [21] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [21]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~441 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~442 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~442_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout  & ((\bancoRegistradores|registrador[29].registrador|out [21]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout  & (((\bancoRegistradores|registrador[21].registrador|out [21] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~441_combout ),
	.datab(\bancoRegistradores|registrador[29].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [21]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~442_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~442 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~450 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~450_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~449_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~442_combout ))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~449_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~447_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~442_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~450_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~450 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~458 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[13].registrador|out [21])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [21]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~458 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~459 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~459_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout  & ((\bancoRegistradores|registrador[15].registrador|out [21]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout  & (\bancoRegistradores|registrador[14].registrador|out [21])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~458_combout ),
	.datac(\bancoRegistradores|registrador[14].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~459_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~459 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~451 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [21])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[4].registrador|out [21])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~451 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~452 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~452_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout  & (\bancoRegistradores|registrador[7].registrador|out [21])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout  & ((\bancoRegistradores|registrador[6].registrador|out [21]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [21]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~451_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~452_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~452 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~453 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [21])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [21])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [21]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [21]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~453 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~454 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~454_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout  & (((\bancoRegistradores|registrador[11].registrador|out [21]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout  & (\bancoRegistradores|registrador[9].registrador|out [21] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[9].registrador|out [21]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~453_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [21]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~454_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~454 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~455 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[2].registrador|out [21])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [21]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [21]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~455 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~456 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~456_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout  & (\bancoRegistradores|registrador[3].registrador|out [21])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout  & ((\bancoRegistradores|registrador[1].registrador|out [21]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [21]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [21]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~455_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~456_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~456 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~457 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~454_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~456_combout )))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~454_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~456_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~457 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~460 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~460_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~459_combout )) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~452_combout ))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~459_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~452_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~457_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~460_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~460 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[21]~461 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[21]~461_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[21]~450_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[21]~460_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~450_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~460_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~461_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~461 .lut_mask = 16'hAFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[21]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \RegB|out[21] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[21]~461_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[21] .is_wysiwyg = "true";
defparam \RegB|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~10 (
// Equation(s):
// \mux4_1|muxDois|out[31]~10_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [21]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [21]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~10 .lut_mask = 16'hB1A0;
defparam \mux4_1|muxDois|out[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N12
cycloneive_lcell_comb \ula|ula[21].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[21].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux2_3|out[21]~10_combout  & !\mux4_1|muxDois|out[31]~10_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux2_3|out[21]~10_combout  $ (\mux4_1|muxDois|out[31]~10_combout ))))

	.dataa(\mux2_3|out[21]~10_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux4_1|muxDois|out[31]~10_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|muxULA|muxDois|out~0 .lut_mask = 16'h1C6C;
defparam \ula|ula[21].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneive_lcell_comb \ula|ula[21].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[21].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[21].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[31]~10_combout ) # ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[21]~10_combout )))) # 
// (!\ula|ula[21].ula|muxULA|muxDois|out~0_combout  & (\mux4_1|muxDois|out[31]~10_combout  & (!\ula|addSubSignal~0_combout  & \mux2_3|out[21]~10_combout )))

	.dataa(\ula|ula[21].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~10_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux2_3|out[21]~10_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAEA8;
defparam \ula|ula[21].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneive_lcell_comb \ula|ula[21].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[21].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~10_combout ) # (!\mux2_3|out[21]~10_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (\ula|ula[21].ula|muxULA|muxDois|out~1_combout ))

	.dataa(\ula|ula[21].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[21]~10_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\mux4_1|muxDois|out[31]~10_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|muxULA|muxDois|out~2 .lut_mask = 16'h3AFA;
defparam \ula|ula[21].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \RegData|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[20]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[20] .is_wysiwyg = "true";
defparam \RegData|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \bancoRegistradores|registrador[5].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \bancoRegistradores|registrador[4].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~241 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [20])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [20])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~241 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \bancoRegistradores|registrador[6].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~242 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~242_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout  & ((\bancoRegistradores|registrador[7].registrador|out [20]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout  & (\bancoRegistradores|registrador[6].registrador|out [20])))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~241_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~242 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \bancoRegistradores|registrador[12].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \bancoRegistradores|registrador[13].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~248 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [20])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [20])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~248 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \bancoRegistradores|registrador[14].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \bancoRegistradores|registrador[15].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~249 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~249_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout  & (((\bancoRegistradores|registrador[15].registrador|out [20])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[14].registrador|out [20])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~248_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~249 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \bancoRegistradores|registrador[8].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \bancoRegistradores|registrador[10].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~243 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [20]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [20]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~243 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \bancoRegistradores|registrador[11].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \bancoRegistradores|registrador[9].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~244 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~244_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout  & (\bancoRegistradores|registrador[11].registrador|out [20])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout  & ((\bancoRegistradores|registrador[9].registrador|out [20]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~243_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~244 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \bancoRegistradores|registrador[0].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \bancoRegistradores|registrador[2].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~245 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [20]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [20]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~245 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \bancoRegistradores|registrador[3].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \bancoRegistradores|registrador[1].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~246 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~246_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout  & (\bancoRegistradores|registrador[3].registrador|out [20])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout  & ((\bancoRegistradores|registrador[1].registrador|out [20]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~245_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~246 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~247 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~244_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~246_combout  & !\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~244_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~246_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~247 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~250 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~250_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~249_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~242_combout )))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~242_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~249_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~247_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~250 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \bancoRegistradores|registrador[23].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \bancoRegistradores|registrador[31].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \bancoRegistradores|registrador[19].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~238 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[27].registrador|out [20])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [20])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~238 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~239 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~239_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout  & ((\bancoRegistradores|registrador[31].registrador|out [20]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout  & (\bancoRegistradores|registrador[23].registrador|out [20])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [20]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~238_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~239 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \bancoRegistradores|registrador[18].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \bancoRegistradores|registrador[22].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~233 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [20]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[18].registrador|out [20]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~233 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \bancoRegistradores|registrador[26].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~234 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~234_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout  & (\bancoRegistradores|registrador[30].registrador|out [20])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout  & ((\bancoRegistradores|registrador[26].registrador|out [20]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~233_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~234 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \bancoRegistradores|registrador[24].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \bancoRegistradores|registrador[28].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \bancoRegistradores|registrador[16].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~235 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[20].registrador|out [20])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[16].registrador|out [20])))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [20]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~235 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~236 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~236_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout  & ((\bancoRegistradores|registrador[28].registrador|out [20]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout  & (\bancoRegistradores|registrador[24].registrador|out [20])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [20]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [20]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~235_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~236 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~237 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~234_combout )))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~236_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~234_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~236_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~237 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \bancoRegistradores|registrador[29].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \bancoRegistradores|registrador[21].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \bancoRegistradores|registrador[25].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \bancoRegistradores|registrador[17].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~231 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [20])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [20])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~231 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~232 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~232_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout  & (\bancoRegistradores|registrador[29].registrador|out [20])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout  & ((\bancoRegistradores|registrador[21].registrador|out [20]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [20]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~231_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~232 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~240 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~240_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~239_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~232_combout ))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~239_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~237_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~232_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~240 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[20]~251 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[20]~251_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[20]~240_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[20]~250_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~250_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~240_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~251 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \RegA|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[20]~251_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[20] .is_wysiwyg = "true";
defparam \RegA|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneive_lcell_comb \PC|out[20]~18 (
// Equation(s):
// \PC|out[20]~18_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [20])) # (!\PCSrc[0]~input_o  & ((\ula|ula[20].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [20]),
	.datab(\ula|ula[20].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\PC|out[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[20]~18 .lut_mask = 16'hAACC;
defparam \PC|out[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N17
dffeas \PC|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[20]~18_combout ),
	.asdata(\RegInstr|out [18]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[20] .is_wysiwyg = "true";
defparam \PC|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \mux2_3|out[20]~11 (
// Equation(s):
// \mux2_3|out[20]~11_combout  = (\ALUSrcA~input_o  & (\RegA|out [20])) # (!\ALUSrcA~input_o  & ((\PC|out [20])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [20]),
	.datad(\PC|out [20]),
	.cin(gnd),
	.combout(\mux2_3|out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[20]~11 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N0
cycloneive_lcell_comb \ula|ula[20].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[20].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[31]~11_combout  & (!\mux2_3|out[20]~11_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # 
// (!\mux4_1|muxDois|out[31]~11_combout  & (\mux2_3|out[20]~11_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux4_1|muxDois|out[31]~11_combout ),
	.datac(\mux2_3|out[20]~11_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5728;
defparam \ula|ula[20].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneive_lcell_comb \ula|ula[20].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[20].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[20]~11_combout  & ((\ula|ula[20].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux4_1|muxDois|out[31]~11_combout )))) # (!\mux2_3|out[20]~11_combout  & 
// (\ula|ula[20].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux4_1|muxDois|out[31]~11_combout ))))

	.dataa(\mux2_3|out[20]~11_combout ),
	.datab(\ula|ula[20].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~11_combout ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|muxULA|muxDois|out~1 .lut_mask = 16'hCEC8;
defparam \ula|ula[20].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneive_lcell_comb \ula|ula[20].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[20].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~11_combout )) # (!\mux2_3|out[20]~11_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[20].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux2_3|out[20]~11_combout ),
	.datac(\mux4_1|muxDois|out[31]~11_combout ),
	.datad(\ula|ula[20].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[20].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \ula|ula[19].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[19].ula|somadorULA|u3~0_combout  = (\mux2_3|out[19]~12_combout  & ((\ula|ula[18].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~12_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[19]~12_combout  & 
// (\ula|ula[18].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~12_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[19]~12_combout ),
	.datab(\mux4_1|muxDois|out[31]~12_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[18].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[19].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[19].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[19].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneive_lcell_comb \ula|ula[20].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[20].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[20]~11_combout  $ (\mux4_1|muxDois|out[31]~11_combout  $ (\ula|ula[19].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[20]~11_combout ),
	.datac(\mux4_1|muxDois|out[31]~11_combout ),
	.datad(\ula|ula[19].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[20].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N4
cycloneive_lcell_comb \ula|ula[20].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[20].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[20].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[20].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[20].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[20].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ula|ula[20].ula|somadorULA|u2|output_s0~0_combout ),
	.datad(\ALUControl[0]~input_o ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|muxULA|muxDois|out~3 .lut_mask = 16'hCC4E;
defparam \ula|ula[20].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N5
dffeas \RegULA|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[20].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[20] .is_wysiwyg = "true";
defparam \RegULA|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \mux2_2|out[20]~20 (
// Equation(s):
// \mux2_2|out[20]~20_combout  = (\MemtoReg~input_o  & (\RegData|out [20])) # (!\MemtoReg~input_o  & ((\RegULA|out [20])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [20]),
	.datad(\RegULA|out [20]),
	.cin(gnd),
	.combout(\mux2_2|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[20]~20 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \bancoRegistradores|registrador[30].registrador|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[20]~20_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[20] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~420 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [20]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [20] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [20]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~420 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~421 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~421_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout  & (\bancoRegistradores|registrador[30].registrador|out [20])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout  & ((\bancoRegistradores|registrador[22].registrador|out [20]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [20]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~420_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~421_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~421 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~422 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [20])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [20])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [20]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~422 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~423 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~423_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout  & ((\bancoRegistradores|registrador[29].registrador|out [20]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout  & (\bancoRegistradores|registrador[25].registrador|out [20])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~422_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~423_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~423 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~424 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[24].registrador|out [20]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [20]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [20]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~424 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~425 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~425_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout  & ((\bancoRegistradores|registrador[28].registrador|out [20]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout  & (\bancoRegistradores|registrador[20].registrador|out [20])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~424_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~425_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~425 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~426 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~423_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~425_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~423_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~425_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~426 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~427 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [20]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [20] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [20]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~427 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~428 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~428_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout  & (\bancoRegistradores|registrador[31].registrador|out [20])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout  & ((\bancoRegistradores|registrador[27].registrador|out [20]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~427_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~428_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~428 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~429 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~429_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~428_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~421_combout )))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~421_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~426_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~428_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~429_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~429 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~430 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[9].registrador|out [20]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[8].registrador|out [20] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[8].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [20]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~430 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~431 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~431_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout  & ((\bancoRegistradores|registrador[11].registrador|out [20]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout  & (\bancoRegistradores|registrador[10].registrador|out [20])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~430_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~431 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~437 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[14].registrador|out [20]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[12].registrador|out [20]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [20]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [20]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~437 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~438 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~438_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout  & ((\bancoRegistradores|registrador[15].registrador|out [20]) # ((!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout  & (((\bancoRegistradores|registrador[13].registrador|out [20] & \RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [20]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~437_combout ),
	.datac(\bancoRegistradores|registrador[13].registrador|out [20]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~438 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~434 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [20]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [20] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [20]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [20]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~434 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~435 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~435_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout  & ((\bancoRegistradores|registrador[3].registrador|out [20]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout  & (\bancoRegistradores|registrador[2].registrador|out [20])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~434_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [20]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~435 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~432 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [20]) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|registrador[4].registrador|out [20] 
// & !\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [20]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [20]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~432 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~433 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~433_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout  & ((\bancoRegistradores|registrador[7].registrador|out [20]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout  & (\bancoRegistradores|registrador[5].registrador|out [20])))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[5].registrador|out [20]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [20]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~432_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~433 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~436 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~433_combout ) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~435_combout  & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~435_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~433_combout ),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~436 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~439 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~439_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~438_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~431_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~431_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~438_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~436_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~439 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[20]~440 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[20]~440_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[20]~429_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[20]~439_combout )))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~429_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~439_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~440 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \RegB|out[20] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[20]~440_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[20] .is_wysiwyg = "true";
defparam \RegB|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N2
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~11 (
// Equation(s):
// \mux4_1|muxDois|out[31]~11_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [20]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [20]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~11 .lut_mask = 16'hB1A0;
defparam \mux4_1|muxDois|out[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \ula|ula[20].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[20].ula|somadorULA|u3~0_combout  = (\mux2_3|out[20]~11_combout  & ((\ula|ula[19].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~11_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[20]~11_combout  & 
// (\ula|ula[19].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~11_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~11_combout ),
	.datab(\mux2_3|out[20]~11_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[19].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[20].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[20].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[20].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \ula|ula[21].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[21].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[31]~10_combout  $ (\ula|addSubSignal~0_combout  $ (\mux2_3|out[21]~10_combout  $ (\ula|ula[20].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[31]~10_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[21]~10_combout ),
	.datad(\ula|ula[20].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[21].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneive_lcell_comb \ula|ula[21].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[21].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[21].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[21].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[21].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ula|ula[21].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[21].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8CDC;
defparam \ula|ula[21].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N21
dffeas \RegULA|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[22].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[22] .is_wysiwyg = "true";
defparam \RegULA|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N0
cycloneive_lcell_comb \PC|out[22]~20 (
// Equation(s):
// \PC|out[22]~20_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [22]))) # (!\PCSrc[0]~input_o  & (\ula|ula[22].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[22].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [22]),
	.cin(gnd),
	.combout(\PC|out[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[22]~20 .lut_mask = 16'hEE22;
defparam \PC|out[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N1
dffeas \PC|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[22]~20_combout ),
	.asdata(\RegInstr|out [20]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[22] .is_wysiwyg = "true";
defparam \PC|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \RegData|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[22]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[22] .is_wysiwyg = "true";
defparam \RegData|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \mux2_2|out[22]~22 (
// Equation(s):
// \mux2_2|out[22]~22_combout  = (\MemtoReg~input_o  & (\RegData|out [22])) # (!\MemtoReg~input_o  & ((\RegULA|out [22])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [22]),
	.datad(\RegULA|out [22]),
	.cin(gnd),
	.combout(\mux2_2|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[22]~22 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \bancoRegistradores|registrador[26].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \bancoRegistradores|registrador[30].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \bancoRegistradores|registrador[22].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \bancoRegistradores|registrador[18].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~191 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [22]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[18].registrador|out 
// [22] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[22].registrador|out [22]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [22]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~191 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~192 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~192_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout  & ((\bancoRegistradores|registrador[30].registrador|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout  & (\bancoRegistradores|registrador[26].registrador|out [22])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~191_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~192 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \bancoRegistradores|registrador[24].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \bancoRegistradores|registrador[16].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~193 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [22]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[16].registrador|out 
// [22] & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [22]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~193 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \bancoRegistradores|registrador[28].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~194 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~194_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout  & (((\bancoRegistradores|registrador[28].registrador|out [22]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout  & (\bancoRegistradores|registrador[24].registrador|out [22] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~193_combout ),
	.datac(\bancoRegistradores|registrador[28].registrador|out [22]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~194 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~195 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~192_combout )) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~194_combout )))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~192_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~194_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~195 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \bancoRegistradores|registrador[23].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \bancoRegistradores|registrador[31].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \bancoRegistradores|registrador[19].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \bancoRegistradores|registrador[27].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~196 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[27].registrador|out [22])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [22])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~196 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~197 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~197_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout  & ((\bancoRegistradores|registrador[31].registrador|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout  & (\bancoRegistradores|registrador[23].registrador|out [22])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~196_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~197 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \bancoRegistradores|registrador[25].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \bancoRegistradores|registrador[17].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~189 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [22])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [22])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~189 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \bancoRegistradores|registrador[21].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \bancoRegistradores|registrador[29].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~190 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~190_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout  & ((\bancoRegistradores|registrador[29].registrador|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout  & (\bancoRegistradores|registrador[21].registrador|out [22])))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~189_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~190 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~198 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~198_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~197_combout )) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~190_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~195_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~197_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~190_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~198 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N27
dffeas \bancoRegistradores|registrador[7].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \bancoRegistradores|registrador[6].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N27
dffeas \bancoRegistradores|registrador[4].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \bancoRegistradores|registrador[5].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~199 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[5].registrador|out [22]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[4].registrador|out [22]))))

	.dataa(\bancoRegistradores|registrador[4].registrador|out [22]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [22]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~199 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~200 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~200_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout  & (\bancoRegistradores|registrador[7].registrador|out [22])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout  & ((\bancoRegistradores|registrador[6].registrador|out [22]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~199_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~200 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \bancoRegistradores|registrador[2].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \bancoRegistradores|registrador[0].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~203 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [22]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [22] 
// & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [22]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [22]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~203 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \bancoRegistradores|registrador[3].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \bancoRegistradores|registrador[1].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~204 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~204_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout  & (\bancoRegistradores|registrador[3].registrador|out [22])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout  & ((\bancoRegistradores|registrador[1].registrador|out [22]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~203_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~204 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \bancoRegistradores|registrador[8].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \bancoRegistradores|registrador[10].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~201 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [22]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[8].registrador|out [22]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[10].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~201 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \bancoRegistradores|registrador[11].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \bancoRegistradores|registrador[9].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~202 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~202_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout  & (\bancoRegistradores|registrador[11].registrador|out [22])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout  & ((\bancoRegistradores|registrador[9].registrador|out [22]))))) # (!\RegInstr|out [21] & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout ))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~201_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~202 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~205 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~202_combout ))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~204_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~204_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~202_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~205 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \bancoRegistradores|registrador[14].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[22]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[22]~feeder_combout  = \mux2_2|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[22]~22_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[22]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \bancoRegistradores|registrador[15].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \bancoRegistradores|registrador[12].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \bancoRegistradores|registrador[13].registrador|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[22]~22_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[22] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~206 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [22])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [22])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~206 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~207 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~207_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout  & ((\bancoRegistradores|registrador[15].registrador|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout  & (\bancoRegistradores|registrador[14].registrador|out [22])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout ))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [22]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~206_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~207 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~208 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~208_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~207_combout ) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~200_combout  & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~200_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~205_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~207_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~208 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[22]~209 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[22]~209_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[22]~198_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[22]~208_combout )))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~198_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~208_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~209 .lut_mask = 16'hCFC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \RegA|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[22]~209_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[22] .is_wysiwyg = "true";
defparam \RegA|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \mux2_3|out[22]~9 (
// Equation(s):
// \mux2_3|out[22]~9_combout  = (\ALUSrcA~input_o  & ((\RegA|out [22]))) # (!\ALUSrcA~input_o  & (\PC|out [22]))

	.dataa(gnd),
	.datab(\PC|out [22]),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [22]),
	.cin(gnd),
	.combout(\mux2_3|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[22]~9 .lut_mask = 16'hFC0C;
defparam \mux2_3|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~464 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [22])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [22])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [22]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~464 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~465 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~465_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout  & ((\bancoRegistradores|registrador[29].registrador|out [22]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout  & (\bancoRegistradores|registrador[25].registrador|out [22])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [22]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~464_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~465_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~465 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~466 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[24].registrador|out [22]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [22]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [22]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [22]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~466 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~467 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~467_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout  & ((\bancoRegistradores|registrador[28].registrador|out [22]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout  & (((\bancoRegistradores|registrador[20].registrador|out [22] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~466_combout ),
	.datab(\bancoRegistradores|registrador[28].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [22]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~467_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~467 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~468 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~465_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~467_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~465_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~467_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~468 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~462 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [22]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[18].registrador|out [22]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [22]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~462 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~463 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~463_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout  & (\bancoRegistradores|registrador[30].registrador|out [22])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout  & ((\bancoRegistradores|registrador[22].registrador|out [22]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [22]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~462_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~463_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~463 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~469 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[23].registrador|out [22]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[19].registrador|out [22]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [22]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~469 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~470 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~470_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout  & ((\bancoRegistradores|registrador[31].registrador|out [22]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout  & (\bancoRegistradores|registrador[27].registrador|out [22])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~469_combout ),
	.datac(\bancoRegistradores|registrador[27].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~470_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~470 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~471 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~471_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~470_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~463_combout )))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~468_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~463_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~470_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~471_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~471 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~472 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [22])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [22]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~472 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~473 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~473_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout  & (\bancoRegistradores|registrador[11].registrador|out [22])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout  & ((\bancoRegistradores|registrador[10].registrador|out [22]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [22]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~472_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~473_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~473 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~479 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[14].registrador|out [22])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [22]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~479 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~480 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~480_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout  & (\bancoRegistradores|registrador[15].registrador|out [22])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout  & ((\bancoRegistradores|registrador[13].registrador|out [22]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [22]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [22]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~479_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~480_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~480 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~476 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [22]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [22] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [22]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [22]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~476 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~477 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~477_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout  & ((\bancoRegistradores|registrador[3].registrador|out [22]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout  & (((\bancoRegistradores|registrador[2].registrador|out [22] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [22]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~476_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [22]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~477_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~477 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~474 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [22])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [22])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [22]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~474 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~475 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~475_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout  & (((\bancoRegistradores|registrador[7].registrador|out [22])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout  & (\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [22]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~474_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [22]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~475_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~475 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~478 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~475_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~477_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~477_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~475_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~478 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~481 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~481_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~480_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~473_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~473_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~480_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~478_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~481_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~481 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[22]~482 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[22]~482_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[22]~471_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[22]~481_combout )))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~471_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~481_combout ),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~482_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~482 .lut_mask = 16'hCCF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[22]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \RegB|out[22] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[22]~482_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[22] .is_wysiwyg = "true";
defparam \RegB|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~9 (
// Equation(s):
// \mux4_1|muxDois|out[31]~9_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [22]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [22]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~9 .lut_mask = 16'hB1A0;
defparam \mux4_1|muxDois|out[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \ula|ula[22].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[22].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[31]~9_combout  & (!\mux2_3|out[22]~9_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux4_1|muxDois|out[31]~9_combout  
// & (\mux2_3|out[22]~9_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux4_1|muxDois|out[31]~9_combout ),
	.datac(\mux2_3|out[22]~9_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5728;
defparam \ula|ula[22].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \ula|ula[22].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[22].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[31]~9_combout  & ((\ula|ula[22].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux2_3|out[22]~9_combout )))) # (!\mux4_1|muxDois|out[31]~9_combout  & 
// (\ula|ula[22].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[22]~9_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~9_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[22]~9_combout ),
	.datad(\ula|ula[22].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE20;
defparam \ula|ula[22].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneive_lcell_comb \ula|ula[22].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[22].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~9_combout )) # (!\mux2_3|out[22]~9_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[22].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[22]~9_combout ),
	.datab(\ula|ula[22].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[31]~9_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5FCC;
defparam \ula|ula[22].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \ula|ula[21].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[21].ula|somadorULA|u3~0_combout  = (\mux2_3|out[21]~10_combout  & ((\ula|ula[20].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~10_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[21]~10_combout  & 
// (\ula|ula[20].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~10_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~10_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[21]~10_combout ),
	.datad(\ula|ula[20].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[21].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[21].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[21].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \ula|ula[22].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[22].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[31]~9_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[21].ula|somadorULA|u3~0_combout  $ (\mux2_3|out[22]~9_combout )))

	.dataa(\mux4_1|muxDois|out[31]~9_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[21].ula|somadorULA|u3~0_combout ),
	.datad(\mux2_3|out[22]~9_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[22].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneive_lcell_comb \ula|ula[22].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[22].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[22].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[22].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[22].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ula|ula[22].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[22].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8CDC;
defparam \ula|ula[22].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N3
dffeas \RegULA|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[23].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[23] .is_wysiwyg = "true";
defparam \RegULA|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N14
cycloneive_lcell_comb \PC|out[23]~21 (
// Equation(s):
// \PC|out[23]~21_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [23])) # (!\PCSrc[0]~input_o  & ((\ula|ula[23].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [23]),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\ula|ula[23].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[23]~21 .lut_mask = 16'hBB88;
defparam \PC|out[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N15
dffeas \PC|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[23]~21_combout ),
	.asdata(\RegInstr|out [21]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[23] .is_wysiwyg = "true";
defparam \PC|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \RegData|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[23]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[23] .is_wysiwyg = "true";
defparam \RegData|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \mux2_2|out[23]~23 (
// Equation(s):
// \mux2_2|out[23]~23_combout  = (\MemtoReg~input_o  & ((\RegData|out [23]))) # (!\MemtoReg~input_o  & (\RegULA|out [23]))

	.dataa(gnd),
	.datab(\RegULA|out [23]),
	.datac(\RegData|out [23]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[23]~23 .lut_mask = 16'hF0CC;
defparam \mux2_2|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \bancoRegistradores|registrador[13].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \bancoRegistradores|registrador[15].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \bancoRegistradores|registrador[12].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \bancoRegistradores|registrador[14].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~185 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [23]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [23]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[14].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~185 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~186 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~186_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout  & ((\bancoRegistradores|registrador[15].registrador|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout  & (\bancoRegistradores|registrador[13].registrador|out [23])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[13].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [23]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~185_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~186 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \bancoRegistradores|registrador[9].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \bancoRegistradores|registrador[8].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~178 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [23])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [23])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~178 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \bancoRegistradores|registrador[10].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \bancoRegistradores|registrador[11].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~179 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~179_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout  & ((\bancoRegistradores|registrador[11].registrador|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout  & (\bancoRegistradores|registrador[10].registrador|out [23])))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~178_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~179 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \bancoRegistradores|registrador[4].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \bancoRegistradores|registrador[6].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~180 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [23]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[4].registrador|out [23]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~180 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \bancoRegistradores|registrador[5].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \bancoRegistradores|registrador[7].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~181 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~181_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout  & (((\bancoRegistradores|registrador[7].registrador|out [23]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout  & (\bancoRegistradores|registrador[5].registrador|out [23] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~180_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [23]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~181 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \bancoRegistradores|registrador[1].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \bancoRegistradores|registrador[0].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~182 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [23]) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|registrador[0].registrador|out [23] 
// & !\RegInstr|out [22]))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[1].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [23]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~182 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \bancoRegistradores|registrador[3].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \bancoRegistradores|registrador[2].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~183 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~183_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout  & (((\bancoRegistradores|registrador[3].registrador|out [23])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout  & (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~182_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~183 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~184 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~181_combout ) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~183_combout  & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~181_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~183_combout ),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~184 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~187 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~187_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~186_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~179_combout ))))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~186_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~179_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~184_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~187 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \bancoRegistradores|registrador[24].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \bancoRegistradores|registrador[16].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~172 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [23])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [23])))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [23]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [23]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~172 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \bancoRegistradores|registrador[28].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \bancoRegistradores|registrador[20].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~173 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~173_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout  & (((\bancoRegistradores|registrador[28].registrador|out [23])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout  & (\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~172_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~173 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \bancoRegistradores|registrador[25].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \bancoRegistradores|registrador[29].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \bancoRegistradores|registrador[17].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \bancoRegistradores|registrador[21].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~170 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [23]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~170 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~171 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~171_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout  & ((\bancoRegistradores|registrador[29].registrador|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout  & (\bancoRegistradores|registrador[25].registrador|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout ))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [23]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~170_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~171 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~174 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~171_combout )))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~173_combout )))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~173_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~171_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~174 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \bancoRegistradores|registrador[18].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \bancoRegistradores|registrador[26].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~168 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[26].registrador|out [23]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[18].registrador|out [23]))))

	.dataa(\bancoRegistradores|registrador[18].registrador|out [23]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [23]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~168 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \bancoRegistradores|registrador[30].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \bancoRegistradores|registrador[22].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~169 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~169_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout  & ((\bancoRegistradores|registrador[30].registrador|out [23]) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout  & (((\bancoRegistradores|registrador[22].registrador|out [23] & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~168_combout ),
	.datab(\bancoRegistradores|registrador[30].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [23]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~169 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \bancoRegistradores|registrador[19].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \bancoRegistradores|registrador[23].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~175 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [23]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~175 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \bancoRegistradores|registrador[31].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \bancoRegistradores|registrador[27].registrador|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[23]~23_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[23] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~176 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~176_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout  & (((\bancoRegistradores|registrador[31].registrador|out [23])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~175_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~176 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~177 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~177_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~176_combout )) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout  & (\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~169_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~174_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~169_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~176_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~177 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[23]~188 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[23]~188_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[23]~177_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[23]~187_combout ))

	.dataa(gnd),
	.datab(\RegInstr|out [25]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~187_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~177_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~188 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \RegA|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[23]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[23] .is_wysiwyg = "true";
defparam \RegA|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \mux2_3|out[23]~8 (
// Equation(s):
// \mux2_3|out[23]~8_combout  = (\ALUSrcA~input_o  & ((\RegA|out [23]))) # (!\ALUSrcA~input_o  & (\PC|out [23]))

	.dataa(gnd),
	.datab(\PC|out [23]),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [23]),
	.cin(gnd),
	.combout(\mux2_3|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[23]~8 .lut_mask = 16'hFC0C;
defparam \mux2_3|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~487 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[20].registrador|out [23]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[16].registrador|out [23] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [23]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~487 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~488 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~488_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout  & ((\bancoRegistradores|registrador[28].registrador|out [23]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout  & (\bancoRegistradores|registrador[24].registrador|out [23])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~487_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~488_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~488 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~485 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [23]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out 
// [23] & !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [23]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~485 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~486 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~486_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout  & ((\bancoRegistradores|registrador[30].registrador|out [23]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout  & (\bancoRegistradores|registrador[26].registrador|out [23])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~485_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~486_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~486 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~489 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~486_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~488_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~488_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~486_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~489 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~483 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [23]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [23] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [23]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [23]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~483 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~484 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~484_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout  & (\bancoRegistradores|registrador[29].registrador|out [23])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout  & ((\bancoRegistradores|registrador[21].registrador|out [23]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~483_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~484_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~484 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~490 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[27].registrador|out [23]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[19].registrador|out [23] 
// & ((!\RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [23]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [23]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~490 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~491 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~491_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout  & (\bancoRegistradores|registrador[31].registrador|out [23])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout  & ((\bancoRegistradores|registrador[23].registrador|out [23]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~490_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~491_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~491 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~492 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~492_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~491_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~484_combout )))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~489_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~484_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~491_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~492_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~492 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~500 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[13].registrador|out [23]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[12].registrador|out [23] 
// & ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [23]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~500 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~501 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~501_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout  & (\bancoRegistradores|registrador[15].registrador|out [23])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout  & ((\bancoRegistradores|registrador[14].registrador|out [23]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [23]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~500_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~501_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~501 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~495 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [23])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [23])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [23]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~495 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~496 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~496_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout  & ((\bancoRegistradores|registrador[11].registrador|out [23]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout  & (\bancoRegistradores|registrador[9].registrador|out [23])))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout ))))

	.dataa(\bancoRegistradores|registrador[9].registrador|out [23]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~495_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~496_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~496 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~497 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [23]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [23] & 
// ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [23]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~497 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~498 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~498_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout  & (\bancoRegistradores|registrador[3].registrador|out [23])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout  & ((\bancoRegistradores|registrador[1].registrador|out [23]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[3].registrador|out [23]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~497_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~498_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~498 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~499 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~496_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~498_combout )))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~496_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~498_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~499 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~493 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[5].registrador|out [23])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [23]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [23]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~493 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~494 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~494_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout  & (\bancoRegistradores|registrador[7].registrador|out [23])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout  & ((\bancoRegistradores|registrador[6].registrador|out [23]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout ))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [23]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [23]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~493_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~494_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~494 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~502 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~502_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~501_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~494_combout  & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~501_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~499_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~494_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~502_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~502 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[23]~503 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[23]~503_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[23]~492_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[23]~502_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~492_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~502_combout ),
	.datac(\RegInstr|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~503_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~503 .lut_mask = 16'hACAC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[23]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \RegB|out[23] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[23]~503_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[23] .is_wysiwyg = "true";
defparam \RegB|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N4
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~8 (
// Equation(s):
// \mux4_1|muxDois|out[31]~8_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [23]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [23]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~8 .lut_mask = 16'hB1A0;
defparam \mux4_1|muxDois|out[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneive_lcell_comb \ula|ula[23].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[23].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[23]~8_combout  & (!\mux4_1|muxDois|out[31]~8_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux2_3|out[23]~8_combout  & 
// (\mux4_1|muxDois|out[31]~8_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux2_3|out[23]~8_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[31]~8_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|muxULA|muxDois|out~0 .lut_mask = 16'h3748;
defparam \ula|ula[23].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N8
cycloneive_lcell_comb \ula|ula[23].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[23].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[23].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux4_1|muxDois|out[31]~8_combout  & ((\mux2_3|out[23]~8_combout ) # 
// (\ula|ula[23].ula|muxULA|muxDois|out~0_combout ))) # (!\mux4_1|muxDois|out[31]~8_combout  & (\mux2_3|out[23]~8_combout  & \ula|ula[23].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~8_combout ),
	.datac(\mux2_3|out[23]~8_combout ),
	.datad(\ula|ula[23].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE40;
defparam \ula|ula[23].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneive_lcell_comb \ula|ula[23].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[23].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~8_combout )) # (!\mux2_3|out[23]~8_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[23].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[23]~8_combout ),
	.datab(\ula|ula[23].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux4_1|muxDois|out[31]~8_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5FCC;
defparam \ula|ula[23].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \ula|ula[22].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[22].ula|somadorULA|u3~0_combout  = (\mux2_3|out[22]~9_combout  & ((\ula|ula[21].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~9_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[22]~9_combout  & 
// (\ula|ula[21].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~9_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~9_combout ),
	.datab(\mux2_3|out[22]~9_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[21].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[22].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[22].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[22].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N12
cycloneive_lcell_comb \ula|ula[23].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[23].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[31]~8_combout  $ (\mux2_3|out[23]~8_combout  $ (\ula|ula[22].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~8_combout ),
	.datac(\mux2_3|out[23]~8_combout ),
	.datad(\ula|ula[22].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[23].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N2
cycloneive_lcell_comb \ula|ula[23].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[23].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[23].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[23].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[23].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[0]~input_o ),
	.datab(\ula|ula[23].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[23].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8CDC;
defparam \ula|ula[23].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N6
cycloneive_lcell_comb \andPC~8 (
// Equation(s):
// \andPC~8_combout  = (!\ula|ula[21].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[20].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[22].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[23].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\ula|ula[21].ula|muxULA|muxDois|out~3_combout ),
	.datab(\ula|ula[20].ula|muxULA|muxDois|out~3_combout ),
	.datac(\ula|ula[22].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[23].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~8_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~8 .lut_mask = 16'h0001;
defparam \andPC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \andPC~9 (
// Equation(s):
// \andPC~9_combout  = (\andPC~6_combout  & (\andPC~7_combout  & (!\ula|ula0|muxULA|muxZero|muxDois|out~7_combout  & \andPC~8_combout )))

	.dataa(\andPC~6_combout ),
	.datab(\andPC~7_combout ),
	.datac(\ula|ula0|muxULA|muxZero|muxDois|out~7_combout ),
	.datad(\andPC~8_combout ),
	.cin(gnd),
	.combout(\andPC~9_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~9 .lut_mask = 16'h0800;
defparam \andPC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \RD[26]~input (
	.i(RD[26]),
	.ibar(gnd),
	.o(\RD[26]~input_o ));
// synopsys translate_off
defparam \RD[26]~input .bus_hold = "false";
defparam \RD[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \RegData|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[26]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[26] .is_wysiwyg = "true";
defparam \RegData|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \RegULA|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[26].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[26] .is_wysiwyg = "true";
defparam \RegULA|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \mux2_2|out[26]~26 (
// Equation(s):
// \mux2_2|out[26]~26_combout  = (\MemtoReg~input_o  & (\RegData|out [26])) # (!\MemtoReg~input_o  & ((\RegULA|out [26])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [26]),
	.datad(\RegULA|out [26]),
	.cin(gnd),
	.combout(\mux2_2|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[26]~26 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \bancoRegistradores|registrador[25].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \bancoRegistradores|registrador[21].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \bancoRegistradores|registrador[17].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~548 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [26]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[17].registrador|out 
// [26] & !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [26]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~548 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \bancoRegistradores|registrador[29].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~549 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~549_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout  & (((\bancoRegistradores|registrador[29].registrador|out [26]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout  & (\bancoRegistradores|registrador[25].registrador|out [26] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [26]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~548_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [26]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~549_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~549 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \bancoRegistradores|registrador[16].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \bancoRegistradores|registrador[24].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~550 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[24].registrador|out [26]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [26] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [26]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~550 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \bancoRegistradores|registrador[20].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \bancoRegistradores|registrador[28].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~551 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~551_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout  & ((\bancoRegistradores|registrador[28].registrador|out [26]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout  & (\bancoRegistradores|registrador[20].registrador|out [26])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~550_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~551_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~551 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~552 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~549_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~551_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~549_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~551_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~552 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \bancoRegistradores|registrador[31].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \bancoRegistradores|registrador[27].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \bancoRegistradores|registrador[19].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \bancoRegistradores|registrador[23].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~553 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [26]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [26] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [26]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~553 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~554 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~554_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout  & (\bancoRegistradores|registrador[31].registrador|out [26])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout  & ((\bancoRegistradores|registrador[27].registrador|out [26]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [26]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~553_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~554_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~554 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \bancoRegistradores|registrador[30].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \bancoRegistradores|registrador[18].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~546 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [26]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [26] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [26]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~546 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \bancoRegistradores|registrador[22].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~547 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~547_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout  & ((\bancoRegistradores|registrador[30].registrador|out [26]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout  & (((\bancoRegistradores|registrador[22].registrador|out [26] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [26]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~546_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [26]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~547_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~547 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~555 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~555_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~554_combout ) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~547_combout  & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~552_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~554_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~547_combout ),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~555_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~555 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \bancoRegistradores|registrador[3].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \bancoRegistradores|registrador[2].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \bancoRegistradores|registrador[1].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \bancoRegistradores|registrador[0].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~560 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [26])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [26])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~560 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~561 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~561_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout  & (\bancoRegistradores|registrador[3].registrador|out [26])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout  & ((\bancoRegistradores|registrador[2].registrador|out [26]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[3].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [26]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~560_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~561_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~561 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N21
dffeas \bancoRegistradores|registrador[6].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N19
dffeas \bancoRegistradores|registrador[4].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~558 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [26])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [26])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [26]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~558 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \bancoRegistradores|registrador[5].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~559 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~559_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout  & (\bancoRegistradores|registrador[7].registrador|out [26])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout  & ((\bancoRegistradores|registrador[5].registrador|out [26]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~558_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~559_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~559 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~562 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19]) # (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~559_combout )))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~561_combout  & (!\RegInstr|out [19])))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~561_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~559_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~562 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \bancoRegistradores|registrador[11].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \bancoRegistradores|registrador[10].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \bancoRegistradores|registrador[9].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \bancoRegistradores|registrador[8].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~556 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [26])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [26]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~556 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~557 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~557_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout  & (\bancoRegistradores|registrador[11].registrador|out [26])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout  & ((\bancoRegistradores|registrador[10].registrador|out [26]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [26]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~556_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~557_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~557 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \bancoRegistradores|registrador[15].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \bancoRegistradores|registrador[13].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \bancoRegistradores|registrador[14].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \bancoRegistradores|registrador[12].registrador|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[26]~26_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[26] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~563 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[14].registrador|out [26])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [26]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~563 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~564 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~564_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout  & (\bancoRegistradores|registrador[15].registrador|out [26])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout  & ((\bancoRegistradores|registrador[13].registrador|out [26]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [26]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~563_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~564_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~564 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~565 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~565_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~564_combout ) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~557_combout  & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~562_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~557_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~564_combout ),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~565_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~565 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[26]~566 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[26]~566_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[26]~555_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[26]~565_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~555_combout ),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~565_combout ),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~566_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~566 .lut_mask = 16'hAAF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[26]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \RegB|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[26]~566_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[26] .is_wysiwyg = "true";
defparam \RegB|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~5 (
// Equation(s):
// \mux4_1|muxDois|out[31]~5_combout  = (\ALUSrcB[1]~input_o  & (\RegInstr|out [15])) # (!\ALUSrcB[1]~input_o  & (((\RegB|out [26] & !\ALUSrcB[0]~input_o ))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\RegInstr|out [15]),
	.datac(\RegB|out [26]),
	.datad(\ALUSrcB[0]~input_o ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~5 .lut_mask = 16'h88D8;
defparam \mux4_1|muxDois|out[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~109 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[20].registrador|out [26])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [26])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~109 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~110 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~110_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout  & ((\bancoRegistradores|registrador[28].registrador|out [26]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout  & (\bancoRegistradores|registrador[24].registrador|out [26])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout ))))

	.dataa(\bancoRegistradores|registrador[24].registrador|out [26]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~109_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~110 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~107 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [26]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[18].registrador|out 
// [26] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[22].registrador|out [26]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [26]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~107 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~108 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~108_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout  & ((\bancoRegistradores|registrador[30].registrador|out [26]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout  & (\bancoRegistradores|registrador[26].registrador|out [26])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[26].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~107_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~108 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~111 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~108_combout )))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~110_combout )))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~110_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~108_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~111 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~112 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [26]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [26]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~112 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~113 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~113_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout  & ((\bancoRegistradores|registrador[31].registrador|out [26]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout  & (\bancoRegistradores|registrador[23].registrador|out [26])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~112_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~113 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~105 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout  = (\RegInstr|out [24] & (((\bancoRegistradores|registrador[25].registrador|out [26]) # (\RegInstr|out [23])))) # (!\RegInstr|out [24] & (\bancoRegistradores|registrador[17].registrador|out [26] 
// & ((!\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[17].registrador|out [26]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [26]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~105 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~106 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~106_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout  & (\bancoRegistradores|registrador[29].registrador|out [26])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout  & ((\bancoRegistradores|registrador[21].registrador|out [26]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout ))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [26]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~105_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~106 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~114 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~114_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~113_combout ) # ((!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~106_combout  & \RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~111_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~113_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~106_combout ),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~114 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~122 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[13].registrador|out [26])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[12].registrador|out [26])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~122 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~123 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~123_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout  & ((\bancoRegistradores|registrador[15].registrador|out [26]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout  & (\bancoRegistradores|registrador[14].registrador|out [26])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[14].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~122_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~123 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~115 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [26])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [26])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~115 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~116 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~116_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout  & ((\bancoRegistradores|registrador[7].registrador|out [26]) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout  & (((\bancoRegistradores|registrador[6].registrador|out [26] & \RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [26]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~115_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [26]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~116 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~119 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout  = (\RegInstr|out [21] & (\RegInstr|out [22])) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [26]))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [26]))))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~119 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~120 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~120_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout  & ((\bancoRegistradores|registrador[3].registrador|out [26]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout  & (\bancoRegistradores|registrador[1].registrador|out [26])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout ))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [26]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [26]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~119_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~120 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~117 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [26]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [26] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [26]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [26]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~117 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~118 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~118_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout  & (((\bancoRegistradores|registrador[11].registrador|out [26])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [26]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~117_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [26]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [26]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~118 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~121 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~118_combout )))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~120_combout )))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~120_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~118_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~121 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~124 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~124_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~123_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~116_combout ))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~123_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~116_combout ),
	.datac(\RegInstr|out [23]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~121_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~124 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[26]~125 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[26]~125_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[26]~114_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[26]~124_combout )))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~114_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~124_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~125 .lut_mask = 16'hCFC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \RegA|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[26]~125_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[26] .is_wysiwyg = "true";
defparam \RegA|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \PC|out[26]~24 (
// Equation(s):
// \PC|out[26]~24_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [26]))) # (!\PCSrc[0]~input_o  & (\ula|ula[26].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\ula|ula[26].ula|muxULA|muxDois|out~3_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [26]),
	.cin(gnd),
	.combout(\PC|out[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[26]~24 .lut_mask = 16'hEE22;
defparam \PC|out[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \PC|out[26] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[26]~24_combout ),
	.asdata(\RegInstr|out [24]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[26] .is_wysiwyg = "true";
defparam \PC|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \mux2_3|out[26]~5 (
// Equation(s):
// \mux2_3|out[26]~5_combout  = (\ALUSrcA~input_o  & (\RegA|out [26])) # (!\ALUSrcA~input_o  & ((\PC|out [26])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [26]),
	.datad(\PC|out [26]),
	.cin(gnd),
	.combout(\mux2_3|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[26]~5 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \ula|ula[26].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[26].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[26]~5_combout  & (!\mux4_1|muxDois|out[31]~5_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux2_3|out[26]~5_combout  & 
// (\mux4_1|muxDois|out[31]~5_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux2_3|out[26]~5_combout ),
	.datab(\mux4_1|muxDois|out[31]~5_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|muxULA|muxDois|out~0 .lut_mask = 16'h1F60;
defparam \ula|ula[26].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \ula|ula[26].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[26].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[26].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux4_1|muxDois|out[31]~5_combout  & ((\mux2_3|out[26]~5_combout ) # 
// (\ula|ula[26].ula|muxULA|muxDois|out~0_combout ))) # (!\mux4_1|muxDois|out[31]~5_combout  & (\mux2_3|out[26]~5_combout  & \ula|ula[26].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~5_combout ),
	.datac(\mux2_3|out[26]~5_combout ),
	.datad(\ula|ula[26].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE40;
defparam \ula|ula[26].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \ula|ula[26].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[26].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[26]~5_combout )) # (!\mux4_1|muxDois|out[31]~5_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[26].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[31]~5_combout ),
	.datac(\mux2_3|out[26]~5_combout ),
	.datad(\ula|ula[26].ula|muxULA|muxDois|out~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|muxULA|muxDois|out~2 .lut_mask = 16'h7F2A;
defparam \ula|ula[26].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \RegData|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[25]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[25] .is_wysiwyg = "true";
defparam \RegData|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \bancoRegistradores|registrador[29].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \bancoRegistradores|registrador[21].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \bancoRegistradores|registrador[25].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \bancoRegistradores|registrador[17].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~525 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[25].registrador|out [25])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [25]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~525 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~526 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~526_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout  & (\bancoRegistradores|registrador[29].registrador|out [25])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout  & ((\bancoRegistradores|registrador[21].registrador|out [25]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [25]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~525_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~526_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~526 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \bancoRegistradores|registrador[16].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \bancoRegistradores|registrador[20].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~529 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[20].registrador|out [25]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[16].registrador|out [25] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [25]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~529 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \bancoRegistradores|registrador[24].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \bancoRegistradores|registrador[28].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~530 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~530_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout  & ((\bancoRegistradores|registrador[28].registrador|out [25]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout  & (\bancoRegistradores|registrador[24].registrador|out [25])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~529_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~530_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~530 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \bancoRegistradores|registrador[22].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \bancoRegistradores|registrador[18].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~527 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [25]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out 
// [25] & !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [25]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~527 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \bancoRegistradores|registrador[26].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~528 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~528_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout  & (((\bancoRegistradores|registrador[30].registrador|out [25])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout  & (\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [25]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~527_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~528_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~528 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~531 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~528_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~530_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~530_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~528_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~531 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \bancoRegistradores|registrador[31].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \bancoRegistradores|registrador[23].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \bancoRegistradores|registrador[19].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \bancoRegistradores|registrador[27].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~532 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[27].registrador|out [25]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[19].registrador|out [25]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [25]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~532 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~533 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~533_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout  & (\bancoRegistradores|registrador[31].registrador|out [25])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout  & ((\bancoRegistradores|registrador[23].registrador|out [25]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [25]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~532_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~533_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~533 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~534 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~534_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~533_combout ) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~526_combout  & (\RegInstr|out [16])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~526_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~531_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~533_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~534_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~534 .lut_mask = 16'hEC2C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \bancoRegistradores|registrador[0].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \bancoRegistradores|registrador[2].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~539 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [25]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [25] & 
// ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [25]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~539 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \bancoRegistradores|registrador[1].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \bancoRegistradores|registrador[3].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~540 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~540_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout  & ((\bancoRegistradores|registrador[3].registrador|out [25]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout  & (\bancoRegistradores|registrador[1].registrador|out [25])))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~539_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~540 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \bancoRegistradores|registrador[10].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \bancoRegistradores|registrador[8].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~537 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [25])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [25])))))

	.dataa(\bancoRegistradores|registrador[10].registrador|out [25]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [25]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~537 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \bancoRegistradores|registrador[9].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \bancoRegistradores|registrador[11].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~538 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~538_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout  & (((\bancoRegistradores|registrador[11].registrador|out [25]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout  & (\bancoRegistradores|registrador[9].registrador|out [25] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~537_combout ),
	.datab(\bancoRegistradores|registrador[9].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [25]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~538_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~538 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~541 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18]) # (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~538_combout )))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~540_combout  & (!\RegInstr|out [18])))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~540_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~538_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~541 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \bancoRegistradores|registrador[15].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \bancoRegistradores|registrador[14].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \bancoRegistradores|registrador[12].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \bancoRegistradores|registrador[13].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~542 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[13].registrador|out [25]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[12].registrador|out [25] 
// & ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [25]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [25]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~542 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~543 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~543_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout  & (\bancoRegistradores|registrador[15].registrador|out [25])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout  & ((\bancoRegistradores|registrador[14].registrador|out [25]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [25]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~542_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~543 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \bancoRegistradores|registrador[7].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \bancoRegistradores|registrador[4].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \bancoRegistradores|registrador[5].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~535 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [25]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[4].registrador|out [25]))))

	.dataa(\bancoRegistradores|registrador[4].registrador|out [25]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [25]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~535 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \bancoRegistradores|registrador[6].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~536 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~536_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout  & ((\bancoRegistradores|registrador[7].registrador|out [25]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout  & (((\bancoRegistradores|registrador[6].registrador|out [25] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [25]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~535_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [25]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~536_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~536 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~544 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~544_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~543_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~536_combout  & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~541_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~543_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~536_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~544 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[25]~545 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[25]~545_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[25]~534_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[25]~544_combout )))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~534_combout ),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~544_combout ),
	.datad(\RegInstr|out [20]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~545 .lut_mask = 16'hAAF0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \RegB|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[25]~545_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[25] .is_wysiwyg = "true";
defparam \RegB|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~6 (
// Equation(s):
// \mux4_1|muxDois|out[31]~6_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [25]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\RegInstr|out [15]),
	.datac(\ALUSrcB[1]~input_o ),
	.datad(\RegB|out [25]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~6 .lut_mask = 16'hC5C0;
defparam \mux4_1|muxDois|out[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \ula|ula[25].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[25].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (((!\mux4_1|muxDois|out[31]~6_combout  & !\mux2_3|out[25]~6_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout ))) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\mux4_1|muxDois|out[31]~6_combout  $ (\mux2_3|out[25]~6_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~6_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux2_3|out[25]~6_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|muxULA|muxDois|out~0 .lut_mask = 16'h1C6C;
defparam \ula|ula[25].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \ula|ula[25].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[25].ula|muxULA|muxDois|out~1_combout  = (\ula|addSubSignal~0_combout  & (((\ula|ula[25].ula|muxULA|muxDois|out~0_combout )))) # (!\ula|addSubSignal~0_combout  & ((\mux2_3|out[25]~6_combout  & ((\ula|ula[25].ula|muxULA|muxDois|out~0_combout ) # 
// (\mux4_1|muxDois|out[31]~6_combout ))) # (!\mux2_3|out[25]~6_combout  & (\ula|ula[25].ula|muxULA|muxDois|out~0_combout  & \mux4_1|muxDois|out[31]~6_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[25]~6_combout ),
	.datac(\ula|ula[25].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~6_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|muxULA|muxDois|out~1 .lut_mask = 16'hF4E0;
defparam \ula|ula[25].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \ula|ula[25].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[25].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~6_combout )) # (!\mux2_3|out[25]~6_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[25].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[25]~6_combout ),
	.datab(\ula|ula[25].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\mux4_1|muxDois|out[31]~6_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5CFC;
defparam \ula|ula[25].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \RegData|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[24]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[24] .is_wysiwyg = "true";
defparam \RegData|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \bancoRegistradores|registrador[29].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \bancoRegistradores|registrador[25].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \bancoRegistradores|registrador[17].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~147 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [24])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [24])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~147 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~148 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~148_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout  & (\bancoRegistradores|registrador[29].registrador|out [24])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout  & ((\bancoRegistradores|registrador[21].registrador|out [24]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~147_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~148 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \bancoRegistradores|registrador[18].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \bancoRegistradores|registrador[22].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~149 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [24]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[18].registrador|out [24]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~149 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \bancoRegistradores|registrador[26].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \bancoRegistradores|registrador[30].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~150 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~150_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout  & (((\bancoRegistradores|registrador[30].registrador|out [24]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout  & (\bancoRegistradores|registrador[26].registrador|out [24] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~149_combout ),
	.datab(\bancoRegistradores|registrador[26].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [24]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~150 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \bancoRegistradores|registrador[16].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~151 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[20].registrador|out [24])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [24])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~151 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \bancoRegistradores|registrador[28].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \bancoRegistradores|registrador[24].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~152 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~152_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout  & (((\bancoRegistradores|registrador[28].registrador|out [24])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~151_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~152 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~153 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~150_combout )) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~152_combout )))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~150_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~152_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~153 .lut_mask = 16'hE3E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \bancoRegistradores|registrador[19].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \bancoRegistradores|registrador[27].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~154 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[27].registrador|out [24])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [24])))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~154 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \bancoRegistradores|registrador[31].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \bancoRegistradores|registrador[23].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~155 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~155_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout  & (\bancoRegistradores|registrador[31].registrador|out [24])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout  & ((\bancoRegistradores|registrador[23].registrador|out [24]))))) # (!\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout ))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~154_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~155 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~156 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~156_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~155_combout ) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~148_combout  & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~148_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~153_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~155_combout ),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~156 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \bancoRegistradores|registrador[14].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N31
dffeas \bancoRegistradores|registrador[15].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \bancoRegistradores|registrador[13].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \bancoRegistradores|registrador[12].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~164 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [24]) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|registrador[12].registrador|out 
// [24] & !\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [24]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [24]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~164 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~165 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~165_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout  & ((\bancoRegistradores|registrador[15].registrador|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout  & (\bancoRegistradores|registrador[14].registrador|out [24])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[14].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~164_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~165 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \bancoRegistradores|registrador[5].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \bancoRegistradores|registrador[4].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~157 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [24])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [24])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~157 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \bancoRegistradores|registrador[6].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \bancoRegistradores|registrador[7].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~158 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~158_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout  & (((\bancoRegistradores|registrador[7].registrador|out [24])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [24])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~157_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~158 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \bancoRegistradores|registrador[9].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \bancoRegistradores|registrador[11].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \bancoRegistradores|registrador[10].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \bancoRegistradores|registrador[8].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~159 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [24])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[8].registrador|out [24])))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [24]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~159 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~160 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~160_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout  & ((\bancoRegistradores|registrador[11].registrador|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout  & (\bancoRegistradores|registrador[9].registrador|out [24])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~159_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~160 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \bancoRegistradores|registrador[1].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \bancoRegistradores|registrador[3].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \bancoRegistradores|registrador[2].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \bancoRegistradores|registrador[0].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~161 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [24]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [24] 
// & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [24]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [24]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~161 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~162 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~162_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout  & ((\bancoRegistradores|registrador[3].registrador|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout  & (\bancoRegistradores|registrador[1].registrador|out [24])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[1].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~161_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~162 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~163 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~160_combout )) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~162_combout )))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~160_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~162_combout ),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~163 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~166 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~166_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~165_combout ) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~158_combout  & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~165_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~158_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~163_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~166 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[24]~167 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[24]~167_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[24]~156_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[24]~166_combout )))

	.dataa(\RegInstr|out [25]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~156_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~166_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~167 .lut_mask = 16'hDD88;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \RegA|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[24]~167_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[24] .is_wysiwyg = "true";
defparam \RegA|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \PC|out[24]~22 (
// Equation(s):
// \PC|out[24]~22_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [24])) # (!\PCSrc[0]~input_o  & ((\ula|ula[24].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [24]),
	.datab(\ula|ula[24].ula|muxULA|muxDois|out~3_combout ),
	.datac(gnd),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\PC|out[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[24]~22 .lut_mask = 16'hAACC;
defparam \PC|out[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \PC|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[24]~22_combout ),
	.asdata(\RegInstr|out [22]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[24] .is_wysiwyg = "true";
defparam \PC|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \mux2_3|out[24]~7 (
// Equation(s):
// \mux2_3|out[24]~7_combout  = (\ALUSrcA~input_o  & (\RegA|out [24])) # (!\ALUSrcA~input_o  & ((\PC|out [24])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [24]),
	.datad(\PC|out [24]),
	.cin(gnd),
	.combout(\mux2_3|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[24]~7 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneive_lcell_comb \ula|ula[24].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[24].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[24]~7_combout  & (!\mux4_1|muxDois|out[31]~7_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux2_3|out[24]~7_combout  & 
// (\mux4_1|muxDois|out[31]~7_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[24]~7_combout ),
	.datac(\mux4_1|muxDois|out[31]~7_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5728;
defparam \ula|ula[24].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \ula|ula[24].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[24].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[24].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[31]~7_combout ) # ((\ula|addSubSignal~0_combout ) # (\mux2_3|out[24]~7_combout )))) # (!\ula|ula[24].ula|muxULA|muxDois|out~0_combout  
// & (\mux4_1|muxDois|out[31]~7_combout  & (!\ula|addSubSignal~0_combout  & \mux2_3|out[24]~7_combout )))

	.dataa(\ula|ula[24].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~7_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux2_3|out[24]~7_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAEA8;
defparam \ula|ula[24].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneive_lcell_comb \ula|ula[24].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[24].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[24]~7_combout )) # (!\mux4_1|muxDois|out[31]~7_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[24].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux4_1|muxDois|out[31]~7_combout ),
	.datac(\ula|ula[24].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux2_3|out[24]~7_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|muxULA|muxDois|out~2 .lut_mask = 16'h72FA;
defparam \ula|ula[24].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \ula|ula[23].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[23].ula|somadorULA|u3~0_combout  = (\mux2_3|out[23]~8_combout  & ((\ula|ula[22].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~8_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[23]~8_combout  & 
// (\ula|ula[22].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~8_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~8_combout ),
	.datab(\mux2_3|out[23]~8_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[22].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[23].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[23].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[23].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \ula|ula[24].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[24].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[31]~7_combout  $ (\mux2_3|out[24]~7_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[23].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[31]~7_combout ),
	.datab(\mux2_3|out[24]~7_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[23].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[24].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \ula|ula[24].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[24].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[24].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[24].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[24].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[24].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[24].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[24].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \RegULA|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[24].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[24] .is_wysiwyg = "true";
defparam \RegULA|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \mux2_2|out[24]~24 (
// Equation(s):
// \mux2_2|out[24]~24_combout  = (\MemtoReg~input_o  & (\RegData|out [24])) # (!\MemtoReg~input_o  & ((\RegULA|out [24])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [24]),
	.datad(\RegULA|out [24]),
	.cin(gnd),
	.combout(\mux2_2|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[24]~24 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \bancoRegistradores|registrador[21].registrador|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[24]~24_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[24] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~506 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|registrador[21].registrador|out [24])) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [24])))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [24]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~506 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~507 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~507_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout  & (((\bancoRegistradores|registrador[29].registrador|out [24]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout  & (\bancoRegistradores|registrador[25].registrador|out [24] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~506_combout ),
	.datab(\bancoRegistradores|registrador[25].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [24]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~507_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~507 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~508 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[24].registrador|out [24]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [24]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [24]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [24]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~508 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~509 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~509_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout  & (\bancoRegistradores|registrador[28].registrador|out [24])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout  & ((\bancoRegistradores|registrador[20].registrador|out [24]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout ))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [24]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [24]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~508_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~509_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~509 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~510 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~507_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~509_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~507_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~509_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~510 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~504 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [24]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [24] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [24]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~504 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~505 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~505_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout  & ((\bancoRegistradores|registrador[30].registrador|out [24]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout  & (((\bancoRegistradores|registrador[22].registrador|out [24] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~504_combout ),
	.datab(\bancoRegistradores|registrador[30].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [24]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~505_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~505 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~511 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout  = (\RegInstr|out [18] & ((\RegInstr|out [19]) # ((\bancoRegistradores|registrador[23].registrador|out [24])))) # (!\RegInstr|out [18] & (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[19].registrador|out [24]))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~511 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~512 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~512_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout  & (((\bancoRegistradores|registrador[31].registrador|out [24])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout  & (\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [24])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~511_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~512_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~512 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~513 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~513_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~512_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~505_combout )))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~510_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~505_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~512_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~513_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~513 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~521 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[14].registrador|out [24]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[12].registrador|out [24] 
// & ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [24]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~521 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~522 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~522_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout  & (\bancoRegistradores|registrador[15].registrador|out [24])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout  & ((\bancoRegistradores|registrador[13].registrador|out [24]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [24]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [24]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~521_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~522 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~518 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [24]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [24] & 
// ((!\RegInstr|out [17]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [24]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~518 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~519 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~519_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout  & (\bancoRegistradores|registrador[3].registrador|out [24])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout  & ((\bancoRegistradores|registrador[2].registrador|out [24]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[3].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [24]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~518_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~519 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~516 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [24]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[4].registrador|out [24]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[6].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~516 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~517 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~517_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout  & (\bancoRegistradores|registrador[7].registrador|out [24])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout  & ((\bancoRegistradores|registrador[5].registrador|out [24]))))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~516_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~517_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~517 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~520 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~517_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~519_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~519_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~517_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~520 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~514 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [24])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [24]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [24]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~514 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~515 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~515_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout  & ((\bancoRegistradores|registrador[11].registrador|out [24]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout  & (((\bancoRegistradores|registrador[10].registrador|out [24] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~514_combout ),
	.datab(\bancoRegistradores|registrador[11].registrador|out [24]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [24]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~515_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~515 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~523 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~523_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~522_combout ) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~515_combout  & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~522_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~520_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~515_combout ),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~523 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[24]~524 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[24]~524_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[24]~513_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[24]~523_combout )))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~513_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~523_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~524 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \RegB|out[24] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[24]~524_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[24] .is_wysiwyg = "true";
defparam \RegB|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N14
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~7 (
// Equation(s):
// \mux4_1|muxDois|out[31]~7_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & (\RegB|out [24])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [24]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~7 .lut_mask = 16'hBA10;
defparam \mux4_1|muxDois|out[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \ula|ula[24].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[24].ula|somadorULA|u3~0_combout  = (\mux2_3|out[24]~7_combout  & ((\ula|ula[23].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~7_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[24]~7_combout  & 
// (\ula|ula[23].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~7_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~7_combout ),
	.datab(\mux2_3|out[24]~7_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[23].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[24].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[24].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[24].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \ula|ula[25].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[25].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[31]~6_combout  $ (\ula|addSubSignal~0_combout  $ (\mux2_3|out[25]~6_combout  $ (\ula|ula[24].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[31]~6_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[25]~6_combout ),
	.datad(\ula|ula[24].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[25].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \ula|ula[25].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[25].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[25].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[25].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[25].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[25].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[25].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[25].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \RegULA|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[25].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[25] .is_wysiwyg = "true";
defparam \RegULA|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \mux2_2|out[25]~25 (
// Equation(s):
// \mux2_2|out[25]~25_combout  = (\MemtoReg~input_o  & (\RegData|out [25])) # (!\MemtoReg~input_o  & ((\RegULA|out [25])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [25]),
	.datad(\RegULA|out [25]),
	.cin(gnd),
	.combout(\mux2_2|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[25]~25 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \bancoRegistradores|registrador[30].registrador|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[25]~25_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[25] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~126 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[26].registrador|out [25])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [25]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~126 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~127 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~127_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout  & (\bancoRegistradores|registrador[30].registrador|out [25])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout  & ((\bancoRegistradores|registrador[22].registrador|out [25]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~126_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~127 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~133 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [25]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[19].registrador|out [25]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[23].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~133 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~134 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~134_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout  & ((\bancoRegistradores|registrador[31].registrador|out [25]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout  & (\bancoRegistradores|registrador[27].registrador|out [25])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout ))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [25]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~133_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~134 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~128 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [25]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out 
// [25] & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [25]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [25]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~128 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~129 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~129_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout  & ((\bancoRegistradores|registrador[29].registrador|out [25]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout  & (\bancoRegistradores|registrador[25].registrador|out [25])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~128_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~129 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~130 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [25])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [25])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [25]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~130 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout  & (((\bancoRegistradores|registrador[28].registrador|out [25]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout  & (\bancoRegistradores|registrador[20].registrador|out [25] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~130_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [25]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~132 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~129_combout ) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((!\RegInstr|out [22] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~131_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~129_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~131_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~132 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~135 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~135_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~134_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[25]~127_combout )))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~127_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~134_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~132_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~135 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~136 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [25]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[8].registrador|out [25]))))

	.dataa(\bancoRegistradores|registrador[8].registrador|out [25]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [25]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~136 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~137 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~137_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout  & (\bancoRegistradores|registrador[11].registrador|out [25])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout  & ((\bancoRegistradores|registrador[10].registrador|out [25]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~136_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~137 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~138 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [25]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[4].registrador|out [25] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [25]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [25]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~138 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~139 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~139_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout  & ((\bancoRegistradores|registrador[7].registrador|out [25]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout  & (\bancoRegistradores|registrador[5].registrador|out [25])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [25]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~138_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~139 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~140 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [25])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [25])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~140 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~141 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~141_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout  & ((\bancoRegistradores|registrador[3].registrador|out [25]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout  & (\bancoRegistradores|registrador[2].registrador|out [25])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout ))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [25]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~140_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~141 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~142 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~139_combout ) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~141_combout  & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~139_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~141_combout ),
	.datac(\RegInstr|out [23]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~142 .lut_mask = 16'hF0AC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~143 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[14].registrador|out [25])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[12].registrador|out [25])))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [25]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [25]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~143 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~144 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~144_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout  & (((\bancoRegistradores|registrador[15].registrador|out [25])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [25]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~143_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [25]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [25]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~144 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~145 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~145_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~144_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[25]~137_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~137_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~142_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~144_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~145 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[25]~146 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[25]~146_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[25]~135_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[25]~145_combout )))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~135_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~145_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~146 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \RegA|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[25]~146_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[25] .is_wysiwyg = "true";
defparam \RegA|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \PC|out[25]~23 (
// Equation(s):
// \PC|out[25]~23_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [25])) # (!\PCSrc[0]~input_o  & ((\ula|ula[25].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [25]),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\ula|ula[25].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[25]~23 .lut_mask = 16'hBB88;
defparam \PC|out[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \PC|out[25] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[25]~23_combout ),
	.asdata(\RegInstr|out [23]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[25] .is_wysiwyg = "true";
defparam \PC|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \mux2_3|out[25]~6 (
// Equation(s):
// \mux2_3|out[25]~6_combout  = (\ALUSrcA~input_o  & (\RegA|out [25])) # (!\ALUSrcA~input_o  & ((\PC|out [25])))

	.dataa(\ALUSrcA~input_o ),
	.datab(\RegA|out [25]),
	.datac(gnd),
	.datad(\PC|out [25]),
	.cin(gnd),
	.combout(\mux2_3|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[25]~6 .lut_mask = 16'hDD88;
defparam \mux2_3|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \ula|ula[25].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[25].ula|somadorULA|u3~0_combout  = (\mux2_3|out[25]~6_combout  & ((\ula|ula[24].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~6_combout )))) # (!\mux2_3|out[25]~6_combout  & 
// (\ula|ula[24].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~6_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[25]~6_combout ),
	.datac(\mux4_1|muxDois|out[31]~6_combout ),
	.datad(\ula|ula[24].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[25].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[25].ula|somadorULA|u3~0 .lut_mask = 16'hED84;
defparam \ula|ula[25].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \ula|ula[26].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[26].ula|somadorULA|u2|output_s0~0_combout  = \mux4_1|muxDois|out[31]~5_combout  $ (\mux2_3|out[26]~5_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[25].ula|somadorULA|u3~0_combout )))

	.dataa(\mux4_1|muxDois|out[31]~5_combout ),
	.datab(\mux2_3|out[26]~5_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[25].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[26].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \ula|ula[26].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[26].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[26].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[26].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[26].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[26].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[26].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[26].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \RegULA|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[27].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[27] .is_wysiwyg = "true";
defparam \RegULA|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \PC|out[27]~25 (
// Equation(s):
// \PC|out[27]~25_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [27])) # (!\PCSrc[0]~input_o  & ((\ula|ula[27].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [27]),
	.datab(\PCSrc[0]~input_o ),
	.datac(gnd),
	.datad(\ula|ula[27].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\PC|out[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[27]~25 .lut_mask = 16'hBB88;
defparam \PC|out[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \PC|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\PC|out[27]~25_combout ),
	.asdata(\RegInstr|out [25]),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PC|out[11]~26_combout ),
	.sload(\PCSrc[1]~input_o ),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[27] .is_wysiwyg = "true";
defparam \PC|out[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \RD[27]~input (
	.i(RD[27]),
	.ibar(gnd),
	.o(\RD[27]~input_o ));
// synopsys translate_off
defparam \RD[27]~input .bus_hold = "false";
defparam \RD[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \RegData|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[27]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[27] .is_wysiwyg = "true";
defparam \RegData|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \mux2_2|out[27]~27 (
// Equation(s):
// \mux2_2|out[27]~27_combout  = (\MemtoReg~input_o  & (\RegData|out [27])) # (!\MemtoReg~input_o  & ((\RegULA|out [27])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [27]),
	.datad(\RegULA|out [27]),
	.cin(gnd),
	.combout(\mux2_2|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[27]~27 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \bancoRegistradores|registrador[16].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \bancoRegistradores|registrador[24].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~88 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [27]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [27]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~88 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \bancoRegistradores|registrador[20].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \bancoRegistradores|registrador[28].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~89 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~89_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout  & (((\bancoRegistradores|registrador[28].registrador|out [27]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout  & (\bancoRegistradores|registrador[20].registrador|out [27] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~88_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [27]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~89 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \bancoRegistradores|registrador[25].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \bancoRegistradores|registrador[29].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \bancoRegistradores|registrador[21].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \bancoRegistradores|registrador[17].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~86 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [27]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out [27] 
// & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[21].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [27]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~86 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~87 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~87_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout  & ((\bancoRegistradores|registrador[29].registrador|out [27]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout  & (\bancoRegistradores|registrador[25].registrador|out [27])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout ))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [27]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [27]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~86_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~87 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~90 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~87_combout ))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~89_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~89_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\RegInstr|out [21]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~87_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~90 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \bancoRegistradores|registrador[23].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \bancoRegistradores|registrador[19].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~91 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[23].registrador|out [27]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[19].registrador|out [27] 
// & !\RegInstr|out [24]))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [27]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~91 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \bancoRegistradores|registrador[27].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \bancoRegistradores|registrador[31].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~92 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~92_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout  & (((\bancoRegistradores|registrador[31].registrador|out [27]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout  & (\bancoRegistradores|registrador[27].registrador|out [27] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~91_combout ),
	.datab(\bancoRegistradores|registrador[27].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [27]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~92 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \bancoRegistradores|registrador[30].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \bancoRegistradores|registrador[26].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \bancoRegistradores|registrador[18].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~84 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[26].registrador|out [27])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [27]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~84 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \bancoRegistradores|registrador[22].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~85 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~85_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout  & ((\bancoRegistradores|registrador[30].registrador|out [27]) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout  & (((\bancoRegistradores|registrador[22].registrador|out [27] & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [27]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~84_combout ),
	.datac(\bancoRegistradores|registrador[22].registrador|out [27]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~85 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~93 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~93_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~92_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~85_combout ))))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~90_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~92_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~85_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~93 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \bancoRegistradores|registrador[6].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \bancoRegistradores|registrador[4].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~96 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[6].registrador|out [27]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[4].registrador|out [27] & 
// !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [27]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~96 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \bancoRegistradores|registrador[7].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \bancoRegistradores|registrador[5].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~97 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~97_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout  & (((\bancoRegistradores|registrador[7].registrador|out [27])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[5].registrador|out [27]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~96_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~97 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \bancoRegistradores|registrador[2].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \bancoRegistradores|registrador[0].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \bancoRegistradores|registrador[1].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~98 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout  = (\RegInstr|out [21] & ((\RegInstr|out [22]) # ((\bancoRegistradores|registrador[1].registrador|out [27])))) # (!\RegInstr|out [21] & (!\RegInstr|out [22] & 
// (\bancoRegistradores|registrador[0].registrador|out [27])))

	.dataa(\RegInstr|out [21]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~98 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \bancoRegistradores|registrador[3].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~99 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~99_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout  & (((\bancoRegistradores|registrador[3].registrador|out [27]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout  & (\bancoRegistradores|registrador[2].registrador|out [27] & ((\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [27]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~98_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [27]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~99 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~100 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~97_combout )) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~99_combout )))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~97_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~99_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~100 .lut_mask = 16'hFA0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \bancoRegistradores|registrador[14].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \bancoRegistradores|registrador[12].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~101 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [27]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[12].registrador|out 
// [27] & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [27]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [27]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~101 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \bancoRegistradores|registrador[15].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \bancoRegistradores|registrador[13].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~102 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~102_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout  & (((\bancoRegistradores|registrador[15].registrador|out [27])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [27]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~101_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[15].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[13].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~102 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \bancoRegistradores|registrador[11].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \bancoRegistradores|registrador[10].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \bancoRegistradores|registrador[9].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \bancoRegistradores|registrador[8].registrador|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[27]~27_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[27] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~94 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [27])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [27])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~94 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~95 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~95_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout  & (\bancoRegistradores|registrador[11].registrador|out [27])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout  & ((\bancoRegistradores|registrador[10].registrador|out [27]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [27]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~94_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~95 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~103 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~103_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~102_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~95_combout ))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~100_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~102_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~95_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~103 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[27]~104 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[27]~104_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[27]~93_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[27]~103_combout )))

	.dataa(\RegInstr|out [25]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~93_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~103_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~104 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \RegA|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[27]~104_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[27] .is_wysiwyg = "true";
defparam \RegA|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \mux2_3|out[27]~4 (
// Equation(s):
// \mux2_3|out[27]~4_combout  = (\ALUSrcA~input_o  & ((\RegA|out [27]))) # (!\ALUSrcA~input_o  & (\PC|out [27]))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\PC|out [27]),
	.datad(\RegA|out [27]),
	.cin(gnd),
	.combout(\mux2_3|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[27]~4 .lut_mask = 16'hFC30;
defparam \mux2_3|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~577 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [27]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[4].registrador|out [27]))))

	.dataa(\bancoRegistradores|registrador[4].registrador|out [27]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [27]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~577 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~578 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~578_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout  & ((\bancoRegistradores|registrador[7].registrador|out [27]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout  & (((\bancoRegistradores|registrador[6].registrador|out [27] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [27]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~577_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [27]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~578_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~578 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~579 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [27])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [27])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [27]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~579 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~580 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~580_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout  & (((\bancoRegistradores|registrador[11].registrador|out [27]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout  & (\bancoRegistradores|registrador[9].registrador|out [27] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[9].registrador|out [27]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~579_combout ),
	.datac(\bancoRegistradores|registrador[11].registrador|out [27]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~580_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~580 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~581 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout  = (\RegInstr|out [17] & ((\RegInstr|out [16]) # ((\bancoRegistradores|registrador[2].registrador|out [27])))) # (!\RegInstr|out [17] & (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [27]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[0].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~581 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~582 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~582_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout  & ((\bancoRegistradores|registrador[3].registrador|out [27]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout  & (\bancoRegistradores|registrador[1].registrador|out [27])))) # (!\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout ))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~581_combout ),
	.datac(\bancoRegistradores|registrador[1].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~582_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~582 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~583 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~580_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~582_combout )))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~580_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~582_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~583 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~584 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[13].registrador|out [27])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [27]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~584 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~585 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~585_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout  & ((\bancoRegistradores|registrador[15].registrador|out [27]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout  & (\bancoRegistradores|registrador[14].registrador|out [27])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~584_combout ),
	.datac(\bancoRegistradores|registrador[14].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~585_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~585 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~586 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~586_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~585_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~578_combout )))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~578_combout ),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~583_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~585_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~586_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~586 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~567 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[25].registrador|out [27])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [27]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~567 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~568 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~568_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout  & ((\bancoRegistradores|registrador[29].registrador|out [27]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout  & (\bancoRegistradores|registrador[21].registrador|out [27])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~567_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [27]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [27]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~568_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~568 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~574 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[27].registrador|out [27]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[19].registrador|out [27]))))

	.dataa(\bancoRegistradores|registrador[19].registrador|out [27]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [27]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~574 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~575 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~575_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout  & ((\bancoRegistradores|registrador[31].registrador|out [27]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout  & (((\bancoRegistradores|registrador[23].registrador|out [27] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [27]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~574_combout ),
	.datac(\bancoRegistradores|registrador[23].registrador|out [27]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~575_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~575 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~571 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[20].registrador|out [27]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[16].registrador|out [27] 
// & ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [27]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~571 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~572 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~572_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout  & ((\bancoRegistradores|registrador[28].registrador|out [27]) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout  & (((\bancoRegistradores|registrador[24].registrador|out [27] & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~571_combout ),
	.datab(\bancoRegistradores|registrador[28].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [27]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~572_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~572 .lut_mask = 16'hD8AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~569 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [27]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out 
// [27] & !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [27]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [27]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~569 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~570 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~570_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout  & ((\bancoRegistradores|registrador[30].registrador|out [27]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout  & (\bancoRegistradores|registrador[26].registrador|out [27])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout ))))

	.dataa(\bancoRegistradores|registrador[26].registrador|out [27]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [27]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~569_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~570_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~570 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~573 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16]) # (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~570_combout )))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~572_combout  & (!\RegInstr|out [16])))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~572_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~570_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~573 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~576 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~576_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~575_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~568_combout )))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~568_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~575_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~573_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~576_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~576 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[27]~587 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[27]~587_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[27]~576_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[27]~586_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~586_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~576_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~587_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~587 .lut_mask = 16'hEE44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[27]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \RegB|out[27] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[27]~587_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[27] .is_wysiwyg = "true";
defparam \RegB|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~4 (
// Equation(s):
// \mux4_1|muxDois|out[31]~4_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [27]))))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [27]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~4 .lut_mask = 16'hB1A0;
defparam \mux4_1|muxDois|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \ula|ula[27].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[27].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[31]~4_combout  & (!\mux2_3|out[27]~4_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux4_1|muxDois|out[31]~4_combout  
// & (\mux2_3|out[27]~4_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~4_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\mux2_3|out[27]~4_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|muxULA|muxDois|out~0 .lut_mask = 16'h3748;
defparam \ula|ula[27].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \ula|ula[27].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[27].ula|muxULA|muxDois|out~1_combout  = (\mux4_1|muxDois|out[31]~4_combout  & ((\ula|ula[27].ula|muxULA|muxDois|out~0_combout ) # ((\mux2_3|out[27]~4_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux4_1|muxDois|out[31]~4_combout  & 
// (\ula|ula[27].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[27]~4_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~4_combout ),
	.datab(\ula|ula[27].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[27]~4_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|muxULA|muxDois|out~1 .lut_mask = 16'hCCE8;
defparam \ula|ula[27].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \ula|ula[27].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[27].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~4_combout )) # (!\mux2_3|out[27]~4_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[27].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datab(\mux2_3|out[27]~4_combout ),
	.datac(\ula|ula[27].ula|muxULA|muxDois|out~1_combout ),
	.datad(\mux4_1|muxDois|out[31]~4_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|muxULA|muxDois|out~2 .lut_mask = 16'h72FA;
defparam \ula|ula[27].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \ula|ula[26].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[26].ula|somadorULA|u3~0_combout  = (\mux2_3|out[26]~5_combout  & ((\ula|ula[25].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~5_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[26]~5_combout  & 
// (\ula|ula[25].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~5_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~5_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[26]~5_combout ),
	.datad(\ula|ula[25].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[26].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[26].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[26].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \ula|ula[27].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[27].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[27]~4_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[26].ula|somadorULA|u3~0_combout  $ (\mux4_1|muxDois|out[31]~4_combout )))

	.dataa(\mux2_3|out[27]~4_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\ula|ula[26].ula|somadorULA|u3~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~4_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[27].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \ula|ula[27].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[27].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[27].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[27].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (((\ula|ula[27].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula[27].ula|muxULA|muxDois|out~2_combout ),
	.datad(\ula|ula[27].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|muxULA|muxDois|out~3 .lut_mask = 16'hD0F2;
defparam \ula|ula[27].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \andPC~10 (
// Equation(s):
// \andPC~10_combout  = (!\ula|ula[26].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[24].ula|muxULA|muxDois|out~3_combout  & (!\ula|ula[25].ula|muxULA|muxDois|out~3_combout  & !\ula|ula[27].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\ula|ula[26].ula|muxULA|muxDois|out~3_combout ),
	.datab(\ula|ula[24].ula|muxULA|muxDois|out~3_combout ),
	.datac(\ula|ula[25].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[27].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~10_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~10 .lut_mask = 16'h0001;
defparam \andPC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \RD[30]~input (
	.i(RD[30]),
	.ibar(gnd),
	.o(\RD[30]~input_o ));
// synopsys translate_off
defparam \RD[30]~input .bus_hold = "false";
defparam \RD[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \RegData|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[30]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[30] .is_wysiwyg = "true";
defparam \RegData|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \RegULA|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[30].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[30] .is_wysiwyg = "true";
defparam \RegULA|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \mux2_2|out[30]~30 (
// Equation(s):
// \mux2_2|out[30]~30_combout  = (\MemtoReg~input_o  & (\RegData|out [30])) # (!\MemtoReg~input_o  & ((\RegULA|out [30])))

	.dataa(\MemtoReg~input_o ),
	.datab(gnd),
	.datac(\RegData|out [30]),
	.datad(\RegULA|out [30]),
	.cin(gnd),
	.combout(\mux2_2|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[30]~30 .lut_mask = 16'hF5A0;
defparam \mux2_2|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \bancoRegistradores|registrador[23].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \bancoRegistradores|registrador[19].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~28 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [30]))) # (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[19].registrador|out [30]))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[27].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~28 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \bancoRegistradores|registrador[31].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~29 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~29_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout  & (((\bancoRegistradores|registrador[31].registrador|out [30]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout  & (\bancoRegistradores|registrador[23].registrador|out [30] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [30]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~28_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [30]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~29 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \bancoRegistradores|registrador[29].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \bancoRegistradores|registrador[21].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \bancoRegistradores|registrador[25].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \bancoRegistradores|registrador[17].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~21 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [30])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [30])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~21 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~22 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~22_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout  & (\bancoRegistradores|registrador[29].registrador|out [30])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout  & ((\bancoRegistradores|registrador[21].registrador|out [30]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[29].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [30]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~21_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~22 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \bancoRegistradores|registrador[24].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \bancoRegistradores|registrador[28].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \bancoRegistradores|registrador[16].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \bancoRegistradores|registrador[20].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~25 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[20].registrador|out [30]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[16].registrador|out [30]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~25 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~26 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~26_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout  & ((\bancoRegistradores|registrador[28].registrador|out [30]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout  & (\bancoRegistradores|registrador[24].registrador|out [30])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [30]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~25_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~26 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \bancoRegistradores|registrador[22].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \bancoRegistradores|registrador[18].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~23 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[22].registrador|out [30])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [30])))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [30]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~23 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \bancoRegistradores|registrador[30].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \bancoRegistradores|registrador[26].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~24 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~24_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout  & (\bancoRegistradores|registrador[30].registrador|out [30])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout  & ((\bancoRegistradores|registrador[26].registrador|out [30]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~23_combout ),
	.datac(\bancoRegistradores|registrador[30].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~24 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~27 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~24_combout ))) # (!\RegInstr|out [22] & 
// (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~26_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~26_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~24_combout ),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~27 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~30 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~30_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~29_combout ) # ((!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~22_combout  & \RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~29_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~22_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~27_combout ),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~30 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[30]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[30]~feeder_combout  = \mux2_2|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[30]~30_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[30]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \bancoRegistradores|registrador[15].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \bancoRegistradores|registrador[14].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \bancoRegistradores|registrador[13].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \bancoRegistradores|registrador[12].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~38 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [30])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[12].registrador|out [30])))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [30]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [30]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~38 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~39 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~39_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout  & (\bancoRegistradores|registrador[15].registrador|out [30])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout  & ((\bancoRegistradores|registrador[14].registrador|out [30]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [30]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [30]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~38_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~39 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \bancoRegistradores|registrador[7].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N1
dffeas \bancoRegistradores|registrador[6].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N15
dffeas \bancoRegistradores|registrador[4].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \bancoRegistradores|registrador[5].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~31 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout  = (\RegInstr|out [21] & (((\bancoRegistradores|registrador[5].registrador|out [30]) # (\RegInstr|out [22])))) # (!\RegInstr|out [21] & (\bancoRegistradores|registrador[4].registrador|out [30] & 
// ((!\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[4].registrador|out [30]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [30]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~31 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~32 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~32_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout  & (\bancoRegistradores|registrador[7].registrador|out [30])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout  & ((\bancoRegistradores|registrador[6].registrador|out [30]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout ))))

	.dataa(\bancoRegistradores|registrador[7].registrador|out [30]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [30]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~31_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~32 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \bancoRegistradores|registrador[9].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \bancoRegistradores|registrador[11].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \bancoRegistradores|registrador[10].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \bancoRegistradores|registrador[8].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~33 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[10].registrador|out [30])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[8].registrador|out [30])))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [30]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~33 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~34 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~34_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout  & ((\bancoRegistradores|registrador[11].registrador|out [30]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout  & (\bancoRegistradores|registrador[9].registrador|out [30])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[9].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [30]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~33_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~34 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \bancoRegistradores|registrador[0].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \bancoRegistradores|registrador[2].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~35 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout  = (\RegInstr|out [22] & ((\RegInstr|out [21]) # ((\bancoRegistradores|registrador[2].registrador|out [30])))) # (!\RegInstr|out [22] & (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [30])))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[2].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~35 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \bancoRegistradores|registrador[3].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \bancoRegistradores|registrador[1].registrador|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[30]~30_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[30] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~36 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~36_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout  & (((\bancoRegistradores|registrador[3].registrador|out [30])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [30]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~35_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~36 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~37 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~34_combout )) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~36_combout )))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~34_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~36_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~37 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~40 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~40_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~39_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~32_combout ))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~39_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~32_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~37_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~40 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[30]~41 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[30]~41_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[30]~30_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[30]~40_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~30_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~40_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~41 .lut_mask = 16'hAFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \RegA|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[30]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[30] .is_wysiwyg = "true";
defparam \RegA|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \mux4_2|muxDois|out[30]~5 (
// Equation(s):
// \mux4_2|muxDois|out[30]~5_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [30])) # (!\PCSrc[0]~input_o  & ((\ula|ula[30].ula|muxULA|muxDois|out~3_combout )))

	.dataa(gnd),
	.datab(\PCSrc[0]~input_o ),
	.datac(\RegULA|out [30]),
	.datad(\ula|ula[30].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[30]~5 .lut_mask = 16'hF3C0;
defparam \mux4_2|muxDois|out[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \PC|out[28]~29 (
// Equation(s):
// \PC|out[28]~29_combout  = (\PCSrc[1]~input_o  & (\PCSrc[0]~input_o  & ((\andPC~4_combout ) # (\PCWrite~input_o )))) # (!\PCSrc[1]~input_o  & (((\andPC~4_combout ) # (\PCWrite~input_o ))))

	.dataa(\PCSrc[1]~input_o ),
	.datab(\PCSrc[0]~input_o ),
	.datac(\andPC~4_combout ),
	.datad(\PCWrite~input_o ),
	.cin(gnd),
	.combout(\PC|out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[28]~29 .lut_mask = 16'hDDD0;
defparam \PC|out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \PC|out[28]~30 (
// Equation(s):
// \PC|out[28]~30_combout  = (\PC|out[28]~29_combout  & ((\PCWrite~input_o ) # ((\andPC~9_combout  & \andPC~12_combout ))))

	.dataa(\PCWrite~input_o ),
	.datab(\PC|out[28]~29_combout ),
	.datac(\andPC~9_combout ),
	.datad(\andPC~12_combout ),
	.cin(gnd),
	.combout(\PC|out[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC|out[28]~30 .lut_mask = 16'hC888;
defparam \PC|out[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \PC|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[30]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\PC|out[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[30] .is_wysiwyg = "true";
defparam \PC|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \mux2_3|out[30]~1 (
// Equation(s):
// \mux2_3|out[30]~1_combout  = (\ALUSrcA~input_o  & (\RegA|out [30])) # (!\ALUSrcA~input_o  & ((\PC|out [30])))

	.dataa(\RegA|out [30]),
	.datab(\ALUSrcA~input_o ),
	.datac(gnd),
	.datad(\PC|out [30]),
	.cin(gnd),
	.combout(\mux2_3|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[30]~1 .lut_mask = 16'hBB88;
defparam \mux2_3|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~640 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [30])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [30]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~640 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~641 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~641_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout  & ((\bancoRegistradores|registrador[11].registrador|out [30]) # ((!\RegInstr|out [17])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout  & (((\bancoRegistradores|registrador[10].registrador|out [30] & \RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [30]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~640_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [30]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~641_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~641 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~647 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [30])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [30])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~647 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~648 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~648_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout  & (\bancoRegistradores|registrador[15].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout  & ((\bancoRegistradores|registrador[13].registrador|out [30]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [30]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [30]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~647_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~648_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~648 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~644 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[1].registrador|out [30])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[0].registrador|out [30])))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[1].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [30]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~644 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~645 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~645_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout  & (\bancoRegistradores|registrador[3].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout  & ((\bancoRegistradores|registrador[2].registrador|out [30]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[3].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [30]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~644_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~645_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~645 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~642 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [30])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [30])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [30]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~642 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~643 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~643_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout  & (((\bancoRegistradores|registrador[7].registrador|out [30])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout  & (\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [30]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~642_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[5].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~643_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~643 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~646 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~643_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~645_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~645_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~643_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~646 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~649 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~649_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~648_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~641_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~641_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~648_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~646_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~649_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~649 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~630 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|registrador[26].registrador|out [30])) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[18].registrador|out [30])))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~630 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~631 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~631_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout  & (\bancoRegistradores|registrador[30].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout  & ((\bancoRegistradores|registrador[22].registrador|out [30]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout ))))

	.dataa(\bancoRegistradores|registrador[30].registrador|out [30]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [30]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~630_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~631_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~631 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~634 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18]) # (\bancoRegistradores|registrador[24].registrador|out [30])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[16].registrador|out [30] 
// & (!\RegInstr|out [18])))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[16].registrador|out [30]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~634 .lut_mask = 16'hAEA4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~635 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~635_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout  & (\bancoRegistradores|registrador[28].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout  & ((\bancoRegistradores|registrador[20].registrador|out [30]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout ))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [30]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [30]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~634_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~635_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~635 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~632 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [30]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[17].registrador|out 
// [30] & !\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [30]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [30]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~632 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~633 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~633_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout  & (\bancoRegistradores|registrador[29].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout  & ((\bancoRegistradores|registrador[25].registrador|out [30]))))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~632_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [30]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [30]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~633_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~633 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~636 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~633_combout )))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~635_combout )))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~635_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~633_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~636 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~637 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[23].registrador|out [30]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[19].registrador|out [30]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [30]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~637 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~638 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~638_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout  & (\bancoRegistradores|registrador[31].registrador|out [30])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout  & ((\bancoRegistradores|registrador[27].registrador|out [30]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [30]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [30]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~637_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~638_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~638 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~639 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~639_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~638_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~631_combout )))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~631_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~636_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~638_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~639_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~639 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[30]~650 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[30]~650_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[30]~639_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[30]~649_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~649_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~639_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~650_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~650 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[30]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \RegB|out[30] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[30]~650_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[30] .is_wysiwyg = "true";
defparam \RegB|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~1 (
// Equation(s):
// \mux4_1|muxDois|out[31]~1_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & ((\RegB|out [30]))))

	.dataa(\ALUSrcB[0]~input_o ),
	.datab(\ALUSrcB[1]~input_o ),
	.datac(\RegInstr|out [15]),
	.datad(\RegB|out [30]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~1 .lut_mask = 16'hD1C0;
defparam \mux4_1|muxDois|out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \ula|ula[30].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[30].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (!\mux2_3|out[30]~1_combout  & !\mux4_1|muxDois|out[31]~1_combout )) # 
// (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & (\mux2_3|out[30]~1_combout  $ (\mux4_1|muxDois|out[31]~1_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datac(\mux2_3|out[30]~1_combout ),
	.datad(\mux4_1|muxDois|out[31]~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|muxULA|muxDois|out~0 .lut_mask = 16'h466C;
defparam \ula|ula[30].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \ula|ula[30].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[30].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[30].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # ((\mux2_3|out[30]~1_combout ) # (\mux4_1|muxDois|out[31]~1_combout )))) # (!\ula|ula[30].ula|muxULA|muxDois|out~0_combout  
// & (!\ula|addSubSignal~0_combout  & (\mux2_3|out[30]~1_combout  & \mux4_1|muxDois|out[31]~1_combout )))

	.dataa(\ula|ula[30].ula|muxULA|muxDois|out~0_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[30]~1_combout ),
	.datad(\mux4_1|muxDois|out[31]~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|muxULA|muxDois|out~1 .lut_mask = 16'hBAA8;
defparam \ula|ula[30].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \ula|ula[30].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[30].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~1_combout )) # (!\mux2_3|out[30]~1_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[30].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[30]~1_combout ),
	.datab(\ula|ula[30].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\mux4_1|muxDois|out[31]~1_combout ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5CFC;
defparam \ula|ula[30].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \RD[29]~input (
	.i(RD[29]),
	.ibar(gnd),
	.o(\RD[29]~input_o ));
// synopsys translate_off
defparam \RD[29]~input .bus_hold = "false";
defparam \RD[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \RegData|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[29]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[29] .is_wysiwyg = "true";
defparam \RegData|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \bancoRegistradores|registrador[27].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \bancoRegistradores|registrador[23].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \bancoRegistradores|registrador[19].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~49 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[23].registrador|out [29])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[19].registrador|out [29])))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [29]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [29]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~49 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \bancoRegistradores|registrador[31].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~50 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~50_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout  & (((\bancoRegistradores|registrador[31].registrador|out [29]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout  & (\bancoRegistradores|registrador[27].registrador|out [29] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [29]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~49_combout ),
	.datac(\bancoRegistradores|registrador[31].registrador|out [29]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~50 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \bancoRegistradores|registrador[25].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \bancoRegistradores|registrador[29].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \bancoRegistradores|registrador[21].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \bancoRegistradores|registrador[17].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~44 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [29]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[17].registrador|out [29] 
// & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[21].registrador|out [29]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [29]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~44 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~45 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~45_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout  & ((\bancoRegistradores|registrador[29].registrador|out [29]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout  & (\bancoRegistradores|registrador[25].registrador|out [29])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout ))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[25].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [29]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~44_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~45 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \bancoRegistradores|registrador[24].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \bancoRegistradores|registrador[16].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~46 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|registrador[24].registrador|out [29]) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|registrador[16].registrador|out [29] 
// & !\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [29]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~46 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \bancoRegistradores|registrador[20].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \bancoRegistradores|registrador[28].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout  & (((\bancoRegistradores|registrador[28].registrador|out [29]) # (!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout  & (\bancoRegistradores|registrador[20].registrador|out [29] & ((\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~46_combout ),
	.datab(\bancoRegistradores|registrador[20].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [29]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~48 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~45_combout ) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((!\RegInstr|out [22] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~47_combout ))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~45_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~47_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~48 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \bancoRegistradores|registrador[30].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \bancoRegistradores|registrador[22].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \bancoRegistradores|registrador[26].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \bancoRegistradores|registrador[18].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~42 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[26].registrador|out [29])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [29]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~42 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout  & (\bancoRegistradores|registrador[30].registrador|out [29])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout  & ((\bancoRegistradores|registrador[22].registrador|out [29]))))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [29]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~42_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~51 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~51_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~50_combout ) # ((!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout  & (((\RegInstr|out [22] & \bancoRegistradores|muxA|muxOut|muxDois|out[29]~43_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~50_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~48_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~43_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~51 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \bancoRegistradores|registrador[14].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \bancoRegistradores|registrador[12].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~59 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [29]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[12].registrador|out [29] 
// & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [29]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [29]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~59 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \bancoRegistradores|registrador[13].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \bancoRegistradores|registrador[15].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~60 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~60_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout  & (((\bancoRegistradores|registrador[15].registrador|out [29])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout  & (\RegInstr|out [21] & (\bancoRegistradores|registrador[13].registrador|out [29])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~59_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~60 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \bancoRegistradores|registrador[5].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \bancoRegistradores|registrador[6].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~54 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [29])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [29])))))

	.dataa(\bancoRegistradores|registrador[6].registrador|out [29]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [29]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~54 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N15
dffeas \bancoRegistradores|registrador[7].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~55 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~55_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout  & (((\bancoRegistradores|registrador[7].registrador|out [29]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout  & (\bancoRegistradores|registrador[5].registrador|out [29] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [29]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~54_combout ),
	.datac(\bancoRegistradores|registrador[7].registrador|out [29]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~55 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \bancoRegistradores|registrador[2].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \bancoRegistradores|registrador[1].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \bancoRegistradores|registrador[0].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~56 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout  = (\RegInstr|out [22] & (((\RegInstr|out [21])))) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[1].registrador|out [29])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[0].registrador|out [29])))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [29]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [29]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~56 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \bancoRegistradores|registrador[3].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~57 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~57_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout  & (((\bancoRegistradores|registrador[3].registrador|out [29]) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout  & (\bancoRegistradores|registrador[2].registrador|out [29] & ((\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [29]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~56_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [29]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~57 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~58 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~55_combout )) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~57_combout )))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~55_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~57_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~58 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \bancoRegistradores|registrador[11].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \bancoRegistradores|registrador[10].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \bancoRegistradores|registrador[9].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \bancoRegistradores|registrador[8].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~52 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [29])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [29])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~52 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout  & (\bancoRegistradores|registrador[11].registrador|out [29])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout  & ((\bancoRegistradores|registrador[10].registrador|out [29]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[11].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [29]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~52_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~61 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~61_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~60_combout ) # ((!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout  & (((\RegInstr|out [24] & \bancoRegistradores|muxA|muxOut|muxDois|out[29]~53_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~60_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~58_combout ),
	.datac(\RegInstr|out [24]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~53_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~61 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[29]~62 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[29]~62_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[29]~51_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[29]~61_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~51_combout ),
	.datab(\RegInstr|out [25]),
	.datac(gnd),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~61_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~62 .lut_mask = 16'hBB88;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \RegA|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[29]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[29] .is_wysiwyg = "true";
defparam \RegA|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \mux4_2|muxDois|out[29]~3 (
// Equation(s):
// \mux4_2|muxDois|out[29]~3_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [29])) # (!\PCSrc[0]~input_o  & (((\ALUControl[0]~input_o ) # (!\ALUControl[1]~input_o ))))

	.dataa(\RegULA|out [29]),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\PCSrc[0]~input_o ),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[29]~3 .lut_mask = 16'hAAF3;
defparam \mux4_2|muxDois|out[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \bancoRegistradores|registrador[23].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \bancoRegistradores|registrador[31].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \bancoRegistradores|registrador[27].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \bancoRegistradores|registrador[19].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~70 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|registrador[27].registrador|out [28]) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|registrador[19].registrador|out [28] 
// & !\RegInstr|out [23]))))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|registrador[27].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [28]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~70 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~71 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~71_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout  & ((\bancoRegistradores|registrador[31].registrador|out [28]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout  & (\bancoRegistradores|registrador[23].registrador|out [28])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[23].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [28]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~70_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~71 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \bancoRegistradores|registrador[22].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \bancoRegistradores|registrador[18].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~65 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|registrador[22].registrador|out [28]) # ((\RegInstr|out [24])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|registrador[18].registrador|out [28] 
// & !\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|registrador[22].registrador|out [28]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [28]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~65 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \bancoRegistradores|registrador[26].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~66 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~66_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout  & (((\bancoRegistradores|registrador[30].registrador|out [28]) # (!\RegInstr|out [24])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout  & (\bancoRegistradores|registrador[26].registrador|out [28] & ((\RegInstr|out [24]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~65_combout ),
	.datab(\bancoRegistradores|registrador[26].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [28]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~66 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \bancoRegistradores|registrador[16].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \bancoRegistradores|registrador[20].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~67 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|registrador[20].registrador|out [28])))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// (\bancoRegistradores|registrador[16].registrador|out [28])))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~67 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \bancoRegistradores|registrador[28].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \bancoRegistradores|registrador[24].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~68 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~68_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout  & (\bancoRegistradores|registrador[28].registrador|out [28])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout  & ((\bancoRegistradores|registrador[24].registrador|out [28]))))) # (!\RegInstr|out [24] & (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout ))

	.dataa(\RegInstr|out [24]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~67_combout ),
	.datac(\bancoRegistradores|registrador[28].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~68 .lut_mask = 16'hE6C4;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~69 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~66_combout ) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~68_combout  & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~66_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~68_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~69 .lut_mask = 16'hF0AC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \bancoRegistradores|registrador[29].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \bancoRegistradores|registrador[25].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \bancoRegistradores|registrador[17].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~63 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout  = (\RegInstr|out [23] & (\RegInstr|out [24])) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[25].registrador|out [28])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[17].registrador|out [28])))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~63 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \bancoRegistradores|registrador[21].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~64 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~64_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout  & ((\bancoRegistradores|registrador[29].registrador|out [28]) # ((!\RegInstr|out [23])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout  & (((\bancoRegistradores|registrador[21].registrador|out [28] & \RegInstr|out [23]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [28]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~63_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [28]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~64 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~72 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~72_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~71_combout )) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~64_combout ))))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~71_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~69_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~64_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~72 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N9
dffeas \bancoRegistradores|registrador[5].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \bancoRegistradores|registrador[4].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~73 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[5].registrador|out [28])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[4].registrador|out [28])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[4].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~73 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \bancoRegistradores|registrador[6].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N7
dffeas \bancoRegistradores|registrador[7].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~74 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~74_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout  & (((\bancoRegistradores|registrador[7].registrador|out [28])) # (!\RegInstr|out [22]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout  & (\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [28])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~73_combout ),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~74 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \bancoRegistradores|registrador[10].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \bancoRegistradores|registrador[8].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~75 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[10].registrador|out [28]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[8].registrador|out [28] 
// & !\RegInstr|out [21]))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [28]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~75 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \bancoRegistradores|registrador[11].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \bancoRegistradores|registrador[9].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~76 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~76_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout  & (((\bancoRegistradores|registrador[11].registrador|out [28])) # (!\RegInstr|out [21]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout  & (\RegInstr|out [21] & ((\bancoRegistradores|registrador[9].registrador|out [28]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~75_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~76 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \bancoRegistradores|registrador[1].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \bancoRegistradores|registrador[2].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \bancoRegistradores|registrador[0].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~77 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[2].registrador|out [28]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[0].registrador|out [28] & 
// !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[2].registrador|out [28]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [28]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~77 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \bancoRegistradores|registrador[3].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~78 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~78_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout  & (((\bancoRegistradores|registrador[3].registrador|out [28]) # (!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout  & (\bancoRegistradores|registrador[1].registrador|out [28] & ((\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[1].registrador|out [28]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~77_combout ),
	.datac(\bancoRegistradores|registrador[3].registrador|out [28]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~78 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~79 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~76_combout ) # ((\RegInstr|out [23])))) # (!\RegInstr|out [24] & 
// (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~78_combout  & !\RegInstr|out [23]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~76_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~78_combout ),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~79 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|registrador[15].registrador|out[28]~feeder (
// Equation(s):
// \bancoRegistradores|registrador[15].registrador|out[28]~feeder_combout  = \mux2_2|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux2_2|out[28]~28_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registrador[15].registrador|out[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[28]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|registrador[15].registrador|out[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \bancoRegistradores|registrador[15].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|registrador[15].registrador|out[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \bancoRegistradores|registrador[14].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \bancoRegistradores|registrador[13].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \bancoRegistradores|registrador[12].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~80 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|registrador[13].registrador|out [28]) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|registrador[12].registrador|out [28] 
// & !\RegInstr|out [22]))))

	.dataa(\bancoRegistradores|registrador[13].registrador|out [28]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [28]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~80 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~81 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~81_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout  & (\bancoRegistradores|registrador[15].registrador|out [28])) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout  & ((\bancoRegistradores|registrador[14].registrador|out [28]))))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [28]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [28]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~80_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~81 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~82 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~82_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~81_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~74_combout )))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~74_combout ),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~79_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~81_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~82 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[28]~83 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[28]~83_combout  = (\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[28]~72_combout )) # (!\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[28]~82_combout )))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~72_combout ),
	.datab(gnd),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~82_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~83 .lut_mask = 16'hAFA0;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \RegA|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[28]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[28] .is_wysiwyg = "true";
defparam \RegA|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \mux4_2|muxDois|out[28]~2 (
// Equation(s):
// \mux4_2|muxDois|out[28]~2_combout  = (\PCSrc[0]~input_o  & (\RegULA|out [28])) # (!\PCSrc[0]~input_o  & ((\ula|ula[28].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\RegULA|out [28]),
	.datab(\PCSrc[0]~input_o ),
	.datac(\ula|ula[28].ula|muxULA|muxDois|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[28]~2 .lut_mask = 16'hB8B8;
defparam \mux4_2|muxDois|out[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \PC|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[28]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\PC|out[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[28] .is_wysiwyg = "true";
defparam \PC|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \mux2_3|out[28]~3 (
// Equation(s):
// \mux2_3|out[28]~3_combout  = (\ALUSrcA~input_o  & (\RegA|out [28])) # (!\ALUSrcA~input_o  & ((\PC|out [28])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [28]),
	.datad(\PC|out [28]),
	.cin(gnd),
	.combout(\mux2_3|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[28]~3 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \ula|ula[28].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[28].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux2_3|out[28]~3_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux4_1|muxDois|out[31]~3_combout )) # (!\mux2_3|out[28]~3_combout  & 
// (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux4_1|muxDois|out[31]~3_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux2_3|out[28]~3_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~3_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5278;
defparam \ula|ula[28].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \ula|ula[28].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[28].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[28]~3_combout  & ((\ula|ula[28].ula|muxULA|muxDois|out~0_combout ) # ((!\ula|addSubSignal~0_combout  & \mux4_1|muxDois|out[31]~3_combout )))) # (!\mux2_3|out[28]~3_combout  & 
// (\ula|ula[28].ula|muxULA|muxDois|out~0_combout  & ((\ula|addSubSignal~0_combout ) # (\mux4_1|muxDois|out[31]~3_combout ))))

	.dataa(\mux2_3|out[28]~3_combout ),
	.datab(\ula|ula[28].ula|muxULA|muxDois|out~0_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\mux4_1|muxDois|out[31]~3_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|muxULA|muxDois|out~1 .lut_mask = 16'hCEC8;
defparam \ula|ula[28].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \ula|ula[28].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[28].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~3_combout ) # (!\mux2_3|out[28]~3_combout )))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (\ula|ula[28].ula|muxULA|muxDois|out~1_combout ))

	.dataa(\ula|ula[28].ula|muxULA|muxDois|out~1_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datac(\mux2_3|out[28]~3_combout ),
	.datad(\mux4_1|muxDois|out[31]~3_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|muxULA|muxDois|out~2 .lut_mask = 16'h2EEE;
defparam \ula|ula[28].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \ula|ula[27].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[27].ula|somadorULA|u3~0_combout  = (\mux2_3|out[27]~4_combout  & ((\ula|ula[26].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~4_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[27]~4_combout  & 
// (\ula|ula[26].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~4_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[27]~4_combout ),
	.datab(\mux4_1|muxDois|out[31]~4_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[26].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[27].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[27].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[27].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \ula|ula[28].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[28].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[28]~3_combout  $ (\mux4_1|muxDois|out[31]~3_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[27].ula|somadorULA|u3~0_combout )))

	.dataa(\mux2_3|out[28]~3_combout ),
	.datab(\mux4_1|muxDois|out[31]~3_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[27].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[28].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \ula|ula[28].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[28].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[28].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[28].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[28].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[28].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[28].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|muxULA|muxDois|out~3 .lut_mask = 16'hC4CE;
defparam \ula|ula[28].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \RegULA|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[28].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[28] .is_wysiwyg = "true";
defparam \RegULA|out[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \RD[28]~input (
	.i(RD[28]),
	.ibar(gnd),
	.o(\RD[28]~input_o ));
// synopsys translate_off
defparam \RD[28]~input .bus_hold = "false";
defparam \RD[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \RegData|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[28]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[28] .is_wysiwyg = "true";
defparam \RegData|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \mux2_2|out[28]~28 (
// Equation(s):
// \mux2_2|out[28]~28_combout  = (\MemtoReg~input_o  & ((\RegData|out [28]))) # (!\MemtoReg~input_o  & (\RegULA|out [28]))

	.dataa(gnd),
	.datab(\RegULA|out [28]),
	.datac(\RegData|out [28]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[28]~28 .lut_mask = 16'hF0CC;
defparam \mux2_2|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \bancoRegistradores|registrador[30].registrador|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[28]~28_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[28] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~588 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [28]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [28] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [28]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~588 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~589 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~589_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout  & (\bancoRegistradores|registrador[30].registrador|out [28])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout  & ((\bancoRegistradores|registrador[22].registrador|out [28]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[30].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [28]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~588_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~589_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~589 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~595 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[23].registrador|out [28]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[19].registrador|out [28]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [28]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~595 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~596 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~596_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout  & (\bancoRegistradores|registrador[31].registrador|out [28])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout  & ((\bancoRegistradores|registrador[27].registrador|out [28]))))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[31].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [28]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~595_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~596_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~596 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~590 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[21].registrador|out [28]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[17].registrador|out [28]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~590 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~591 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~591_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout  & (((\bancoRegistradores|registrador[29].registrador|out [28]) # (!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout  & (\bancoRegistradores|registrador[25].registrador|out [28] & ((\RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[25].registrador|out [28]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~590_combout ),
	.datac(\bancoRegistradores|registrador[29].registrador|out [28]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~591_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~591 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~592 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[24].registrador|out [28]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [28]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [28]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[24].registrador|out [28]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~592 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~593 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~593_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout  & ((\bancoRegistradores|registrador[28].registrador|out [28]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout  & (((\bancoRegistradores|registrador[20].registrador|out [28] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [28]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~592_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [28]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~593_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~593 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~594 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~591_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~593_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~591_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~593_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~594 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~597 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~597_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~596_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~589_combout )))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~589_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~596_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~594_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~597_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~597 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~605 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[14].registrador|out [28]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[12].registrador|out [28]))))

	.dataa(\bancoRegistradores|registrador[12].registrador|out [28]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [28]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~605 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~606 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~606_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout  & (\bancoRegistradores|registrador[15].registrador|out [28])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout  & ((\bancoRegistradores|registrador[13].registrador|out [28]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [28]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [28]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~605_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~606_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~606 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~602 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout  = (\RegInstr|out [16] & (((\bancoRegistradores|registrador[1].registrador|out [28]) # (\RegInstr|out [17])))) # (!\RegInstr|out [16] & (\bancoRegistradores|registrador[0].registrador|out [28] & 
// ((!\RegInstr|out [17]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [28]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [28]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~602 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~603 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~603_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout  & ((\bancoRegistradores|registrador[3].registrador|out [28]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout  & (\bancoRegistradores|registrador[2].registrador|out [28])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~602_combout ),
	.datac(\bancoRegistradores|registrador[2].registrador|out [28]),
	.datad(\bancoRegistradores|registrador[3].registrador|out [28]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~603_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~603 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~600 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[6].registrador|out [28])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[4].registrador|out [28])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [28]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~600 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~601 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~601_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout  & (((\bancoRegistradores|registrador[7].registrador|out [28]) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout  & (\bancoRegistradores|registrador[5].registrador|out [28] & ((\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~600_combout ),
	.datab(\bancoRegistradores|registrador[5].registrador|out [28]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [28]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~601_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~601 .lut_mask = 16'hE4AA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~604 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~601_combout ))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~603_combout ))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~603_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~601_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~604 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~598 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[9].registrador|out [28]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[8].registrador|out [28]))))

	.dataa(\bancoRegistradores|registrador[8].registrador|out [28]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [28]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~598 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout  & (\bancoRegistradores|registrador[11].registrador|out [28])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout  & ((\bancoRegistradores|registrador[10].registrador|out [28]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout ))))

	.dataa(\bancoRegistradores|registrador[11].registrador|out [28]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[10].registrador|out [28]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~598_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~599_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~607 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~607_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~606_combout ) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout  & (((\RegInstr|out [19] & \bancoRegistradores|muxB|muxOut|muxDois|out[28]~599_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~606_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~604_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~599_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~607_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~607 .lut_mask = 16'hBC8C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[28]~608 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[28]~608_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[28]~597_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[28]~607_combout )))

	.dataa(gnd),
	.datab(\RegInstr|out [20]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~597_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~607_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~608_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~608 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[28]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \RegB|out[28] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[28]~608_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[28] .is_wysiwyg = "true";
defparam \RegB|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~3 (
// Equation(s):
// \mux4_1|muxDois|out[31]~3_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & (\RegB|out [28])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [28]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~3 .lut_mask = 16'hBA10;
defparam \mux4_1|muxDois|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \ula|ula[28].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[28].ula|somadorULA|u3~0_combout  = (\mux2_3|out[28]~3_combout  & ((\ula|ula[27].ula|somadorULA|u3~0_combout ) # (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~3_combout )))) # (!\mux2_3|out[28]~3_combout  & 
// (\ula|ula[27].ula|somadorULA|u3~0_combout  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~3_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux4_1|muxDois|out[31]~3_combout ),
	.datac(\mux2_3|out[28]~3_combout ),
	.datad(\ula|ula[27].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[28].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[28].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[28].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \ula|ula[29].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[29].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[29]~2_combout  $ (\mux4_1|muxDois|out[31]~2_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[28].ula|somadorULA|u3~0_combout )))

	.dataa(\mux2_3|out[29]~2_combout ),
	.datab(\mux4_1|muxDois|out[31]~2_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[28].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[29].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \mux4_2|muxDois|out[29]~4 (
// Equation(s):
// \mux4_2|muxDois|out[29]~4_combout  = (\PCSrc[0]~input_o  & (((\mux4_2|muxDois|out[29]~3_combout )))) # (!\PCSrc[0]~input_o  & ((\mux4_2|muxDois|out[29]~3_combout  & (\ula|ula[29].ula|muxULA|muxDois|out~2_combout )) # (!\mux4_2|muxDois|out[29]~3_combout  & 
// ((!\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout )))))

	.dataa(\ula|ula[29].ula|muxULA|muxDois|out~2_combout ),
	.datab(\PCSrc[0]~input_o ),
	.datac(\mux4_2|muxDois|out[29]~3_combout ),
	.datad(\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[29]~4 .lut_mask = 16'hE0E3;
defparam \mux4_2|muxDois|out[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \PC|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[29]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\PC|out[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[29] .is_wysiwyg = "true";
defparam \PC|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \mux2_3|out[29]~2 (
// Equation(s):
// \mux2_3|out[29]~2_combout  = (\ALUSrcA~input_o  & (\RegA|out [29])) # (!\ALUSrcA~input_o  & ((\PC|out [29])))

	.dataa(gnd),
	.datab(\ALUSrcA~input_o ),
	.datac(\RegA|out [29]),
	.datad(\PC|out [29]),
	.cin(gnd),
	.combout(\mux2_3|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[29]~2 .lut_mask = 16'hF3C0;
defparam \mux2_3|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \ula|ula[29].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[29].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[31]~2_combout  & (!\mux2_3|out[29]~2_combout  & !\ula|ula[1].ula|muxULA|muxDois|out~0_combout )) # (!\mux4_1|muxDois|out[31]~2_combout  
// & (\mux2_3|out[29]~2_combout  $ (\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datab(\mux4_1|muxDois|out[31]~2_combout ),
	.datac(\mux2_3|out[29]~2_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|muxULA|muxDois|out~0 .lut_mask = 16'h5728;
defparam \ula|ula[29].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \ula|ula[29].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[29].ula|muxULA|muxDois|out~1_combout  = (\mux2_3|out[29]~2_combout  & ((\ula|ula[29].ula|muxULA|muxDois|out~0_combout ) # ((\mux4_1|muxDois|out[31]~2_combout  & !\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[29]~2_combout  & 
// (\ula|ula[29].ula|muxULA|muxDois|out~0_combout  & ((\mux4_1|muxDois|out[31]~2_combout ) # (\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[29]~2_combout ),
	.datab(\mux4_1|muxDois|out[31]~2_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[29].ula|muxULA|muxDois|out~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|muxULA|muxDois|out~1 .lut_mask = 16'hFE08;
defparam \ula|ula[29].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \ula|ula[29].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[29].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux4_1|muxDois|out[31]~2_combout )) # (!\mux2_3|out[29]~2_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[29].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux2_3|out[29]~2_combout ),
	.datab(\mux4_1|muxDois|out[31]~2_combout ),
	.datac(\ula|ula[29].ula|muxULA|muxDois|out~1_combout ),
	.datad(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|muxULA|muxDois|out~2 .lut_mask = 16'h77F0;
defparam \ula|ula[29].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \ula|ula[29].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[29].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[29].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[29].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ula|ula[29].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[1]~input_o ),
	.datac(\ALUControl[0]~input_o ),
	.datad(\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|muxULA|muxDois|out~3 .lut_mask = 16'hA2AE;
defparam \ula|ula[29].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \RegULA|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[29].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[29] .is_wysiwyg = "true";
defparam \RegULA|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \mux2_2|out[29]~29 (
// Equation(s):
// \mux2_2|out[29]~29_combout  = (\MemtoReg~input_o  & (\RegData|out [29])) # (!\MemtoReg~input_o  & ((\RegULA|out [29])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [29]),
	.datad(\RegULA|out [29]),
	.cin(gnd),
	.combout(\mux2_2|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[29]~29 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \bancoRegistradores|registrador[4].registrador|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[29]~29_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[29] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~619 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [29]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[4].registrador|out [29]))))

	.dataa(\bancoRegistradores|registrador[4].registrador|out [29]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [29]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~619 .lut_mask = 16'hFC22;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~620 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~620_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout  & ((\bancoRegistradores|registrador[7].registrador|out [29]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout  & (\bancoRegistradores|registrador[6].registrador|out [29])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~619_combout ),
	.datac(\bancoRegistradores|registrador[6].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~620_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~620 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~626 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|registrador[13].registrador|out [29])) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|registrador[12].registrador|out [29])))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~626 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~627 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~627_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout  & ((\bancoRegistradores|registrador[15].registrador|out [29]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout  & (\bancoRegistradores|registrador[14].registrador|out [29])))) # (!\RegInstr|out [17] & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout ))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~626_combout ),
	.datac(\bancoRegistradores|registrador[14].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[15].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~627_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~627 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~621 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [29])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [29])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [29]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~621 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~622 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~622_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout  & (((\bancoRegistradores|registrador[11].registrador|out [29])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout  & (\RegInstr|out [16] & ((\bancoRegistradores|registrador[9].registrador|out [29]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~621_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~622_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~622 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~623 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [29]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [29] & 
// ((!\RegInstr|out [16]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[0].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [29]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~623 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~624 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~624_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout  & (\bancoRegistradores|registrador[3].registrador|out [29])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout  & ((\bancoRegistradores|registrador[1].registrador|out [29]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [29]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [29]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~623_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~624_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~624 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~625 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout  = (\RegInstr|out [18] & (((\RegInstr|out [19])))) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~622_combout )) # (!\RegInstr|out [19] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~624_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~622_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~624_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~625 .lut_mask = 16'hFA0C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~628 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~628_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~627_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~620_combout )))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~620_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~627_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~625_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~628_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~628 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~609 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[25].registrador|out [29])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[17].registrador|out [29]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[17].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~609 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~610 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~610_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout  & ((\bancoRegistradores|registrador[29].registrador|out [29]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout  & (((\bancoRegistradores|registrador[21].registrador|out [29] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [29]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~609_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [29]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~610_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~610 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~613 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout  = (\RegInstr|out [18] & ((\RegInstr|out [19]) # ((\bancoRegistradores|registrador[20].registrador|out [29])))) # (!\RegInstr|out [18] & (!\RegInstr|out [19] & 
// ((\bancoRegistradores|registrador[16].registrador|out [29]))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[20].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[16].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~613 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~614 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~614_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout  & ((\bancoRegistradores|registrador[28].registrador|out [29]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout  & (\bancoRegistradores|registrador[24].registrador|out [29])))) # (!\RegInstr|out [19] & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout ))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~613_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[28].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~614_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~614 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~611 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [29]) # ((\RegInstr|out [19])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|registrador[18].registrador|out 
// [29] & !\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [29]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [29]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~611 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~612 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~612_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout  & (((\bancoRegistradores|registrador[30].registrador|out [29])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout  & (\RegInstr|out [19] & ((\bancoRegistradores|registrador[26].registrador|out [29]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~611_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[26].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~612_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~612 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~615 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~612_combout ))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~614_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~614_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\RegInstr|out [17]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~612_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~615 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~616 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[27].registrador|out [29])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[19].registrador|out [29]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [29]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [29]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~616 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~617 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~617_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout  & (\bancoRegistradores|registrador[31].registrador|out [29])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout  & ((\bancoRegistradores|registrador[23].registrador|out [29]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [29]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [29]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~616_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~617_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~617 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~618 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~618_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~617_combout ) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~610_combout  & (\RegInstr|out [16])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~610_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~615_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~617_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~618_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~618 .lut_mask = 16'hEC2C;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[29]~629 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[29]~629_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[29]~618_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[29]~628_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~628_combout ),
	.datac(gnd),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~618_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~629_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~629 .lut_mask = 16'hEE44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[29]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \RegB|out[29] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[29]~629_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[29] .is_wysiwyg = "true";
defparam \RegB|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~2 (
// Equation(s):
// \mux4_1|muxDois|out[31]~2_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (\RegB|out [29] & ((!\ALUSrcB[0]~input_o ))))

	.dataa(\RegB|out [29]),
	.datab(\RegInstr|out [15]),
	.datac(\ALUSrcB[0]~input_o ),
	.datad(\ALUSrcB[1]~input_o ),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~2 .lut_mask = 16'hCC0A;
defparam \mux4_1|muxDois|out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \ula|ula[29].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[29].ula|somadorULA|u3~0_combout  = (\mux2_3|out[29]~2_combout  & ((\ula|ula[28].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~2_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[29]~2_combout  & 
// (\ula|ula[28].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~2_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~2_combout ),
	.datab(\ula|addSubSignal~0_combout ),
	.datac(\mux2_3|out[29]~2_combout ),
	.datad(\ula|ula[28].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[29].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[29].ula|somadorULA|u3~0 .lut_mask = 16'hF990;
defparam \ula|ula[29].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \ula|ula[30].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[30].ula|somadorULA|u2|output_s0~0_combout  = \mux2_3|out[30]~1_combout  $ (\mux4_1|muxDois|out[31]~1_combout  $ (\ula|addSubSignal~0_combout  $ (\ula|ula[29].ula|somadorULA|u3~0_combout )))

	.dataa(\mux2_3|out[30]~1_combout ),
	.datab(\mux4_1|muxDois|out[31]~1_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[29].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[30].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \ula|ula[30].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[30].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[0]~input_o  & (\ula|ula[30].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((!\ula|ula[30].ula|somadorULA|u2|output_s0~0_combout ))))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[30].ula|muxULA|muxDois|out~2_combout ))

	.dataa(\ALUControl[1]~input_o ),
	.datab(\ula|ula[30].ula|muxULA|muxDois|out~2_combout ),
	.datac(\ula|ula[30].ula|somadorULA|u2|output_s0~0_combout ),
	.datad(\ALUControl[0]~input_o ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|muxULA|muxDois|out~3 .lut_mask = 16'hCC4E;
defparam \ula|ula[30].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \andPC~11 (
// Equation(s):
// \andPC~11_combout  = (!\ula|ula[28].ula|muxULA|muxDois|out~3_combout  & ((\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & (!\ula|ula[29].ula|muxULA|muxDois|out~2_combout )) # (!\ula|ula[1].ula|muxULA|muxDois|out~7_combout  & 
// ((\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout )))))

	.dataa(\ula|ula[29].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~7_combout ),
	.datac(\ula|ula[28].ula|muxULA|muxDois|out~3_combout ),
	.datad(\ula|ula[29].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\andPC~11_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~11 .lut_mask = 16'h0704;
defparam \andPC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \RD[31]~input (
	.i(RD[31]),
	.ibar(gnd),
	.o(\RD[31]~input_o ));
// synopsys translate_off
defparam \RD[31]~input .bus_hold = "false";
defparam \RD[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \RegData|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RD[31]~input_o ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[31] .is_wysiwyg = "true";
defparam \RegData|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \RegULA|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula[31].ula|muxULA|muxDois|out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[31] .is_wysiwyg = "true";
defparam \RegULA|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \mux2_2|out[31]~31 (
// Equation(s):
// \mux2_2|out[31]~31_combout  = (\MemtoReg~input_o  & (\RegData|out [31])) # (!\MemtoReg~input_o  & ((\RegULA|out [31])))

	.dataa(gnd),
	.datab(\MemtoReg~input_o ),
	.datac(\RegData|out [31]),
	.datad(\RegULA|out [31]),
	.cin(gnd),
	.combout(\mux2_2|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[31]~31 .lut_mask = 16'hF3C0;
defparam \mux2_2|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \bancoRegistradores|registrador[26].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[26].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[26].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[26].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \bancoRegistradores|registrador[30].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[30].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[30].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[30].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \bancoRegistradores|registrador[18].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[18].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[18].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[18].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \bancoRegistradores|registrador[22].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[22].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[22].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[22].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~653 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout  = (\RegInstr|out [19] & (\RegInstr|out [18])) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[22].registrador|out [31]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[18].registrador|out [31]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[18].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[22].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~653 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~654 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~654_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout  & ((\bancoRegistradores|registrador[30].registrador|out [31]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout  & (\bancoRegistradores|registrador[26].registrador|out [31])))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout ))))

	.dataa(\bancoRegistradores|registrador[26].registrador|out [31]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [31]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~653_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~654_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~654 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \bancoRegistradores|registrador[28].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[28].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[28].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[28].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \bancoRegistradores|registrador[16].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[16].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[16].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[16].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \bancoRegistradores|registrador[20].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[20].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[20].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[20].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~655 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & ((\bancoRegistradores|registrador[20].registrador|out [31]))) # (!\RegInstr|out [18] & 
// (\bancoRegistradores|registrador[16].registrador|out [31]))))

	.dataa(\bancoRegistradores|registrador[16].registrador|out [31]),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|registrador[20].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~655 .lut_mask = 16'hF2C2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \bancoRegistradores|registrador[24].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[24].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[24].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[24].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout  & ((\bancoRegistradores|registrador[28].registrador|out [31]) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout  & (((\bancoRegistradores|registrador[24].registrador|out [31] & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [31]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~655_combout ),
	.datac(\bancoRegistradores|registrador[24].registrador|out [31]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~656_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~657 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~654_combout ) # ((\RegInstr|out [16])))) # (!\RegInstr|out [17] & (((!\RegInstr|out [16] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~656_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~654_combout ),
	.datab(\RegInstr|out [17]),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~656_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~657 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \bancoRegistradores|registrador[17].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[17].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[17].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[17].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \bancoRegistradores|registrador[25].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[25].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[25].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[25].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~651 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[25].registrador|out [31]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[17].registrador|out [31] 
// & ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[25].registrador|out [31]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~651 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \bancoRegistradores|registrador[21].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[21].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[21].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[21].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \bancoRegistradores|registrador[29].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[29].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[29].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[29].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~652 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~652_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout  & ((\bancoRegistradores|registrador[29].registrador|out [31]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout  & (\bancoRegistradores|registrador[21].registrador|out [31])))) # (!\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout ))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~651_combout ),
	.datac(\bancoRegistradores|registrador[21].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[29].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~652 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \bancoRegistradores|registrador[31].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[31].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[31].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[31].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \bancoRegistradores|registrador[23].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[23].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[23].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[23].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \bancoRegistradores|registrador[27].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[27].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[27].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[27].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \bancoRegistradores|registrador[19].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[19].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[19].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[19].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~658 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout  = (\RegInstr|out [19] & ((\RegInstr|out [18]) # ((\bancoRegistradores|registrador[27].registrador|out [31])))) # (!\RegInstr|out [19] & (!\RegInstr|out [18] & 
// ((\bancoRegistradores|registrador[19].registrador|out [31]))))

	.dataa(\RegInstr|out [19]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[19].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~658 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~659 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~659_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout  & (\bancoRegistradores|registrador[31].registrador|out [31])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout  & ((\bancoRegistradores|registrador[23].registrador|out [31]))))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout ))))

	.dataa(\bancoRegistradores|registrador[31].registrador|out [31]),
	.datab(\RegInstr|out [18]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [31]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~658_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~659_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~659 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~660 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~660_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout  & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~659_combout ) # (!\RegInstr|out [16])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~652_combout  & (\RegInstr|out [16])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~657_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~652_combout ),
	.datac(\RegInstr|out [16]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~659_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~660_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~660 .lut_mask = 16'hEA4A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \bancoRegistradores|registrador[10].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \bancoRegistradores|registrador[8].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[8].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[8].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[8].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~663 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[10].registrador|out [31])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [31])))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[10].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[8].registrador|out [31]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~663 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \bancoRegistradores|registrador[11].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[11].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[11].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[11].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \bancoRegistradores|registrador[9].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[9].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[9].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[9].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~664 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~664_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout  & (((\bancoRegistradores|registrador[11].registrador|out [31])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout  & (\RegInstr|out [16] & ((\bancoRegistradores|registrador[9].registrador|out [31]))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~663_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[9].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~664_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~664 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \bancoRegistradores|registrador[3].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[3].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[3].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[3].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \bancoRegistradores|registrador[1].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[1].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[1].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[1].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \bancoRegistradores|registrador[0].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[0].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[0].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[0].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \bancoRegistradores|registrador[2].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[2].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[2].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[2].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~665 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout  = (\RegInstr|out [17] & (((\bancoRegistradores|registrador[2].registrador|out [31]) # (\RegInstr|out [16])))) # (!\RegInstr|out [17] & (\bancoRegistradores|registrador[0].registrador|out [31] & 
// ((!\RegInstr|out [16]))))

	.dataa(\bancoRegistradores|registrador[0].registrador|out [31]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [31]),
	.datac(\RegInstr|out [17]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~665 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout  & (\bancoRegistradores|registrador[3].registrador|out [31])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout  & ((\bancoRegistradores|registrador[1].registrador|out [31]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout ))))

	.dataa(\bancoRegistradores|registrador[3].registrador|out [31]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[1].registrador|out [31]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~665_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~666_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~667 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~664_combout ) # ((\RegInstr|out [18])))) # (!\RegInstr|out [19] & (((!\RegInstr|out [18] & 
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~666_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~664_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~666_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~667 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \bancoRegistradores|registrador[15].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[15].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[15].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[15].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \bancoRegistradores|registrador[14].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[14].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[14].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[14].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \bancoRegistradores|registrador[12].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[12].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[12].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[12].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \bancoRegistradores|registrador[13].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[13].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[13].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[13].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~668 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[13].registrador|out [31]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[12].registrador|out [31]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[12].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[13].registrador|out [31]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~668 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~669 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~669_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout  & (\bancoRegistradores|registrador[15].registrador|out [31])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout  & ((\bancoRegistradores|registrador[14].registrador|out [31]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout ))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [31]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [31]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~668_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~669_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~669 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \bancoRegistradores|registrador[7].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[7].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[7].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[7].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \bancoRegistradores|registrador[6].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[6].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[6].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[6].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \bancoRegistradores|registrador[4].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[4].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[4].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[4].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \bancoRegistradores|registrador[5].registrador|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[31]~31_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[5].registrador|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[5].registrador|out[31] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[5].registrador|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~661 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout  = (\RegInstr|out [17] & (((\RegInstr|out [16])))) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[5].registrador|out [31]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[4].registrador|out [31]))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [31]),
	.datad(\RegInstr|out [16]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~661 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout  & (\bancoRegistradores|registrador[7].registrador|out [31])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout  & ((\bancoRegistradores|registrador[6].registrador|out [31]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[7].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [31]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~661_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~662_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~670 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~670_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~669_combout ) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout  & (((\RegInstr|out [18] & \bancoRegistradores|muxB|muxOut|muxDois|out[31]~662_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~667_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~669_combout ),
	.datac(\RegInstr|out [18]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~662_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~670_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~670 .lut_mask = 16'hDA8A;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[31]~671 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[31]~671_combout  = (\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[31]~660_combout )) # (!\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[31]~670_combout )))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~660_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~670_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~671_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~671 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[31]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \RegB|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[31]~671_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[31] .is_wysiwyg = "true";
defparam \RegB|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \mux4_1|muxDois|out[31]~0 (
// Equation(s):
// \mux4_1|muxDois|out[31]~0_combout  = (\ALUSrcB[1]~input_o  & (((\RegInstr|out [15])))) # (!\ALUSrcB[1]~input_o  & (!\ALUSrcB[0]~input_o  & (\RegB|out [31])))

	.dataa(\ALUSrcB[1]~input_o ),
	.datab(\ALUSrcB[0]~input_o ),
	.datac(\RegB|out [31]),
	.datad(\RegInstr|out [15]),
	.cin(gnd),
	.combout(\mux4_1|muxDois|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_1|muxDois|out[31]~0 .lut_mask = 16'hBA10;
defparam \mux4_1|muxDois|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \mux4_2|muxDois|out[31]~6 (
// Equation(s):
// \mux4_2|muxDois|out[31]~6_combout  = (\PCSrc[0]~input_o  & ((\RegULA|out [31]))) # (!\PCSrc[0]~input_o  & (\ula|ula[31].ula|muxULA|muxDois|out~3_combout ))

	.dataa(\PCSrc[0]~input_o ),
	.datab(gnd),
	.datac(\ula|ula[31].ula|muxULA|muxDois|out~3_combout ),
	.datad(\RegULA|out [31]),
	.cin(gnd),
	.combout(\mux4_2|muxDois|out[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_2|muxDois|out[31]~6 .lut_mask = 16'hFA50;
defparam \mux4_2|muxDois|out[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \PC|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[31]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\PC|out[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[31] .is_wysiwyg = "true";
defparam \PC|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~10 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & (\bancoRegistradores|registrador[9].registrador|out [31])) # (!\RegInstr|out [21] & 
// ((\bancoRegistradores|registrador[8].registrador|out [31])))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~10 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~11 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~11_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout  & ((\bancoRegistradores|registrador[11].registrador|out [31]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout  & (\bancoRegistradores|registrador[10].registrador|out [31])))) # (!\RegInstr|out [22] & (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout ))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~10_combout ),
	.datac(\bancoRegistradores|registrador[10].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[11].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~11 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~12 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout  = (\RegInstr|out [21] & (((\RegInstr|out [22])))) # (!\RegInstr|out [21] & ((\RegInstr|out [22] & (\bancoRegistradores|registrador[6].registrador|out [31])) # (!\RegInstr|out [22] & 
// ((\bancoRegistradores|registrador[4].registrador|out [31])))))

	.dataa(\RegInstr|out [21]),
	.datab(\bancoRegistradores|registrador[6].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[4].registrador|out [31]),
	.datad(\RegInstr|out [22]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~12 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~13 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~13_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout  & ((\bancoRegistradores|registrador[7].registrador|out [31]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout  & (\bancoRegistradores|registrador[5].registrador|out [31])))) # (!\RegInstr|out [21] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout ))))

	.dataa(\bancoRegistradores|registrador[5].registrador|out [31]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[7].registrador|out [31]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~12_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~13 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~14 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout  = (\RegInstr|out [22] & (\RegInstr|out [21])) # (!\RegInstr|out [22] & ((\RegInstr|out [21] & ((\bancoRegistradores|registrador[1].registrador|out [31]))) # (!\RegInstr|out [21] & 
// (\bancoRegistradores|registrador[0].registrador|out [31]))))

	.dataa(\RegInstr|out [22]),
	.datab(\RegInstr|out [21]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~14 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~15 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~15_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout  & ((\bancoRegistradores|registrador[3].registrador|out [31]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout  & (\bancoRegistradores|registrador[2].registrador|out [31])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout ))))

	.dataa(\RegInstr|out [22]),
	.datab(\bancoRegistradores|registrador[2].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[3].registrador|out [31]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~14_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~15 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~16 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout  = (\RegInstr|out [23] & ((\RegInstr|out [24]) # ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~13_combout )))) # (!\RegInstr|out [23] & (!\RegInstr|out [24] & 
// ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~15_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~13_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~15_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~16 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~17 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout  = (\RegInstr|out [22] & ((\bancoRegistradores|registrador[14].registrador|out [31]) # ((\RegInstr|out [21])))) # (!\RegInstr|out [22] & (((\bancoRegistradores|registrador[12].registrador|out [31] 
// & !\RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[14].registrador|out [31]),
	.datab(\RegInstr|out [22]),
	.datac(\bancoRegistradores|registrador[12].registrador|out [31]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~17 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~18 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~18_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout  & ((\bancoRegistradores|registrador[15].registrador|out [31]) # ((!\RegInstr|out [21])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout  & (((\bancoRegistradores|registrador[13].registrador|out [31] & \RegInstr|out [21]))))

	.dataa(\bancoRegistradores|registrador[15].registrador|out [31]),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~17_combout ),
	.datac(\bancoRegistradores|registrador[13].registrador|out [31]),
	.datad(\RegInstr|out [21]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~18 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~19 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~19_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout  & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~18_combout ))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~11_combout )))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~11_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~16_combout ),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~18_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~19 .lut_mask = 16'hF838;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~2 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout  = (\RegInstr|out [24] & (\RegInstr|out [23])) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & ((\bancoRegistradores|registrador[21].registrador|out [31]))) # (!\RegInstr|out [23] & 
// (\bancoRegistradores|registrador[17].registrador|out [31]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[17].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[21].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~2 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~3 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~3_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout  & (((\bancoRegistradores|registrador[29].registrador|out [31])) # (!\RegInstr|out [24]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout  & (\RegInstr|out [24] & ((\bancoRegistradores|registrador[25].registrador|out [31]))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~2_combout ),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[29].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[25].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~3 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~4 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout  = (\RegInstr|out [23] & (((\RegInstr|out [24])))) # (!\RegInstr|out [23] & ((\RegInstr|out [24] & (\bancoRegistradores|registrador[24].registrador|out [31])) # (!\RegInstr|out [24] & 
// ((\bancoRegistradores|registrador[16].registrador|out [31])))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[24].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [31]),
	.datad(\RegInstr|out [24]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~4 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5_combout  = (\RegInstr|out [23] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout  & ((\bancoRegistradores|registrador[28].registrador|out [31]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout  & (\bancoRegistradores|registrador[20].registrador|out [31])))) # (!\RegInstr|out [23] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout ))))

	.dataa(\RegInstr|out [23]),
	.datab(\bancoRegistradores|registrador[20].registrador|out [31]),
	.datac(\bancoRegistradores|registrador[28].registrador|out [31]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~4_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~6 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout  = (\RegInstr|out [21] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~3_combout ) # ((\RegInstr|out [22])))) # (!\RegInstr|out [21] & (((!\RegInstr|out [22] & 
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~5_combout ))))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~3_combout ),
	.datab(\RegInstr|out [21]),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~6 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~0 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout  = (\RegInstr|out [24] & ((\RegInstr|out [23]) # ((\bancoRegistradores|registrador[26].registrador|out [31])))) # (!\RegInstr|out [24] & (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[18].registrador|out [31]))))

	.dataa(\RegInstr|out [24]),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[18].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~0 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~1 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~1_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout  & (((\bancoRegistradores|registrador[30].registrador|out [31])) # (!\RegInstr|out [23]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout  & (\RegInstr|out [23] & (\bancoRegistradores|registrador[22].registrador|out [31])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~0_combout ),
	.datab(\RegInstr|out [23]),
	.datac(\bancoRegistradores|registrador[22].registrador|out [31]),
	.datad(\bancoRegistradores|registrador[30].registrador|out [31]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~1 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~7 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout  = (\RegInstr|out [24] & (((\RegInstr|out [23])))) # (!\RegInstr|out [24] & ((\RegInstr|out [23] & (\bancoRegistradores|registrador[23].registrador|out [31])) # (!\RegInstr|out [23] & 
// ((\bancoRegistradores|registrador[19].registrador|out [31])))))

	.dataa(\bancoRegistradores|registrador[23].registrador|out [31]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[19].registrador|out [31]),
	.datad(\RegInstr|out [23]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~7 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~8 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~8_combout  = (\RegInstr|out [24] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout  & ((\bancoRegistradores|registrador[31].registrador|out [31]))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout  & (\bancoRegistradores|registrador[27].registrador|out [31])))) # (!\RegInstr|out [24] & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout ))))

	.dataa(\bancoRegistradores|registrador[27].registrador|out [31]),
	.datab(\RegInstr|out [24]),
	.datac(\bancoRegistradores|registrador[31].registrador|out [31]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~8 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~9 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~9_combout  = (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout  & (((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~8_combout ) # (!\RegInstr|out [22])))) # 
// (!\bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout  & (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~1_combout  & (\RegInstr|out [22])))

	.dataa(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~6_combout ),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~1_combout ),
	.datac(\RegInstr|out [22]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~8_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~9 .lut_mask = 16'hEA4A;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \bancoRegistradores|muxA|muxOut|muxDois|out[31]~20 (
// Equation(s):
// \bancoRegistradores|muxA|muxOut|muxDois|out[31]~20_combout  = (\RegInstr|out [25] & ((\bancoRegistradores|muxA|muxOut|muxDois|out[31]~9_combout ))) # (!\RegInstr|out [25] & (\bancoRegistradores|muxA|muxOut|muxDois|out[31]~19_combout ))

	.dataa(gnd),
	.datab(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~19_combout ),
	.datac(\RegInstr|out [25]),
	.datad(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~9_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~20 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|muxA|muxOut|muxDois|out[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \RegA|out[31] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxA|muxOut|muxDois|out[31]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|out[31] .is_wysiwyg = "true";
defparam \RegA|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \mux2_3|out[31]~0 (
// Equation(s):
// \mux2_3|out[31]~0_combout  = (\ALUSrcA~input_o  & ((\RegA|out [31]))) # (!\ALUSrcA~input_o  & (\PC|out [31]))

	.dataa(gnd),
	.datab(\PC|out [31]),
	.datac(\ALUSrcA~input_o ),
	.datad(\RegA|out [31]),
	.cin(gnd),
	.combout(\mux2_3|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[31]~0 .lut_mask = 16'hFC0C;
defparam \mux2_3|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \ula|ula[31].ula|muxULA|muxDois|out~0 (
// Equation(s):
// \ula|ula[31].ula|muxULA|muxDois|out~0_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & ((\mux4_1|muxDois|out[31]~0_combout  & (!\ula|ula[1].ula|muxULA|muxDois|out~0_combout  & !\mux2_3|out[31]~0_combout )) # (!\mux4_1|muxDois|out[31]~0_combout  
// & (\ula|ula[1].ula|muxULA|muxDois|out~0_combout  $ (\mux2_3|out[31]~0_combout ))))) # (!\ula|ula[1].ula|muxULA|muxDois|out~1_combout  & (((\ula|ula[1].ula|muxULA|muxDois|out~0_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~0_combout ),
	.datab(\ula|ula[1].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~0_combout ),
	.datad(\mux2_3|out[31]~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[31].ula|muxULA|muxDois|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[31].ula|muxULA|muxDois|out~0 .lut_mask = 16'h3478;
defparam \ula|ula[31].ula|muxULA|muxDois|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \ula|ula[31].ula|muxULA|muxDois|out~1 (
// Equation(s):
// \ula|ula[31].ula|muxULA|muxDois|out~1_combout  = (\ula|ula[31].ula|muxULA|muxDois|out~0_combout  & ((\mux2_3|out[31]~0_combout ) # ((\mux4_1|muxDois|out[31]~0_combout ) # (\ula|addSubSignal~0_combout )))) # (!\ula|ula[31].ula|muxULA|muxDois|out~0_combout  
// & (\mux2_3|out[31]~0_combout  & (\mux4_1|muxDois|out[31]~0_combout  & !\ula|addSubSignal~0_combout )))

	.dataa(\ula|ula[31].ula|muxULA|muxDois|out~0_combout ),
	.datab(\mux2_3|out[31]~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~0_combout ),
	.datad(\ula|addSubSignal~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[31].ula|muxULA|muxDois|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[31].ula|muxULA|muxDois|out~1 .lut_mask = 16'hAAE8;
defparam \ula|ula[31].ula|muxULA|muxDois|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \ula|ula[31].ula|muxULA|muxDois|out~2 (
// Equation(s):
// \ula|ula[31].ula|muxULA|muxDois|out~2_combout  = (\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & (((!\mux2_3|out[31]~0_combout )) # (!\mux4_1|muxDois|out[31]~0_combout ))) # (!\ula|ula[1].ula|muxULA|muxDois|out~2_combout  & 
// (((\ula|ula[31].ula|muxULA|muxDois|out~1_combout ))))

	.dataa(\mux4_1|muxDois|out[31]~0_combout ),
	.datab(\ula|ula[31].ula|muxULA|muxDois|out~1_combout ),
	.datac(\ula|ula[1].ula|muxULA|muxDois|out~2_combout ),
	.datad(\mux2_3|out[31]~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[31].ula|muxULA|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[31].ula|muxULA|muxDois|out~2 .lut_mask = 16'h5CFC;
defparam \ula|ula[31].ula|muxULA|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \ula|ula[30].ula|somadorULA|u3~0 (
// Equation(s):
// \ula|ula[30].ula|somadorULA|u3~0_combout  = (\mux2_3|out[30]~1_combout  & ((\ula|ula[29].ula|somadorULA|u3~0_combout ) # (\mux4_1|muxDois|out[31]~1_combout  $ (!\ula|addSubSignal~0_combout )))) # (!\mux2_3|out[30]~1_combout  & 
// (\ula|ula[29].ula|somadorULA|u3~0_combout  & (\mux4_1|muxDois|out[31]~1_combout  $ (!\ula|addSubSignal~0_combout ))))

	.dataa(\mux2_3|out[30]~1_combout ),
	.datab(\mux4_1|muxDois|out[31]~1_combout ),
	.datac(\ula|addSubSignal~0_combout ),
	.datad(\ula|ula[29].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[30].ula|somadorULA|u3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[30].ula|somadorULA|u3~0 .lut_mask = 16'hEB82;
defparam \ula|ula[30].ula|somadorULA|u3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \ula|ula[31].ula|somadorULA|u2|output_s0~0 (
// Equation(s):
// \ula|ula[31].ula|somadorULA|u2|output_s0~0_combout  = \ula|addSubSignal~0_combout  $ (\mux2_3|out[31]~0_combout  $ (\mux4_1|muxDois|out[31]~0_combout  $ (\ula|ula[30].ula|somadorULA|u3~0_combout )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\mux2_3|out[31]~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~0_combout ),
	.datad(\ula|ula[30].ula|somadorULA|u3~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[31].ula|somadorULA|u2|output_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[31].ula|somadorULA|u2|output_s0~0 .lut_mask = 16'h6996;
defparam \ula|ula[31].ula|somadorULA|u2|output_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \ula|ula[31].ula|muxULA|muxDois|out~3 (
// Equation(s):
// \ula|ula[31].ula|muxULA|muxDois|out~3_combout  = (\ALUControl[0]~input_o  & (\ula|ula[31].ula|muxULA|muxDois|out~2_combout )) # (!\ALUControl[0]~input_o  & ((\ALUControl[1]~input_o  & ((!\ula|ula[31].ula|somadorULA|u2|output_s0~0_combout ))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula[31].ula|muxULA|muxDois|out~2_combout ))))

	.dataa(\ula|ula[31].ula|muxULA|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula[31].ula|somadorULA|u2|output_s0~0_combout ),
	.cin(gnd),
	.combout(\ula|ula[31].ula|muxULA|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula[31].ula|muxULA|muxDois|out~3 .lut_mask = 16'h8ABA;
defparam \ula|ula[31].ula|muxULA|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \andPC~12 (
// Equation(s):
// \andPC~12_combout  = (\andPC~10_combout  & (!\ula|ula[30].ula|muxULA|muxDois|out~3_combout  & (\andPC~11_combout  & !\ula|ula[31].ula|muxULA|muxDois|out~3_combout )))

	.dataa(\andPC~10_combout ),
	.datab(\ula|ula[30].ula|muxULA|muxDois|out~3_combout ),
	.datac(\andPC~11_combout ),
	.datad(\ula|ula[31].ula|muxULA|muxDois|out~3_combout ),
	.cin(gnd),
	.combout(\andPC~12_combout ),
	.cout());
// synopsys translate_off
defparam \andPC~12 .lut_mask = 16'h0020;
defparam \andPC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb orPC(
// Equation(s):
// \orPC~combout  = (\PCWrite~input_o ) # ((\andPC~4_combout  & (\andPC~9_combout  & \andPC~12_combout )))

	.dataa(\PCWrite~input_o ),
	.datab(\andPC~4_combout ),
	.datac(\andPC~9_combout ),
	.datad(\andPC~12_combout ),
	.cin(gnd),
	.combout(\orPC~combout ),
	.cout());
// synopsys translate_off
defparam orPC.lut_mask = 16'hEAAA;
defparam orPC.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \PC|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\mux4_2|muxDois|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\PCSrc[1]~input_o ),
	.sload(gnd),
	.ena(\orPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[0] .is_wysiwyg = "true";
defparam \PC|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \mux2_3|out[0]~30 (
// Equation(s):
// \mux2_3|out[0]~30_combout  = (\ALUSrcA~input_o  & (\RegA|out [0])) # (!\ALUSrcA~input_o  & ((\PC|out [0])))

	.dataa(\ALUSrcA~input_o ),
	.datab(gnd),
	.datac(\RegA|out [0]),
	.datad(\PC|out [0]),
	.cin(gnd),
	.combout(\mux2_3|out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_3|out[0]~30 .lut_mask = 16'hF5A0;
defparam \mux2_3|out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~2 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~2_combout  = (\mux4_1|muxDois|out[0]~45_combout  & (((\ALUControl[0]~input_o  & !\ALUControl[2]~input_o )) # (!\mux2_3|out[0]~30_combout ))) # (!\mux4_1|muxDois|out[0]~45_combout  & ((\mux2_3|out[0]~30_combout ) # 
// ((\ALUControl[0]~input_o  & \ALUControl[2]~input_o ))))

	.dataa(\mux4_1|muxDois|out[0]~45_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ALUControl[2]~input_o ),
	.datad(\mux2_3|out[0]~30_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~2 .lut_mask = 16'h5DEA;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~3 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~3_combout  = \ula|addSubSignal~0_combout  $ (((\mux4_1|muxDois|out[31]~0_combout  $ (\mux2_3|out[31]~0_combout )) # (!\ALUControl[0]~input_o )))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\mux4_1|muxDois|out[31]~0_combout ),
	.datad(\mux2_3|out[31]~0_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~3 .lut_mask = 16'h9559;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~4 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~4_combout  = (\ula|ula0|muxULA|muxZero|muxDois|out~2_combout  & (\ALUControl[0]~input_o  $ ((!\ula|ula0|muxULA|muxZero|muxDois|out~3_combout )))) # (!\ula|ula0|muxULA|muxZero|muxDois|out~2_combout  & 
// (\ula|ula0|muxULA|muxZero|muxDois|out~3_combout  & ((\ALUControl[0]~input_o ) # (\mux2_3|out[0]~30_combout ))))

	.dataa(\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula0|muxULA|muxZero|muxDois|out~3_combout ),
	.datad(\mux2_3|out[0]~30_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~4 .lut_mask = 16'hD2C2;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~8 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~8_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[2]~input_o  & ((\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ))) # (!\ALUControl[2]~input_o  & (!\ula|ula0|muxULA|muxZero|muxDois|out~2_combout )))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ))

	.dataa(\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ),
	.datab(\ALUControl[2]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~8 .lut_mask = 16'hDA1A;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~6 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~6_combout  = (\ALUControl[0]~input_o  & (\ula|ula0|muxULA|muxZero|muxDois|out~8_combout )) # (!\ALUControl[0]~input_o  & ((\ula|ula0|muxULA|muxZero|muxDois|out~4_combout )))

	.dataa(gnd),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula0|muxULA|muxZero|muxDois|out~8_combout ),
	.datad(\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~6 .lut_mask = 16'hF3C0;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~5 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~5_combout  = (\ALUControl[1]~input_o  & ((\ALUControl[2]~input_o  & ((!\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ))) # (!\ALUControl[2]~input_o  & (!\ula|ula0|muxULA|muxZero|muxDois|out~2_combout )))) # 
// (!\ALUControl[1]~input_o  & (\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ))

	.dataa(\ula|ula0|muxULA|muxZero|muxDois|out~2_combout ),
	.datab(\ALUControl[2]~input_o ),
	.datac(\ALUControl[1]~input_o ),
	.datad(\ula|ula0|muxULA|muxZero|muxDois|out~4_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~5 .lut_mask = 16'h1ADA;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \ula|ula0|muxULA|muxZero|muxDois|out~7 (
// Equation(s):
// \ula|ula0|muxULA|muxZero|muxDois|out~7_combout  = (\ALUControl[0]~input_o  & ((\ula|ula[30].ula|somadorULA|u3~0_combout  & (\ula|ula0|muxULA|muxZero|muxDois|out~6_combout )) # (!\ula|ula[30].ula|somadorULA|u3~0_combout  & 
// ((\ula|ula0|muxULA|muxZero|muxDois|out~5_combout ))))) # (!\ALUControl[0]~input_o  & (\ula|ula0|muxULA|muxZero|muxDois|out~6_combout ))

	.dataa(\ula|ula0|muxULA|muxZero|muxDois|out~6_combout ),
	.datab(\ALUControl[0]~input_o ),
	.datac(\ula|ula[30].ula|somadorULA|u3~0_combout ),
	.datad(\ula|ula0|muxULA|muxZero|muxDois|out~5_combout ),
	.cin(gnd),
	.combout(\ula|ula0|muxULA|muxZero|muxDois|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ula0|muxULA|muxZero|muxDois|out~7 .lut_mask = 16'hAEA2;
defparam \ula|ula0|muxULA|muxZero|muxDois|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \RegULA|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\ula|ula0|muxULA|muxZero|muxDois|out~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegULA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegULA|out[0] .is_wysiwyg = "true";
defparam \RegULA|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \RegData|out[0]~feeder (
// Equation(s):
// \RegData|out[0]~feeder_combout  = \RD[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RD[0]~input_o ),
	.cin(gnd),
	.combout(\RegData|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegData|out[0]~feeder .lut_mask = 16'hFF00;
defparam \RegData|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \RegData|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\RegData|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegData|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegData|out[0] .is_wysiwyg = "true";
defparam \RegData|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \mux2_2|out[0]~0 (
// Equation(s):
// \mux2_2|out[0]~0_combout  = (\MemtoReg~input_o  & ((\RegData|out [0]))) # (!\MemtoReg~input_o  & (\RegULA|out [0]))

	.dataa(\RegULA|out [0]),
	.datab(gnd),
	.datac(\RegData|out [0]),
	.datad(\MemtoReg~input_o ),
	.cin(gnd),
	.combout(\mux2_2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_2|out[0]~0 .lut_mask = 16'hF0AA;
defparam \mux2_2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \bancoRegistradores|registrador[10].registrador|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux2_2|out[0]~0_combout ),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|decoder|and00~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoRegistradores|registrador[10].registrador|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoRegistradores|registrador[10].registrador|out[0] .is_wysiwyg = "true";
defparam \bancoRegistradores|registrador[10].registrador|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~10 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout  = (\RegInstr|out [16] & ((\RegInstr|out [17]) # ((\bancoRegistradores|registrador[9].registrador|out [0])))) # (!\RegInstr|out [16] & (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[8].registrador|out [0]))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[9].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[8].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~10 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~11 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~11_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout  & ((\bancoRegistradores|registrador[11].registrador|out [0]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout  & (\bancoRegistradores|registrador[10].registrador|out [0])))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout ))))

	.dataa(\bancoRegistradores|registrador[10].registrador|out [0]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[11].registrador|out [0]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~10_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~11 .lut_mask = 16'hF388;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~17 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout  = (\RegInstr|out [16] & (\RegInstr|out [17])) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & (\bancoRegistradores|registrador[14].registrador|out [0])) # (!\RegInstr|out [17] & 
// ((\bancoRegistradores|registrador[12].registrador|out [0])))))

	.dataa(\RegInstr|out [16]),
	.datab(\RegInstr|out [17]),
	.datac(\bancoRegistradores|registrador[14].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[12].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~17 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~18 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~18_combout  = (\RegInstr|out [16] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout  & (\bancoRegistradores|registrador[15].registrador|out [0])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout  & ((\bancoRegistradores|registrador[13].registrador|out [0]))))) # (!\RegInstr|out [16] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout ))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[15].registrador|out [0]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~17_combout ),
	.datad(\bancoRegistradores|registrador[13].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~18 .lut_mask = 16'hDAD0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~12 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout  = (\RegInstr|out [16] & (((\RegInstr|out [17])))) # (!\RegInstr|out [16] & ((\RegInstr|out [17] & ((\bancoRegistradores|registrador[6].registrador|out [0]))) # (!\RegInstr|out [17] & 
// (\bancoRegistradores|registrador[4].registrador|out [0]))))

	.dataa(\RegInstr|out [16]),
	.datab(\bancoRegistradores|registrador[4].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[6].registrador|out [0]),
	.datad(\RegInstr|out [17]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~12 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~13 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~13_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout  & (((\bancoRegistradores|registrador[7].registrador|out [0])) # (!\RegInstr|out [16]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout  & (\RegInstr|out [16] & (\bancoRegistradores|registrador[5].registrador|out [0])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~12_combout ),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[5].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[7].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~13 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~14 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & ((\bancoRegistradores|registrador[1].registrador|out [0]))) # (!\RegInstr|out [16] & 
// (\bancoRegistradores|registrador[0].registrador|out [0]))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|registrador[0].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[1].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~14 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~15 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~15_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout  & (\bancoRegistradores|registrador[3].registrador|out [0])) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout  & ((\bancoRegistradores|registrador[2].registrador|out [0]))))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|registrador[3].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[2].registrador|out [0]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~14_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~15 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~16 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout  = (\RegInstr|out [19] & (((\RegInstr|out [18])))) # (!\RegInstr|out [19] & ((\RegInstr|out [18] & (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~13_combout )) # (!\RegInstr|out [18] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~15_combout )))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~13_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~15_combout ),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~16 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~19 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~19_combout  = (\RegInstr|out [19] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~18_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~11_combout )))) # (!\RegInstr|out [19] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout ))))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~11_combout ),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~18_combout ),
	.datac(\RegInstr|out [19]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~16_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~19 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~0 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout  = (\RegInstr|out [19] & (((\bancoRegistradores|registrador[26].registrador|out [0]) # (\RegInstr|out [18])))) # (!\RegInstr|out [19] & (\bancoRegistradores|registrador[18].registrador|out [0] & 
// ((!\RegInstr|out [18]))))

	.dataa(\RegInstr|out [19]),
	.datab(\bancoRegistradores|registrador[18].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[26].registrador|out [0]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~0 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~1 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~1_combout  = (\RegInstr|out [18] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout  & ((\bancoRegistradores|registrador[30].registrador|out [0]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout  & (\bancoRegistradores|registrador[22].registrador|out [0])))) # (!\RegInstr|out [18] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout ))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[22].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[30].registrador|out [0]),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~1 .lut_mask = 16'hF588;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~2 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[21].registrador|out [0]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[17].registrador|out [0] & 
// ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[17].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[21].registrador|out [0]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~2 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~3 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~3_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout  & ((\bancoRegistradores|registrador[29].registrador|out [0]) # ((!\RegInstr|out [19])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout  & (((\bancoRegistradores|registrador[25].registrador|out [0] & \RegInstr|out [19]))))

	.dataa(\bancoRegistradores|registrador[29].registrador|out [0]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~2_combout ),
	.datac(\bancoRegistradores|registrador[25].registrador|out [0]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~3 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~4 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout  = (\RegInstr|out [18] & (\RegInstr|out [19])) # (!\RegInstr|out [18] & ((\RegInstr|out [19] & ((\bancoRegistradores|registrador[24].registrador|out [0]))) # (!\RegInstr|out [19] & 
// (\bancoRegistradores|registrador[16].registrador|out [0]))))

	.dataa(\RegInstr|out [18]),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[16].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[24].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~4 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~5 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~5_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout  & ((\bancoRegistradores|registrador[28].registrador|out [0]) # ((!\RegInstr|out [18])))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout  & (((\bancoRegistradores|registrador[20].registrador|out [0] & \RegInstr|out [18]))))

	.dataa(\bancoRegistradores|registrador[28].registrador|out [0]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~4_combout ),
	.datac(\bancoRegistradores|registrador[20].registrador|out [0]),
	.datad(\RegInstr|out [18]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~5 .lut_mask = 16'hB8CC;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~6 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout  = (\RegInstr|out [17] & (\RegInstr|out [16])) # (!\RegInstr|out [17] & ((\RegInstr|out [16] & (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~3_combout )) # (!\RegInstr|out [16] & 
// ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~5_combout )))))

	.dataa(\RegInstr|out [17]),
	.datab(\RegInstr|out [16]),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~3_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~6 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~7 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout  = (\RegInstr|out [18] & (((\bancoRegistradores|registrador[23].registrador|out [0]) # (\RegInstr|out [19])))) # (!\RegInstr|out [18] & (\bancoRegistradores|registrador[19].registrador|out [0] & 
// ((!\RegInstr|out [19]))))

	.dataa(\RegInstr|out [18]),
	.datab(\bancoRegistradores|registrador[19].registrador|out [0]),
	.datac(\bancoRegistradores|registrador[23].registrador|out [0]),
	.datad(\RegInstr|out [19]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~7 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~8 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~8_combout  = (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout  & (((\bancoRegistradores|registrador[31].registrador|out [0])) # (!\RegInstr|out [19]))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout  & (\RegInstr|out [19] & (\bancoRegistradores|registrador[27].registrador|out [0])))

	.dataa(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~7_combout ),
	.datab(\RegInstr|out [19]),
	.datac(\bancoRegistradores|registrador[27].registrador|out [0]),
	.datad(\bancoRegistradores|registrador[31].registrador|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~8 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~9 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~9_combout  = (\RegInstr|out [17] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout  & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~8_combout ))) # 
// (!\bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout  & (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~1_combout )))) # (!\RegInstr|out [17] & (((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout ))))

	.dataa(\RegInstr|out [17]),
	.datab(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~1_combout ),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~6_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~8_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~9 .lut_mask = 16'hF858;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \bancoRegistradores|muxB|muxOut|muxDois|out[0]~20 (
// Equation(s):
// \bancoRegistradores|muxB|muxOut|muxDois|out[0]~20_combout  = (\RegInstr|out [20] & ((\bancoRegistradores|muxB|muxOut|muxDois|out[0]~9_combout ))) # (!\RegInstr|out [20] & (\bancoRegistradores|muxB|muxOut|muxDois|out[0]~19_combout ))

	.dataa(\RegInstr|out [20]),
	.datab(gnd),
	.datac(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~19_combout ),
	.datad(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~9_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~20 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|muxB|muxOut|muxDois|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \RegB|out[0] (
	.clk(\ck~inputclkctrl_outclk ),
	.d(\bancoRegistradores|muxB|muxOut|muxDois|out[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|out[0] .is_wysiwyg = "true";
defparam \RegB|out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \IorD~input (
	.i(IorD),
	.ibar(gnd),
	.o(\IorD~input_o ));
// synopsys translate_off
defparam \IorD~input .bus_hold = "false";
defparam \IorD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \mux2_1|out[0]~0 (
// Equation(s):
// \mux2_1|out[0]~0_combout  = (\IorD~input_o  & (\RegULA|out [0])) # (!\IorD~input_o  & ((\PC|out [0])))

	.dataa(\RegULA|out [0]),
	.datab(gnd),
	.datac(\IorD~input_o ),
	.datad(\PC|out [0]),
	.cin(gnd),
	.combout(\mux2_1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[0]~0 .lut_mask = 16'hAFA0;
defparam \mux2_1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \mux2_1|out[1]~1 (
// Equation(s):
// \mux2_1|out[1]~1_combout  = (\IorD~input_o  & (\RegULA|out [1])) # (!\IorD~input_o  & ((\PC|out [1])))

	.dataa(\RegULA|out [1]),
	.datab(\PC|out [1]),
	.datac(gnd),
	.datad(\IorD~input_o ),
	.cin(gnd),
	.combout(\mux2_1|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[1]~1 .lut_mask = 16'hAACC;
defparam \mux2_1|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \mux2_1|out[2]~2 (
// Equation(s):
// \mux2_1|out[2]~2_combout  = (\IorD~input_o  & ((\RegULA|out [2]))) # (!\IorD~input_o  & (\PC|out [2]))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\PC|out [2]),
	.datad(\RegULA|out [2]),
	.cin(gnd),
	.combout(\mux2_1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[2]~2 .lut_mask = 16'hFC30;
defparam \mux2_1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \mux2_1|out[3]~3 (
// Equation(s):
// \mux2_1|out[3]~3_combout  = (\IorD~input_o  & ((\RegULA|out [3]))) # (!\IorD~input_o  & (\PC|out [3]))

	.dataa(\PC|out [3]),
	.datab(gnd),
	.datac(\IorD~input_o ),
	.datad(\RegULA|out [3]),
	.cin(gnd),
	.combout(\mux2_1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[3]~3 .lut_mask = 16'hFA0A;
defparam \mux2_1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \mux2_1|out[4]~4 (
// Equation(s):
// \mux2_1|out[4]~4_combout  = (\IorD~input_o  & ((\RegULA|out [4]))) # (!\IorD~input_o  & (\PC|out [4]))

	.dataa(gnd),
	.datab(\PC|out [4]),
	.datac(\IorD~input_o ),
	.datad(\RegULA|out [4]),
	.cin(gnd),
	.combout(\mux2_1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[4]~4 .lut_mask = 16'hFC0C;
defparam \mux2_1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \mux2_1|out[5]~5 (
// Equation(s):
// \mux2_1|out[5]~5_combout  = (\IorD~input_o  & ((\RegULA|out [5]))) # (!\IorD~input_o  & (\PC|out [5]))

	.dataa(\IorD~input_o ),
	.datab(\PC|out [5]),
	.datac(gnd),
	.datad(\RegULA|out [5]),
	.cin(gnd),
	.combout(\mux2_1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[5]~5 .lut_mask = 16'hEE44;
defparam \mux2_1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \mux2_1|out[6]~6 (
// Equation(s):
// \mux2_1|out[6]~6_combout  = (\IorD~input_o  & ((\RegULA|out [6]))) # (!\IorD~input_o  & (\PC|out [6]))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\PC|out [6]),
	.datad(\RegULA|out [6]),
	.cin(gnd),
	.combout(\mux2_1|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[6]~6 .lut_mask = 16'hFC30;
defparam \mux2_1|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \mux2_1|out[7]~7 (
// Equation(s):
// \mux2_1|out[7]~7_combout  = (\IorD~input_o  & ((\RegULA|out [7]))) # (!\IorD~input_o  & (\PC|out [7]))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\PC|out [7]),
	.datad(\RegULA|out [7]),
	.cin(gnd),
	.combout(\mux2_1|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[7]~7 .lut_mask = 16'hFC30;
defparam \mux2_1|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \mux2_1|out[8]~8 (
// Equation(s):
// \mux2_1|out[8]~8_combout  = (\IorD~input_o  & (\RegULA|out [8])) # (!\IorD~input_o  & ((\PC|out [8])))

	.dataa(\IorD~input_o ),
	.datab(\RegULA|out [8]),
	.datac(gnd),
	.datad(\PC|out [8]),
	.cin(gnd),
	.combout(\mux2_1|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[8]~8 .lut_mask = 16'hDD88;
defparam \mux2_1|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \mux2_1|out[9]~9 (
// Equation(s):
// \mux2_1|out[9]~9_combout  = (\IorD~input_o  & (\RegULA|out [9])) # (!\IorD~input_o  & ((\PC|out [9])))

	.dataa(gnd),
	.datab(\RegULA|out [9]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [9]),
	.cin(gnd),
	.combout(\mux2_1|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[9]~9 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \mux2_1|out[10]~10 (
// Equation(s):
// \mux2_1|out[10]~10_combout  = (\IorD~input_o  & (\RegULA|out [10])) # (!\IorD~input_o  & ((\PC|out [10])))

	.dataa(\IorD~input_o ),
	.datab(gnd),
	.datac(\RegULA|out [10]),
	.datad(\PC|out [10]),
	.cin(gnd),
	.combout(\mux2_1|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[10]~10 .lut_mask = 16'hF5A0;
defparam \mux2_1|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \mux2_1|out[11]~11 (
// Equation(s):
// \mux2_1|out[11]~11_combout  = (\IorD~input_o  & (\RegULA|out [11])) # (!\IorD~input_o  & ((\PC|out [11])))

	.dataa(\RegULA|out [11]),
	.datab(\PC|out [11]),
	.datac(\IorD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux2_1|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[11]~11 .lut_mask = 16'hACAC;
defparam \mux2_1|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \mux2_1|out[12]~12 (
// Equation(s):
// \mux2_1|out[12]~12_combout  = (\IorD~input_o  & (\RegULA|out [12])) # (!\IorD~input_o  & ((\PC|out [12])))

	.dataa(gnd),
	.datab(\RegULA|out [12]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [12]),
	.cin(gnd),
	.combout(\mux2_1|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[12]~12 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \mux2_1|out[13]~13 (
// Equation(s):
// \mux2_1|out[13]~13_combout  = (\IorD~input_o  & ((\RegULA|out [13]))) # (!\IorD~input_o  & (\PC|out [13]))

	.dataa(gnd),
	.datab(\PC|out [13]),
	.datac(\IorD~input_o ),
	.datad(\RegULA|out [13]),
	.cin(gnd),
	.combout(\mux2_1|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[13]~13 .lut_mask = 16'hFC0C;
defparam \mux2_1|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \mux2_1|out[14]~14 (
// Equation(s):
// \mux2_1|out[14]~14_combout  = (\IorD~input_o  & (\RegULA|out [14])) # (!\IorD~input_o  & ((\PC|out [14])))

	.dataa(gnd),
	.datab(\RegULA|out [14]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [14]),
	.cin(gnd),
	.combout(\mux2_1|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[14]~14 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \mux2_1|out[15]~15 (
// Equation(s):
// \mux2_1|out[15]~15_combout  = (\IorD~input_o  & (\RegULA|out [15])) # (!\IorD~input_o  & ((\PC|out [15])))

	.dataa(gnd),
	.datab(\RegULA|out [15]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [15]),
	.cin(gnd),
	.combout(\mux2_1|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[15]~15 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \mux2_1|out[16]~16 (
// Equation(s):
// \mux2_1|out[16]~16_combout  = (\IorD~input_o  & (\RegULA|out [16])) # (!\IorD~input_o  & ((\PC|out [16])))

	.dataa(gnd),
	.datab(\RegULA|out [16]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [16]),
	.cin(gnd),
	.combout(\mux2_1|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[16]~16 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \mux2_1|out[17]~17 (
// Equation(s):
// \mux2_1|out[17]~17_combout  = (\IorD~input_o  & ((\RegULA|out [17]))) # (!\IorD~input_o  & (\PC|out [17]))

	.dataa(\PC|out [17]),
	.datab(\IorD~input_o ),
	.datac(gnd),
	.datad(\RegULA|out [17]),
	.cin(gnd),
	.combout(\mux2_1|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[17]~17 .lut_mask = 16'hEE22;
defparam \mux2_1|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \mux2_1|out[18]~18 (
// Equation(s):
// \mux2_1|out[18]~18_combout  = (\IorD~input_o  & ((\RegULA|out [18]))) # (!\IorD~input_o  & (\PC|out [18]))

	.dataa(\PC|out [18]),
	.datab(\RegULA|out [18]),
	.datac(\IorD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux2_1|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[18]~18 .lut_mask = 16'hCACA;
defparam \mux2_1|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \mux2_1|out[19]~19 (
// Equation(s):
// \mux2_1|out[19]~19_combout  = (\IorD~input_o  & ((\RegULA|out [19]))) # (!\IorD~input_o  & (\PC|out [19]))

	.dataa(\IorD~input_o ),
	.datab(gnd),
	.datac(\PC|out [19]),
	.datad(\RegULA|out [19]),
	.cin(gnd),
	.combout(\mux2_1|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[19]~19 .lut_mask = 16'hFA50;
defparam \mux2_1|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \mux2_1|out[20]~20 (
// Equation(s):
// \mux2_1|out[20]~20_combout  = (\IorD~input_o  & (\RegULA|out [20])) # (!\IorD~input_o  & ((\PC|out [20])))

	.dataa(gnd),
	.datab(\RegULA|out [20]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [20]),
	.cin(gnd),
	.combout(\mux2_1|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[20]~20 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \mux2_1|out[21]~21 (
// Equation(s):
// \mux2_1|out[21]~21_combout  = (\IorD~input_o  & ((\RegULA|out [21]))) # (!\IorD~input_o  & (\PC|out [21]))

	.dataa(\IorD~input_o ),
	.datab(gnd),
	.datac(\PC|out [21]),
	.datad(\RegULA|out [21]),
	.cin(gnd),
	.combout(\mux2_1|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[21]~21 .lut_mask = 16'hFA50;
defparam \mux2_1|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \mux2_1|out[22]~22 (
// Equation(s):
// \mux2_1|out[22]~22_combout  = (\IorD~input_o  & ((\RegULA|out [22]))) # (!\IorD~input_o  & (\PC|out [22]))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\PC|out [22]),
	.datad(\RegULA|out [22]),
	.cin(gnd),
	.combout(\mux2_1|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[22]~22 .lut_mask = 16'hFC30;
defparam \mux2_1|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \mux2_1|out[23]~23 (
// Equation(s):
// \mux2_1|out[23]~23_combout  = (\IorD~input_o  & (\RegULA|out [23])) # (!\IorD~input_o  & ((\PC|out [23])))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\RegULA|out [23]),
	.datad(\PC|out [23]),
	.cin(gnd),
	.combout(\mux2_1|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[23]~23 .lut_mask = 16'hF3C0;
defparam \mux2_1|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \mux2_1|out[24]~24 (
// Equation(s):
// \mux2_1|out[24]~24_combout  = (\IorD~input_o  & ((\RegULA|out [24]))) # (!\IorD~input_o  & (\PC|out [24]))

	.dataa(\IorD~input_o ),
	.datab(gnd),
	.datac(\PC|out [24]),
	.datad(\RegULA|out [24]),
	.cin(gnd),
	.combout(\mux2_1|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[24]~24 .lut_mask = 16'hFA50;
defparam \mux2_1|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \mux2_1|out[25]~25 (
// Equation(s):
// \mux2_1|out[25]~25_combout  = (\IorD~input_o  & (\RegULA|out [25])) # (!\IorD~input_o  & ((\PC|out [25])))

	.dataa(\RegULA|out [25]),
	.datab(\IorD~input_o ),
	.datac(gnd),
	.datad(\PC|out [25]),
	.cin(gnd),
	.combout(\mux2_1|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[25]~25 .lut_mask = 16'hBB88;
defparam \mux2_1|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \mux2_1|out[26]~26 (
// Equation(s):
// \mux2_1|out[26]~26_combout  = (\IorD~input_o  & ((\RegULA|out [26]))) # (!\IorD~input_o  & (\PC|out [26]))

	.dataa(gnd),
	.datab(\PC|out [26]),
	.datac(\IorD~input_o ),
	.datad(\RegULA|out [26]),
	.cin(gnd),
	.combout(\mux2_1|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[26]~26 .lut_mask = 16'hFC0C;
defparam \mux2_1|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \mux2_1|out[27]~27 (
// Equation(s):
// \mux2_1|out[27]~27_combout  = (\IorD~input_o  & ((\RegULA|out [27]))) # (!\IorD~input_o  & (\PC|out [27]))

	.dataa(\PC|out [27]),
	.datab(gnd),
	.datac(\IorD~input_o ),
	.datad(\RegULA|out [27]),
	.cin(gnd),
	.combout(\mux2_1|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[27]~27 .lut_mask = 16'hFA0A;
defparam \mux2_1|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \mux2_1|out[28]~28 (
// Equation(s):
// \mux2_1|out[28]~28_combout  = (\IorD~input_o  & (\RegULA|out [28])) # (!\IorD~input_o  & ((\PC|out [28])))

	.dataa(\IorD~input_o ),
	.datab(\RegULA|out [28]),
	.datac(gnd),
	.datad(\PC|out [28]),
	.cin(gnd),
	.combout(\mux2_1|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[28]~28 .lut_mask = 16'hDD88;
defparam \mux2_1|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \mux2_1|out[29]~29 (
// Equation(s):
// \mux2_1|out[29]~29_combout  = (\IorD~input_o  & (\RegULA|out [29])) # (!\IorD~input_o  & ((\PC|out [29])))

	.dataa(\RegULA|out [29]),
	.datab(gnd),
	.datac(\IorD~input_o ),
	.datad(\PC|out [29]),
	.cin(gnd),
	.combout(\mux2_1|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[29]~29 .lut_mask = 16'hAFA0;
defparam \mux2_1|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \mux2_1|out[30]~30 (
// Equation(s):
// \mux2_1|out[30]~30_combout  = (\IorD~input_o  & (\RegULA|out [30])) # (!\IorD~input_o  & ((\PC|out [30])))

	.dataa(gnd),
	.datab(\RegULA|out [30]),
	.datac(\IorD~input_o ),
	.datad(\PC|out [30]),
	.cin(gnd),
	.combout(\mux2_1|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[30]~30 .lut_mask = 16'hCFC0;
defparam \mux2_1|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \mux2_1|out[31]~31 (
// Equation(s):
// \mux2_1|out[31]~31_combout  = (\IorD~input_o  & ((\RegULA|out [31]))) # (!\IorD~input_o  & (\PC|out [31]))

	.dataa(gnd),
	.datab(\IorD~input_o ),
	.datac(\PC|out [31]),
	.datad(\RegULA|out [31]),
	.cin(gnd),
	.combout(\mux2_1|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux2_1|out[31]~31 .lut_mask = 16'hFC30;
defparam \mux2_1|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \ula|overflowDetector (
// Equation(s):
// \ula|overflowDetector~combout  = (\ula|ula[30].ula|somadorULA|u3~0_combout  & (!\mux2_3|out[31]~0_combout  & (\ula|addSubSignal~0_combout  $ (\mux4_1|muxDois|out[31]~0_combout )))) # (!\ula|ula[30].ula|somadorULA|u3~0_combout  & (\mux2_3|out[31]~0_combout 
//  & (\ula|addSubSignal~0_combout  $ (!\mux4_1|muxDois|out[31]~0_combout ))))

	.dataa(\ula|addSubSignal~0_combout ),
	.datab(\ula|ula[30].ula|somadorULA|u3~0_combout ),
	.datac(\mux4_1|muxDois|out[31]~0_combout ),
	.datad(\mux2_3|out[31]~0_combout ),
	.cin(gnd),
	.combout(\ula|overflowDetector~combout ),
	.cout());
// synopsys translate_off
defparam \ula|overflowDetector .lut_mask = 16'h2148;
defparam \ula|overflowDetector .sum_lutc_input = "datac";
// synopsys translate_on

assign WD[0] = \WD[0]~output_o ;

assign WD[1] = \WD[1]~output_o ;

assign WD[2] = \WD[2]~output_o ;

assign WD[3] = \WD[3]~output_o ;

assign WD[4] = \WD[4]~output_o ;

assign WD[5] = \WD[5]~output_o ;

assign WD[6] = \WD[6]~output_o ;

assign WD[7] = \WD[7]~output_o ;

assign WD[8] = \WD[8]~output_o ;

assign WD[9] = \WD[9]~output_o ;

assign WD[10] = \WD[10]~output_o ;

assign WD[11] = \WD[11]~output_o ;

assign WD[12] = \WD[12]~output_o ;

assign WD[13] = \WD[13]~output_o ;

assign WD[14] = \WD[14]~output_o ;

assign WD[15] = \WD[15]~output_o ;

assign WD[16] = \WD[16]~output_o ;

assign WD[17] = \WD[17]~output_o ;

assign WD[18] = \WD[18]~output_o ;

assign WD[19] = \WD[19]~output_o ;

assign WD[20] = \WD[20]~output_o ;

assign WD[21] = \WD[21]~output_o ;

assign WD[22] = \WD[22]~output_o ;

assign WD[23] = \WD[23]~output_o ;

assign WD[24] = \WD[24]~output_o ;

assign WD[25] = \WD[25]~output_o ;

assign WD[26] = \WD[26]~output_o ;

assign WD[27] = \WD[27]~output_o ;

assign WD[28] = \WD[28]~output_o ;

assign WD[29] = \WD[29]~output_o ;

assign WD[30] = \WD[30]~output_o ;

assign WD[31] = \WD[31]~output_o ;

assign Adr[0] = \Adr[0]~output_o ;

assign Adr[1] = \Adr[1]~output_o ;

assign Adr[2] = \Adr[2]~output_o ;

assign Adr[3] = \Adr[3]~output_o ;

assign Adr[4] = \Adr[4]~output_o ;

assign Adr[5] = \Adr[5]~output_o ;

assign Adr[6] = \Adr[6]~output_o ;

assign Adr[7] = \Adr[7]~output_o ;

assign Adr[8] = \Adr[8]~output_o ;

assign Adr[9] = \Adr[9]~output_o ;

assign Adr[10] = \Adr[10]~output_o ;

assign Adr[11] = \Adr[11]~output_o ;

assign Adr[12] = \Adr[12]~output_o ;

assign Adr[13] = \Adr[13]~output_o ;

assign Adr[14] = \Adr[14]~output_o ;

assign Adr[15] = \Adr[15]~output_o ;

assign Adr[16] = \Adr[16]~output_o ;

assign Adr[17] = \Adr[17]~output_o ;

assign Adr[18] = \Adr[18]~output_o ;

assign Adr[19] = \Adr[19]~output_o ;

assign Adr[20] = \Adr[20]~output_o ;

assign Adr[21] = \Adr[21]~output_o ;

assign Adr[22] = \Adr[22]~output_o ;

assign Adr[23] = \Adr[23]~output_o ;

assign Adr[24] = \Adr[24]~output_o ;

assign Adr[25] = \Adr[25]~output_o ;

assign Adr[26] = \Adr[26]~output_o ;

assign Adr[27] = \Adr[27]~output_o ;

assign Adr[28] = \Adr[28]~output_o ;

assign Adr[29] = \Adr[29]~output_o ;

assign Adr[30] = \Adr[30]~output_o ;

assign Adr[31] = \Adr[31]~output_o ;

assign overflow = \overflow~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
