// Licensed under the Apache-2.0 license

//! Integration test for NWP DCCM — validates data integrity across DCCM.

#[cfg(test)]
mod test {
    use crate::test::{start_runtime_hw_model, TestParams, TEST_LOCK};
    use mcu_hw_model::McuHwModel;

    #[test]
    #[cfg_attr(feature = "fpga_realtime", ignore)]
    fn test_nwp_dccm() {
        let lock = TEST_LOCK.lock().unwrap();
        lock.fetch_add(1, std::sync::atomic::Ordering::Relaxed);

        let mut hw = start_runtime_hw_model(TestParams {
            include_network_rom: true,
            network_feature: Some("test-dccm"),
            rom_only: true,
            ..Default::default()
        });

        assert!(
            hw.has_network_cpu(),
            "Network CPU should be initialized"
        );

        // DCCM test writes many patterns — give it more cycles
        const MAX_CYCLES: u64 = 500_000;
        hw.step_until(|m| {
            if m.cycle_count() >= MAX_CYCLES {
                return true;
            }
            if let Some(output) = m.network_uart_output() {
                if output.contains("NWP DCCM test PASS")
                    || output.contains("NWP DCCM test FAIL")
                {
                    return true;
                }
            }
            false
        });

        let output = hw
            .network_uart_output()
            .expect("Network CPU should have UART output");
        println!("NWP UART output:\n{}", output);

        assert!(
            output.contains("NWP DCCM test PASS"),
            "NWP DCCM integrity test should pass"
        );

        lock.fetch_add(1, std::sync::atomic::Ordering::Relaxed);
    }
}
