<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>DDS II</title></head>
<body class="markdown-body">
<h1>DDS II</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  DDS II <br />
<strong>Vendor:</strong>  GOWIN Semiconductor  </p>
<h2>Summary</h2>
<p>Gowin DDS II IP implements the function of Direct Digital Synthesizer (DDS). The core supports sine, cosine, or quadrature output functions with an output sampling resolution of 4 to 25 bits, and a phase output function is also supported. The core can be configured individually as a phase generator and a sine-cosine lookup table. The core supports time-multiplexing up to 16 channels. The core enables high dynamic range signals with minimal FPGA resources through Phase Dithering and Taylor Series Correction options. The core also has an optional phase offset capability.</p>
<h2>Reference</h2>
<ul>
<li><a href="http://www.gowinsemi.com.cn/enrollment_view.aspx?Typeld=67&amp;Id=961&amp;FId=t27:67:27#IP">Reference documents(CN)</a> - IP reference designs and user guide  </li>
<li><a href="https://www.gowinsemi.com/en/support/ip_detail/138/">Reference documents(EN)</a> - IP reference designs and user guide  </li>
</ul>
</body>
</html>
