============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 27 2024  11:13:43 am
  Module:                 alu
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential            16 0.000    0.0      5.456    37.4 
logic                 80 0.000    0.0      9.133    62.6 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                 96 0.000    0.0     14.588   100.0 

