# -VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
 Day 1
 
Running interactive openlane
![1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/8fa5686a-5776-4a38-82e3-00f420d6f2a0)

Importing package 
![2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/35b39770-6257-4f68-8819-da43ada23de5)

Preparing design
![3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/c54262e9-9736-4562-91dc-cccd8f3e7594)

Running Synthesis
![4](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/8ce8be06-da7c-4292-bff7-c1488d1a6b16)

Day 2: Floorplanning with open lane

Using the command run_floorplan
![2_1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/04b633c6-89da-49f9-8f3b-dcbddf5444ad)

Using magic t
![2_2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/bcae9d3c-ae5a-4710-967f-45205f13f50b)

Running placement
![2_3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/b25a6032-91a3-4d31-be52-a8da93468858)

Day 3

IO placer revision
![3_1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/afa830e5-29ca-4bc7-997b-60870102e60b)

Git clone vsdstdcelldesign
![3_2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/b5984821-87c1-4c93-a089-d353fbc24080)
![3_3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/721671e1-d5cc-455e-9c0c-ef6ed6410716)

Intro to basic layer layout and LEF using inverter
![3_4](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/1d513cf0-5780-4c81-aaa7-3d90769be7f2)
