{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609590889845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609590889846 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spin_sensor_top 5CEBA4F23C8 " "Selected device 5CEBA4F23C8 for design \"spin_sensor_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609590889909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609590889978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609590889978 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk " "LOCKED port on the PLL is not properly connected on instance \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1609590890066 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|pll_fclk " "LOCKED port on the PLL is not properly connected on instance \"axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|pll_fclk\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1609590890100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609590890417 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609590890446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609590890881 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1609590891052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "179 179 " "No exact pin location assignment(s) for 179 pins of 179 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609590891275 ""}
{ "Warning" "WFSV_FSV_CHANGED_TO_IO_STD_GROUP" "7 differential LVDS " "7 pin(s) must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin(s)" { { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "frame_p_in LVDS " "Pin frame_p_in must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { frame_p_in } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[0\] LVDS " "Pin data_p_in\[0\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[0] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[1\] LVDS " "Pin data_p_in\[1\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[1] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[2\] LVDS " "Pin data_p_in\[2\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[2] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[3\] LVDS " "Pin data_p_in\[3\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[3] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[4\] LVDS " "Pin data_p_in\[4\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[4] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "data_p_in\[5\] LVDS " "Pin data_p_in\[5\] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[5] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1609590894954 ""}  } {  } 0 184028 "%1!d! pin(s) must use %2!s! I/O standard -- the Fitter will automatically assign %3!s! differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1609590894954 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "7 " "7 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "frame_p_in frame_p_in(n) " "differential I/O pin \"frame_p_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"frame_p_in(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { frame_p_in } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20129 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { frame_p_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[0\] data_p_in\[0\](n) " "differential I/O pin \"data_p_in\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[0\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[0] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20130 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[1\] data_p_in\[1\](n) " "differential I/O pin \"data_p_in\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[1\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[1] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20131 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[2\] data_p_in\[2\](n) " "differential I/O pin \"data_p_in\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[2\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[2] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20132 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[3\] data_p_in\[3\](n) " "differential I/O pin \"data_p_in\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[3\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[3] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20133 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[4\] data_p_in\[4\](n) " "differential I/O pin \"data_p_in\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[4\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[4] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20134 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "data_p_in\[5\] data_p_in\[5\](n) " "differential I/O pin \"data_p_in\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"data_p_in\[5\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[5] } } } { "spin_sensor_top.v" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 20135 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data_p_in[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1609590894957 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1609590894957 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1609590895121 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 114 global CLKCTRL_G14 " "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 with 114 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609590895779 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf\|sd10 6 global CLKCTRL_G10 " "axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf\|sd10 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609590895779 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609590895779 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_in~inputCLKENA0 3736 global CLKCTRL_G9 " "clk_in~inputCLKENA0 with 3736 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609590895779 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "s_axi_aclk~inputCLKENA0 1165 global CLKCTRL_G6 " "s_axi_aclk~inputCLKENA0 with 1165 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609590895779 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "s_axi_aresetn~inputCLKENA0 488 global CLKCTRL_G8 " "s_axi_aresetn~inputCLKENA0 with 488 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609590895779 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609590895779 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590895779 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_xfer_status_constr.sdc " "Reading SDC File: '../../library/intel/common/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 2 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 2 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898341 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 3 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 3 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898342 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 4 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_xfer_status_constr.sdc 4 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898343 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_xfer_status_constr.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898343 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_xfer_cntrl_constr.sdc " "Reading SDC File: '../../library/intel/common/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898373 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_rst_constr.sdc " "Reading SDC File: '../../library/intel/common/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898397 ""}
{ "Info" "ISTA_SDC_FOUND" "../../library/intel/common/up_clock_mon_constr.sdc " "Reading SDC File: '../../library/intel/common/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 2 *up_clock_mon:i_clock_mon\|d_count_run_m3* register " "Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon\|d_count_run_m3* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 2 *up_clock_mon:i_clock_mon\|up_count_running_m1* register " "Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon\|up_count_running_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m3*\] -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_running_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m3*\] -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_running_m1*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898438 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 3 *up_clock_mon:i_clock_mon\|up_count_run* register " "Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon\|up_count_run* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 3 *up_clock_mon:i_clock_mon\|d_count_run_m1* register " "Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon\|d_count_run_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_run*\]   -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_run*\]   -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_run_m1*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898439 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 4 *up_clock_mon:i_clock_mon\|d_count* register " "Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon\|d_count* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "up_clock_mon_constr.sdc 4 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count*\]           -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count*\]           -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898440 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path up_clock_mon_constr.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <to> is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898440 ""}
{ "Info" "ISTA_SDC_FOUND" "../arradio/c5soc/system_constr.sdc " "Reading SDC File: '../arradio/c5soc/system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 2 sys_clk port " "Ignored filter at system_constr.sdc(2): sys_clk could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_constr.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system_constr.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"20.000 ns\" -name sys_clk  \[get_ports \{sys_clk\}\] " "create_clock -period \"20.000 ns\" -name sys_clk  \[get_ports \{sys_clk\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898464 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 3 rx_clk_in port " "Ignored filter at system_constr.sdc(3): rx_clk_in could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_constr.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at system_constr.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 4.0 -name rx_clk \[get_ports \{rx_clk_in\}\] " "create_clock -period 4.0 -name rx_clk \[get_ports \{rx_clk_in\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898464 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898464 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 315.00 -duty_cycle 50.00 -name \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609590898470 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1609590898470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1609590898471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 9 tx_clk_out port " "Ignored filter at system_constr.sdc(9): tx_clk_out could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_constr.sdc 9 Argument <targets> is an empty collection " "Ignored create_generated_clock at system_constr.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name v_tx_clk -source \[get_ports \{rx_clk_in\}\] \[get_ports \{tx_clk_out\}\] " "create_generated_clock -name v_tx_clk -source \[get_ports \{rx_clk_in\}\] \[get_ports \{tx_clk_out\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898472 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_constr.sdc 9 Argument -source is an empty collection " "Ignored create_generated_clock at system_constr.sdc(9): Argument -source is an empty collection" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 11 rx_frame_in port " "Ignored filter at system_constr.sdc(11): rx_frame_in could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 11 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898472 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 12 rx_data_in\[0\] port " "Ignored filter at system_constr.sdc(12): rx_data_in\[0\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 12 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898473 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 13 rx_data_in\[1\] port " "Ignored filter at system_constr.sdc(13): rx_data_in\[1\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898473 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 14 rx_data_in\[2\] port " "Ignored filter at system_constr.sdc(14): rx_data_in\[2\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 14 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898473 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 15 rx_data_in\[3\] port " "Ignored filter at system_constr.sdc(15): rx_data_in\[3\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898474 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 16 rx_data_in\[4\] port " "Ignored filter at system_constr.sdc(16): rx_data_in\[4\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898474 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 17 rx_data_in\[5\] port " "Ignored filter at system_constr.sdc(17): rx_data_in\[5\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -rise -max  1.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898474 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898474 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898475 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898475 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898475 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 22 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898475 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 23 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898475 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 24 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -rise -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898476 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898476 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898476 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898476 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898476 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898477 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898477 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -fall -max  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898477 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_frame_in\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898477 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898478 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 34 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898478 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 35 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(35): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898478 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898478 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898478 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay system_constr.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at system_constr.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\] " "set_input_delay -add_delay -fall -min  0.2  -clock \{v_rx_clk\} \[get_ports \{rx_data_in\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898479 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 40 tx_frame_out port " "Ignored filter at system_constr.sdc(40): tx_frame_out could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 40 v_tx_clk clock " "Ignored filter at system_constr.sdc(40): v_tx_clk could not be matched with a clock" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898479 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 40 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(40): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 41 tx_data_out\[0\] port " "Ignored filter at system_constr.sdc(41): tx_data_out\[0\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898480 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 41 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(41): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 42 tx_data_out\[1\] port " "Ignored filter at system_constr.sdc(42): tx_data_out\[1\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 42 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898480 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(42): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 43 tx_data_out\[2\] port " "Ignored filter at system_constr.sdc(43): tx_data_out\[2\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 43 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898481 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 43 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(43): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 44 tx_data_out\[3\] port " "Ignored filter at system_constr.sdc(44): tx_data_out\[3\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 44 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898481 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 44 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(44): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 45 tx_data_out\[4\] port " "Ignored filter at system_constr.sdc(45): tx_data_out\[4\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 45 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898482 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 45 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(45): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 46 tx_data_out\[5\] port " "Ignored filter at system_constr.sdc(46): tx_data_out\[5\] could not be matched with a port" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 46 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -rise -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898482 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 46 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(46): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898482 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 47 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(47): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 48 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898483 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 48 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(48): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898483 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 49 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(49): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898483 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(50): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898484 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(51): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898484 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(52): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 53 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -rise -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898484 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 54 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898484 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 55 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898485 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(55): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 56 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898485 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898485 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898486 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 59 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898486 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 59 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 60 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -fall -max  1.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898486 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 60 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 61 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_frame_out\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898486 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 61 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[0\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898486 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(62): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[1\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898487 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(63): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[2\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898487 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(64): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[3\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898487 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(65): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[4\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898487 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(66): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at system_constr.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\] " "set_output_delay -add_delay -fall -min  0.2 -clock \{v_tx_clk\} \[get_ports \{tx_data_out\[5\]\}\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898487 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay system_constr.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at system_constr.sdc(67): Argument -clock is not an object ID" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 71 *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1* register " "Ignored filter at system_constr.sdc(71): *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -to \[get_registers *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1*\] " "set_false_path  -to \[get_registers *axi_ad9361_lvds_if:i_dev_if\|up_drp_locked_m1*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898488 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 75 *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out* register " "Ignored filter at system_constr.sdc(75): *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out* could not be matched with a register" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609590898488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out*\] " "set_false_path -from \[get_registers *altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out*\]" {  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609590898488 ""}  } { { "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" "" { Text "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609590898488 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/spin_sensor_constraints_in.sdc " "Reading SDC File: 'constraints/spin_sensor_constraints_in.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609590898500 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609590898547 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1609590898547 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1609590898547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_clk_p_in " "Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 rx_clk_p_in " "Register axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\|ddio_outa\[0\]~DFFHI0 is being clocked by rx_clk_p_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609590898549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609590898549 "|spin_sensor_top|rx_clk_p_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_axi_aclk " "Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int s_axi_aclk " "Register axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\|up_axi_awready_int is being clocked by s_axi_aclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609590898549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609590898549 "|spin_sensor_top|s_axi_aclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609590898620 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000 " "Node: if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_tx\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1609590898624 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "v_rx_clk " "Virtual clock v_rx_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1609590898624 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609590898624 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c5_clock " "  26.041     c5_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000     v_rx_clk " "   4.000     v_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609590898624 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609590898624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609590898781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609590898790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609590898817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609590898834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609590898869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609590898877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609590899893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "412 DSP block " "Packed 412 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609590899903 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "84 " "Created 84 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1609590899903 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609590899903 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590900199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609590902170 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1609590903436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590919776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609590948019 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609590950273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590950274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609590953313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y34 X21_Y45 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45" {  } { { "loc" "" { Generic "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45"} { { 12 { 0 ""} 11 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609590959259 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609590959259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609590960435 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1609590960435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609590960435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590960443 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.77 " "Total time spent on timing analysis during the Fitter is 5.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609590964966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609590965035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609590966396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609590966399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609590969575 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609590977242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.fit.smsg " "Generated suppressed messages file D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609590978215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 162 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6843 " "Peak virtual memory: 6843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609590980739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 13:36:20 2021 " "Processing ended: Sat Jan 02 13:36:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609590980739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609590980739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:34 " "Total CPU time (on all processors): 00:04:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609590980739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609590980739 ""}
