10

dir
121
https://github.com/openrisc/orpsoc-cores/trunk/systems/mor1kx-generic/bench/verilog
https://github.com/openrisc/orpsoc-cores



2014-05-22T19:40:19.000000Z
111
franck.jullien














1ea6d8a5-a690-ea7d-096b-ce57b7db7bff

include
dir

wb_uart_wrapper.v
file




2014-05-26T12:37:04.359697Z
b60ae88d1ad3a078df3113cd855bea99
2014-05-22T19:40:19.000000Z
99
franck.jullien





















1662

orpsoc_tb.v
file




2014-05-26T12:37:04.359697Z
cc64e5adbb16b4db5d62d49d9f9a392c
2014-05-22T19:40:19.000000Z
111
franck.jullien





















2154

uart16550_model.v
file




2014-05-26T12:37:04.359697Z
8712b6625a4ef660615c51020386fef3
2014-05-22T19:40:19.000000Z
99
franck.jullien





















3019

