# myVerilogSkills
random verilog modules, just to improve my verification and design skills
