<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Packet_echo_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed May 11 09:29:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3596 items scored, 0 timing errors detected.
Report:  107.852MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_2' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_4' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_9' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_10' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_11' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_12' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_13' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_14' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_18' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_19' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_20' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_21' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_22' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_23' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_24' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_25' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_26' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_27' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_28' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_29' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_30' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_31' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_32' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_33' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_34' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_35' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_36' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_37' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_38' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_39' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_40' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_41' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_42' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_43' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_44' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_45' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_46' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_47' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_48' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_49' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_50' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_51' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_52' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_53' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_54' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_55' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_56' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_57' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_58' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_59' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_60' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_61' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_62' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_63' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_64' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_65' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_66' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_67' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_68' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_69' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_70' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_71' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_72' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_73' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_74' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_75' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_76' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_77' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_78' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_79' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_80' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_81' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_82' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_83' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_84' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_85' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_86' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_87' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_88' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_89' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_90' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_91' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_92' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_93' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_94' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_95' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_96' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_97' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_98' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_99' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_100' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_101' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_102' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_103' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_104' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_105' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_106' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_107' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_108' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_109' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_110' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_111' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_112' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_113' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_114' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_115' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_116' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_117' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_118' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_119' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_120' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_121' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_122' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_123' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_124' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_125' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_126' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_127' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_128' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_129' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_130' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_131' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_132' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_133' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_134' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_135' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_136' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_137' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_138' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_139' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_140' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_141' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_142' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_143' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_144' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_145' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_146' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_147' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_148' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_149' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_150' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_151' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_152' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_153' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_154' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_155' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_156' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_157' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_158' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_159' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_160' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_161' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_162' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_163' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_164' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_165' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_166' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_167' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_168' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_169' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_170' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_171' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_172' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_173' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_174' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_175' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_176' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_177' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_178' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_179' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_180' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_181' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_182' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_183' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_184' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_185' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_186' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_187' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_188' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_189' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_190' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_191' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_192' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_193' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_194' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_195' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_196' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_197' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_198' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_199' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_200' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_201' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_202' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_203' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_204' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_205' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_206' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_207' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_208' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_209' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_210' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_211' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_212' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_213' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_214' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_215' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_216' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_217' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_218' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_219' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_220' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_221' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_222' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_223' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_224' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_225' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_226' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_227' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_228' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_229' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_230' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_231' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_232' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_233' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_234' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_235' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_236' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_237' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_238' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_239' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_240' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_241' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_242' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_243' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_244' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_245' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_246' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_247' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_248' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_249' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_250' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_251' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_252' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_253' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_254' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_255' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_256' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_257' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_258' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_259' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_260' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_261' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_262' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_263' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_264' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_265' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_266' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_267' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_268' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_269' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_270' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_271' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_272' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_273' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_274' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_275' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_276' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_277' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_278' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_279' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_280' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_281' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_282' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_283' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_284' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_285' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_286' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_287' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_288' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_289' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_290' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_291' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_292' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_293' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_294' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_295' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_296' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_297' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_298' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_299' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_300' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_301' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_302' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_303' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_304' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_305' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_306' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_307' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_308' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_309' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_310' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_311' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_312' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_313' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_314' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_315' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_316' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_317' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_318' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_319' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_320' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_321' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_322' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_323' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_324' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_325' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_326' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_327' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_328' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_329' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_330' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_331' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_332' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_333' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_334' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_335' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_336' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_337' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_338' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_339' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_340' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_341' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_342' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_343' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_344' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_345' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_346' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_347' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_348' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_349' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_350' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_351' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_352' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_353' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_354' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_355' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_356' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_357' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_358' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_359' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_360' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_361' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_362' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_363' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_364' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_365' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_366' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_367' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_368' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_369' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_370' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_371' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_372' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_373' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_374' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_375' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_376' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_377' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_378' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_379' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_380' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_381' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_382' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_383' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_384' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_385' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_386' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_387' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_388' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_389' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_390' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_391' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_392' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_393' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_394' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_395' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_396' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_397' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_398' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_399' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_400' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_401' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_402' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_403' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_404' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_405' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_406' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_407' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_408' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_409' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_410' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_411' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_412' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_413' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_414' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_415' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_416' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_417' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_418' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_419' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_420' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_421' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_422' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_423' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_424' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_425' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_426' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_427' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_428' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_429' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_430' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_431' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_432' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_433' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_434' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_435' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_436' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_437' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_438' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_439' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_440' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_441' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_442' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_443' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_444' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_445' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_446' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_447' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_448' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_449' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_450' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_451' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_452' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_453' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_454' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_455' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_456' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_457' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_458' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_459' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_460' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_461' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_462' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_463' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_464' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_465' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_466' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_467' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_468' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_469' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_470' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_471' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_472' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_473' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_474' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_475' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_476' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_477' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_478' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_479' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_480' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_481' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_482' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_483' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_484' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_485' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_486' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_487' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_488' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_489' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_490' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_491' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_492' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_493' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_494' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_495' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_496' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_497' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_498' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_499' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_500' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_501' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_502' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_503' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_504' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_505' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_506' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_507' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_508' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_509' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_510' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_511' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_512' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_513' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_514' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_515' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_516' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_517' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_518' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_519' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_520' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_521' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_522' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_523' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_524' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_525' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_526' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_527' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_528' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_529' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_530' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_531' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_532' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_533' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_534' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_535' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_536' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_537' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_538' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_539' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_540' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_541' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_542' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_543' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_544' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_545' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_546' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_547' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_548' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_549' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_550' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_551' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_552' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_553' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_554' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_555' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_556' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_557' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_558' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_559' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_560' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_561' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_562' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_563' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_564' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_565' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_566' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_567' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_568' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_569' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_570' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3596 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               9.179ns  (31.2% logic, 68.8% route), 8 logic levels.

 Constraint Details:

      9.179ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.728ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    9.179   (31.2% logic, 68.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.137ns  (33.1% logic, 66.9% route), 10 logic levels.

 Constraint Details:

      9.137ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.770ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.137   (33.1% logic, 66.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               9.084ns  (31.5% logic, 68.5% route), 8 logic levels.

 Constraint Details:

      9.084ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.823ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    9.084   (31.5% logic, 68.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.056ns  (32.5% logic, 67.5% route), 9 logic levels.

 Constraint Details:

      9.056ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.851ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18C.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18C.C0 to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.056   (32.5% logic, 67.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.865ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.042ns  (33.5% logic, 66.5% route), 10 logic levels.

 Constraint Details:

      9.042ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.865ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.042   (33.5% logic, 66.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.961ns  (32.9% logic, 67.1% route), 9 logic levels.

 Constraint Details:

      8.961ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.946ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18C.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18C.C0 to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.961   (32.9% logic, 67.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.945ns  (29.4% logic, 70.6% route), 9 logic levels.

 Constraint Details:

      8.945ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.962ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18A.C1 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C1TOFCO_DE  ---     0.475     R21C18A.C1 to    R21C18A.FCO PACKETISER/UART_Inst/SLICE_12
ROUTE         1     0.000    R21C18A.FCO to    R21C18B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0
FCITOFCO_D  ---     0.081    R21C18B.FCI to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.945   (29.4% logic, 70.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.903ns  (31.4% logic, 68.6% route), 11 logic levels.

 Constraint Details:

      8.903ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.004ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18A.C1 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C1TOFCO_DE  ---     0.475     R21C18A.C1 to    R21C18A.FCO PACKETISER/UART_Inst/SLICE_12
ROUTE         1     0.000    R21C18A.FCO to    R21C18B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0
FCITOFCO_D  ---     0.081    R21C18B.FCI to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.903   (31.4% logic, 68.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.867ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

      8.867ns physical path delay PACKETISER/UART_Inst/SLICE_28 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.040ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_28 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R19C19A.CLK to     R19C19A.Q0 PACKETISER/UART_Inst/SLICE_28 (from ipClk_c)
ROUTE         5     0.843     R19C19A.Q0 to     R20C18A.D1 PACKETISER/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R20C18A.D1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.867   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R19C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.866ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

      8.866ns physical path delay PACKETISER/UART_Inst/SLICE_10 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.041ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_10 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18C.CLK to     R21C18C.Q0 PACKETISER/UART_Inst/SLICE_10 (from ipClk_c)
ROUTE         4     0.842     R21C18C.Q0 to     R20C18A.C1 PACKETISER/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R20C18A.C1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.866   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:  107.852MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1_0io[4]  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.000       19.PADDI to    IOL_L11A.DI ipnReset_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[0]  (to ipClk_c +)

   Delay:               3.449ns  (32.4% logic, 67.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     2.330       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.001     R16C14C.F0 to    R16C14C.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    3.449   (32.4% logic, 67.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[1]  (to ipClk_c +)

   Delay:               4.643ns  (24.1% logic, 75.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     2.330       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     1.195     R16C14C.F0 to     R16C18B.M0 ipnReset_c_i (to ipClk_c)
                  --------
                    4.643   (24.1% logic, 75.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_26"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_27"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_28"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_29"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_30"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_31"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_32"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_33"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_34"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_35"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_36"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_37"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_38"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_39"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_40"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_41"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_42"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_43"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_44"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_45"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_46"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_47"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_48"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_49"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_50"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_51"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_52"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_53"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_54"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_55"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_56"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_57"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_58"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_59"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        PACKETISER_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_60"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_61"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_62"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_63"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_64"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_65"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_66"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_67"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_68"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_69"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_70"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_71"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_72"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_73"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_74"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_75"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_76"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_77"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_78"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_79"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_80"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_81"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_82"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_83"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_84"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_85"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_86"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_87"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_88"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_89"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_90"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_91"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_92"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_93"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_94"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_95"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_96"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_97"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_98"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_99"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_100"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_101"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_102"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_103"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_104"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_105"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_106"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_107"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_108"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_109"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_110"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_111"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_112"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_113"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_114"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_115"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_116"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_117"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_118"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_119"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               4.225ns  (37.7% logic, 62.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     2.634  IOL_L11A.INFF to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     1.207       40.PADDO to         40.PAD opLED[4]
                  --------
                    4.225   (37.7% logic, 62.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_120"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_121"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               3.937ns  (40.4% logic, 59.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     2.346  IOL_L11A.INFF to       38.PADDO opLED_c[4]
DOPAD_DEL   ---     1.207       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.937   (40.4% logic, 59.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_122"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_123"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_124"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_125"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_126"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_127"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_128"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_129"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_130"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_131"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_132"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_133"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_134"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_135"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_136"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_137"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_138"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_139"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               3.347ns  (47.5% logic, 52.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     1.757     R16C14C.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     1.207       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.347   (47.5% logic, 52.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_140"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_141"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               3.652ns  (43.5% logic, 56.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     2.062     R16C14C.Q0 to       44.PADDO opLED_c[0]
DOPAD_DEL   ---     1.207       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.652   (43.5% logic, 56.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_142"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_143"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_144"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_145"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_146"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_147"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_148"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[1]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               4.899ns  (32.5% logic, 67.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C18B.CLK to     R16C18B.Q0 SLICE_65 (from ipClk_c)
ROUTE        31     3.309     R16C18B.Q0 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     1.207       45.PADDO to         45.PAD opLED[1]
                  --------
                    4.899   (32.5% logic, 67.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_149"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_150"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_151"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_152"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_153"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_154"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_155"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_156"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_157"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_158"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_159"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_160"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_161"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_162"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_163"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_164"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_165"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_166"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_167"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_168"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_169"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_170"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_171"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_172"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_173"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_174"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_175"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_176"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_177"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_178"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_179"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_180"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_181"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_182"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_183"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_184"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_185"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_186"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_187"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_188"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_189"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_190"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_191"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_192"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_193"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_194"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_195"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_196"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_197"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_198"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_199"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_200"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_201"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_202"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_203"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_204"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_205"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_206"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_207"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_208"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_209"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_210"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_211"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_212"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_213"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_214"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_215"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_216"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_217"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_218"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_219"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_220"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_221"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_222"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_223"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_224"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_225"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_226"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_227"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_228"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_229"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_230"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_231"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_232"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_233"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_234"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_235"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_236"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_237"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_238"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_239"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_240"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_241"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_242"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_243"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_244"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_245"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_246"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_247"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_248"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_249"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_250"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_251"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_252"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_253"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_254"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_255"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_256"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_257"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_258"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_259"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_260"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_261"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_262"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_263"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_264"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_265"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_266"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_267"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_268"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_269"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_270"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_271"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_272"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_273"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_274"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_275"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_276"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_277"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_278"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_279"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_280"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_281"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_282"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_283"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_284"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_285"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_286"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_287"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_288"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_289"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_290"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_291"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_292"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_293"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_294"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_295"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_296"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_297"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_298"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_299"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_300"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_301"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_302"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_303"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_304"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_305"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_306"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_307"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_308"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_309"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_310"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_311"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_312"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_313"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_314"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_315"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_316"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_317"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_318"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_319"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_320"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_321"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_322"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_323"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_324"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_325"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_326"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_327"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_328"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_329"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_330"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_331"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_332"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_333"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_334"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_335"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_336"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_337"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_338"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_339"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_340"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_341"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_342"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_343"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_344"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_345"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_346"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_347"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_348"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_349"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_350"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_351"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_352"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_353"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_354"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_355"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_356"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_357"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_358"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_359"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_360"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_361"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_362"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_363"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_364"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_365"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_366"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_367"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_368"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_369"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_370"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_371"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_372"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_373"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_374"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_375"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_376"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_377"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_378"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_379"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_380"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_381"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_382"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_383"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_384"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_385"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_386"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_387"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_388"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_389"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_390"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_391"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_392"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_393"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_394"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_395"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_396"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_397"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_398"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_399"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_400"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_401"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_402"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_403"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_404"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_405"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_406"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_407"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_408"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_409"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_410"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_411"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_412"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_413"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_414"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_415"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_416"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_417"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_418"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_419"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_420"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_421"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_422"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_423"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_424"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_425"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_426"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_427"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_428"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_429"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_430"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_431"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_432"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_433"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_434"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_435"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_436"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_437"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_438"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_439"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_440"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_441"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_442"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_443"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_444"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_445"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_446"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_447"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_448"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_449"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_450"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_451"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_452"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_453"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_454"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_455"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_456"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_457"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_458"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_459"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_460"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_461"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_462"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_463"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_464"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_465"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_466"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_467"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_468"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_469"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_470"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_471"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_472"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_473"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_474"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_475"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_476"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_477"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_478"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_479"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_480"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_481"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_482"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_483"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_484"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_485"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_486"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_487"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_488"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_489"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_490"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_491"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_492"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_493"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_494"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_495"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_496"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_497"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_498"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_499"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_500"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_501"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_502"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_503"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_504"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_505"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_506"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_507"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_508"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_509"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_510"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_511"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_512"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_513"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_514"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_515"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_516"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_517"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_518"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_519"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_520"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_521"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_522"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_523"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_524"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_525"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_526"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_527"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_528"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_529"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_530"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_531"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_532"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_533"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_534"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_535"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_536"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_537"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_538"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_539"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_540"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_541"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_542"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_543"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_544"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_545"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_546"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_547"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_548"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_549"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_550"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_551"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_552"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_553"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_554"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_555"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_556"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_557"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_558"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_559"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_560"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_561"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_562"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_563"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_564"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_565"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_566"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_567"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_568"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_569"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_570"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  107.852 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 39
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3605 paths, 1 nets, and 505 connections (99.80% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed May 11 09:29:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3596 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_2' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_4' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_9' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_10' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_11' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_12' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_13' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_14' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_18' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_19' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_20' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_21' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_22' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_23' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_24' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_25' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_26' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_27' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_28' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_29' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_30' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_31' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_32' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_33' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_34' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_35' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_36' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_37' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_38' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_39' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_40' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_41' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_42' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_43' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_44' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_45' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_46' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_47' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_48' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_49' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_50' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_51' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_52' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_53' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_54' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_55' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_56' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_57' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_58' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_59' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_60' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_61' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_62' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_63' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_64' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_65' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_66' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_67' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_68' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_69' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_70' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_71' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_72' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_73' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_74' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_75' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_76' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_77' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_78' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_79' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_80' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_81' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_82' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_83' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_84' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_85' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_86' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_87' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_88' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_89' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_90' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_91' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_92' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_93' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_94' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_95' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_96' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_97' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_98' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_99' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_100' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_101' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_102' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_103' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_104' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_105' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_106' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_107' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_108' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_109' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_110' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_111' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_112' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_113' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_114' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_115' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_116' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_117' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_118' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_119' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_120' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_121' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_122' Target='right'>BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_123' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_124' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_125' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_126' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_127' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_128' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_129' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_130' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_131' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_132' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_133' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_134' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_135' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_136' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_137' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_138' Target='right'>BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_139' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_140' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_141' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_142' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_143' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_144' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_145' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_146' Target='right'>BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_147' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_148' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_149' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_150' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_151' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_152' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_153' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_154' Target='right'>BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_155' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_156' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_157' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_158' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_159' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_160' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_161' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_162' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_163' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_164' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_165' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_166' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_167' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_168' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_169' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_170' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_171' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_172' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_173' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_174' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_175' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_176' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_177' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_178' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_179' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_180' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_181' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_182' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_183' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_184' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_185' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_186' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_187' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_188' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_189' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_190' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_191' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_192' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_193' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_194' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_195' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_196' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_197' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_198' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_199' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_200' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_201' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_202' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_203' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_204' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_205' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_206' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_207' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_208' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_209' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_210' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_211' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_212' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_213' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_214' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_215' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_216' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_217' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_218' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_219' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_220' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_221' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_222' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_223' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_224' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_225' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_226' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_227' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_228' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_229' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_230' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_231' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_232' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_233' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_234' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_235' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_236' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_237' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_238' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_239' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_240' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_241' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_242' Target='right'>BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_243' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_244' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_245' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_246' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_247' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_248' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_249' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_250' Target='right'>BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_251' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_252' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_253' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_254' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_255' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_256' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_257' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_258' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_259' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_260' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_261' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_262' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_263' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_264' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_265' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_266' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_267' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_268' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_269' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_270' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_271' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_272' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_273' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_274' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_275' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_276' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_277' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_278' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_279' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_280' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_281' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_282' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_283' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_284' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_285' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_286' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_287' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_288' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_289' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_290' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_291' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_292' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_293' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_294' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_295' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_296' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_297' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_298' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_299' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_300' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_301' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_302' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_303' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_304' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_305' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_306' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_307' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_308' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_309' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_310' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_311' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_312' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_313' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_314' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_315' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_316' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_317' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_318' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_319' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_320' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_321' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_322' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_323' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_324' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_325' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_326' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_327' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_328' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_329' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_330' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_331' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_332' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_333' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_334' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_335' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_336' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_337' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_338' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_339' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_340' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_341' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_342' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_343' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_344' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_345' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_346' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_347' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_348' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_349' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_350' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_351' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_352' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_353' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_354' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_355' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_356' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_357' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_358' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_359' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_360' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_361' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_362' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_363' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_364' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_365' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_366' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_367' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_368' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_369' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_370' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_371' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_372' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_373' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_374' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_375' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_376' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_377' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_378' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_379' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_380' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_381' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_382' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_383' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_384' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_385' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_386' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_387' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_388' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_389' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_390' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_391' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_392' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_393' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_394' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_395' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_396' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_397' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_398' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_399' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_400' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_401' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_402' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_403' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_404' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_405' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_406' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_407' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_408' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_409' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_410' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_411' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_412' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_413' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_414' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_415' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_416' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_417' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_418' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_419' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_420' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_421' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_422' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_423' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_424' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_425' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_426' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_427' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_428' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_429' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_430' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_431' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_432' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_433' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_434' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_435' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_436' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_437' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_438' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_439' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_440' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_441' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_442' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_443' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_444' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_445' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_446' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_447' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_448' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_449' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_450' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_451' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_452' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_453' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_454' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_455' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_456' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_457' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_458' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_459' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_460' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_461' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_462' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_463' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_464' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_465' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_466' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_467' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_468' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_469' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_470' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_471' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_472' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_473' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_474' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_475' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_476' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_477' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_478' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_479' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_480' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_481' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_482' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_483' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_484' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_485' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_486' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_487' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_488' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_489' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_490' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_491' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_492' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_493' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_494' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_495' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_496' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_497' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_498' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_499' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_500' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_501' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_502' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_503' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_504' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_505' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_506' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_507' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_508' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_509' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_510' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_511' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_512' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_513' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_514' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_515' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_516' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_517' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_518' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_519' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_520' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_521' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_522' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_523' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_524' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_525' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_526' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_527' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_528' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_529' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_530' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_531' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_532' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_533' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_534' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_535' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_536' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_537' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_538' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_539' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_540' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_541' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_542' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_543' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_544' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_545' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_546' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_547' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_548' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_549' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_550' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_551' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_552' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_553' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_554' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_555' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_556' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_557' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_558' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_559' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_560' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_561' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_562' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_563' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_564' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_565' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_566' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_567' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_568' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_569' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_570' Target='right'>BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3596 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_packet[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_packet[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/SLICE_36 to PACKETISER/SLICE_36 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/SLICE_36 to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19C.CLK to     R16C19C.Q0 PACKETISER/SLICE_36 (from ipClk_c)
ROUTE         6     0.057     R16C19C.Q0 to     R16C19C.D0 PACKETISER/rx_packet[0]
CTOF_DEL    ---     0.059     R16C19C.D0 to     R16C19C.F0 PACKETISER/SLICE_36
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 PACKETISER/m13_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/tx_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/tx_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_26 to PACKETISER/UART_Inst/SLICE_26 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_26 to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25C.CLK to     R14C25C.Q0 PACKETISER/UART_Inst/SLICE_26 (from ipClk_c)
ROUTE         3     0.057     R14C25C.Q0 to     R14C25C.D0 PACKETISER/UART_Inst/tx_cnt[0]
CTOF_DEL    ---     0.059     R14C25C.D0 to     R14C25C.F0 PACKETISER/UART_Inst/SLICE_26
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 PACKETISER/UART_Inst/un1_tx_cnt_6_axb_0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/rx_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/rx_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_24 to PACKETISER/UART_Inst/SLICE_24 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_24 to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C18A.CLK to     R20C18A.Q0 PACKETISER/UART_Inst/SLICE_24 (from ipClk_c)
ROUTE         3     0.057     R20C18A.Q0 to     R20C18A.D0 PACKETISER/UART_Inst/rx_cnt[0]
CTOF_DEL    ---     0.059     R20C18A.D0 to     R20C18A.F0 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     0.000     R20C18A.F0 to    R20C18A.DI0 PACKETISER/UART_Inst/un1_rx_cnt_6_axb_0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R20C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R20C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/rx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/rx_state[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_25 to PACKETISER/UART_Inst/SLICE_25 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_25 to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C18B.CLK to     R19C18B.Q0 PACKETISER/UART_Inst/SLICE_25 (from ipClk_c)
ROUTE         9     0.057     R19C18B.Q0 to     R19C18B.D0 PACKETISER/UART_Inst/rx_state[0]
CTOF_DEL    ---     0.059     R19C18B.D0 to     R19C18B.F0 PACKETISER/UART_Inst/SLICE_25
ROUTE         1     0.000     R19C18B.F0 to    R19C18B.DI0 PACKETISER/UART_Inst/rx_state_nss[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/tx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/tx_state[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_27 to PACKETISER/UART_Inst/SLICE_27 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_27 to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25B.CLK to     R14C25B.Q0 PACKETISER/UART_Inst/SLICE_27 (from ipClk_c)
ROUTE         7     0.057     R14C25B.Q0 to     R14C25B.D0 PACKETISER/UART_Inst/tx_state[0]
CTOF_DEL    ---     0.059     R14C25B.D0 to     R14C25B.F0 PACKETISER/UART_Inst/SLICE_27
ROUTE         1     0.000     R14C25B.F0 to    R14C25B.DI0 PACKETISER/UART_Inst/tx_state_nss[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_state[0]  (to ipClk_c +)

   Delay:               0.237ns  (75.5% logic, 24.5% route), 2 logic levels.

 Constraint Details:

      0.237ns physical path delay PACKETISER/SLICE_37 to PACKETISER/SLICE_37 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.236ns

 Physical Path Details:

      Data path PACKETISER/SLICE_37 to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19A.CLK to     R16C19A.Q0 PACKETISER/SLICE_37 (from ipClk_c)
ROUTE        10     0.057     R16C19A.Q0 to     R16C19A.D0 PACKETISER/rx_state[0]
CTOF_DEL    ---     0.059     R16C19A.D0 to     R16C19A.F0 PACKETISER/SLICE_37
ROUTE         3     0.001     R16C19A.F0 to    R16C19A.DI0 PACKETISER/rx_state_0_sqmuxa (to ipClk_c)
                  --------
                    0.237   (75.5% logic, 24.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_packet[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/opRxStream.Valid  (to ipClk_c +)

   Delay:               0.305ns  (58.7% logic, 41.3% route), 2 logic levels.

 Constraint Details:

      0.305ns physical path delay PACKETISER/SLICE_36 to PACKETISER/SLICE_40 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.304ns

 Physical Path Details:

      Data path PACKETISER/SLICE_36 to PACKETISER/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19C.CLK to     R16C19C.Q0 PACKETISER/SLICE_36 (from ipClk_c)
ROUTE         6     0.126     R16C19C.Q0 to     R17C19C.D0 PACKETISER/rx_packet[0]
CTOF_DEL    ---     0.059     R17C19C.D0 to     R17C19C.F0 PACKETISER/SLICE_40
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 PACKETISER/fb_0 (to ipClk_c)
                  --------
                    0.305   (58.7% logic, 41.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt[0]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/UART_Inst/SLICE_17 to PACKETISER/UART_Inst/SLICE_17 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_17 to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C23A.CLK to     R14C23A.Q1 PACKETISER/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         2     0.140     R14C23A.Q1 to     R14C23A.C1 PACKETISER/UART_Inst/clk_cnt[0]
CTOF_DEL    ---     0.059     R14C23A.C1 to     R14C23A.F1 PACKETISER/UART_Inst/SLICE_17
ROUTE         1     0.000     R14C23A.F1 to    R14C23A.DI1 PACKETISER/UART_Inst/clk_cnt_s[0] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_len[7]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_len[7]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/SLICE_18 to PACKETISER/SLICE_18 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/SLICE_18 to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C21B.CLK to     R17C21B.Q0 PACKETISER/SLICE_18 (from ipClk_c)
ROUTE         3     0.140     R17C21B.Q0 to     R17C21B.C0 PACKETISER/rx_len[7]
CTOF_DEL    ---     0.059     R17C21B.C0 to     R17C21B.F0 PACKETISER/SLICE_18
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 PACKETISER/rx_len_7[7] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt[5]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt[5]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/UART_Inst/SLICE_14 to PACKETISER/UART_Inst/SLICE_14 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_14 to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24A.CLK to     R14C24A.Q0 PACKETISER/UART_Inst/SLICE_14 (from ipClk_c)
ROUTE         2     0.140     R14C24A.Q0 to     R14C24A.C0 PACKETISER/UART_Inst/clk_cnt[5]
CTOF_DEL    ---     0.059     R14C24A.C0 to     R14C24A.F0 PACKETISER/UART_Inst/SLICE_14
ROUTE         1     0.000     R14C24A.F0 to    R14C24A.DI0 PACKETISER/UART_Inst/clk_cnt_s[5] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1_0io[4]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.000       19.PADDI to    IOL_L11A.DI ipnReset_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[0]  (to ipClk_c +)

   Delay:               0.970ns  (42.9% logic, 57.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.711       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.001     R16C14C.F0 to    R16C14C.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.354   (47.4% logic, 52.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[1]  (to ipClk_c +)

   Delay:               1.288ns  (32.3% logic, 67.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.711       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.388     R16C14C.F0 to     R16C18B.M0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.741   (36.9% logic, 63.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_22"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_23"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_24"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_25"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_26"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_27"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_28"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_29"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_30"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_31"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_32"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_33"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_34"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_35"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_36"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_37"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_38"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_39"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_40"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_41"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_42"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_43"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_44"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_45"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_46"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_47"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_48"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_49"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_50"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_51"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_52"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_53"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_54"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_55"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_56"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_57"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_58"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_59"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        PACKETISER_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_60"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_61"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_62"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_63"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_64"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_65"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_66"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_67"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_68"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_69"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_70"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_71"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_72"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_73"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_74"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_75"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_76"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_77"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_78"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_79"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_80"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_81"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_82"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_83"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_84"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_85"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_86"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_87"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_88"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_89"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_90"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_91"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_92"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_93"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_94"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_95"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_96"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_97"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_98"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_99"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_100"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_101"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_102"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_103"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_104"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_105"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_106"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_107"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_108"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_109"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_110"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_111"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_112"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_113"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_114"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_115"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_116"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_117"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_118"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_119"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               1.381ns  (54.3% logic, 45.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     0.845  IOL_L11A.INFF to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     0.630       40.PADDO to         40.PAD opLED[4]
                  --------
                    1.595   (47.0% logic, 53.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_120"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_121"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               1.300ns  (57.7% logic, 42.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     0.749  IOL_L11A.INFF to       38.PADDO opLED_c[4]
DOPAD_DEL   ---     0.630       38.PADDO to         38.PAD opLED[6]
                  --------
                    1.499   (50.0% logic, 50.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_122"></A>Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_123"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_124"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_125"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_126"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_127"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_128"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_129"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_130"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_131"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_132"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_133"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_134"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_135"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_136"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_137"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_138"></A>Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_139"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               1.143ns  (65.6% logic, 34.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     0.559     R16C14C.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     0.630       46.PADDO to         46.PAD opLED[0]
                  --------
                    1.311   (57.4% logic, 42.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_140"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_141"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               1.219ns  (61.5% logic, 38.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     0.651     R16C14C.Q0 to       44.PADDO opLED_c[0]
DOPAD_DEL   ---     0.630       44.PADDO to         44.PAD opLED[2]
                  --------
                    1.403   (53.6% logic, 46.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_142"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_143"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_144"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_145"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_146"></A>Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_147"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_148"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[1]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               1.519ns  (49.4% logic, 50.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C18B.CLK to     R16C18B.Q0 SLICE_65 (from ipClk_c)
ROUTE        31     1.032     R16C18B.Q0 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     0.630       45.PADDO to         45.PAD opLED[1]
                  --------
                    1.784   (42.2% logic, 57.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_149"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_150"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_151"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_152"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_153"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_154"></A>Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_155"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_156"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_157"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_158"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_159"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_160"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_161"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_162"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_163"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_164"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_165"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_166"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_167"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_168"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_169"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_170"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_171"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_172"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_173"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_174"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_175"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_176"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_177"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_178"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_179"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_180"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_181"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_182"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_183"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_184"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_185"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_186"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_187"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_188"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_189"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_190"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_191"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_192"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_193"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_194"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_195"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_196"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_197"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_198"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_199"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_200"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_201"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_202"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_203"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_204"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_205"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_206"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_207"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_208"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_209"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_210"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_211"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_212"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_213"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_214"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_215"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_216"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_217"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_218"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_219"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_220"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_221"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_222"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_223"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_224"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_225"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_226"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_227"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_228"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_229"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_230"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_231"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_232"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_233"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_234"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_235"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_236"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_237"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_238"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_239"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_240"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_241"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_242"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_243"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_244"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_245"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_246"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_247"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_248"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_249"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_250"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_251"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_252"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_253"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_254"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_255"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_256"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_257"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_258"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_259"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_260"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_261"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_262"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_263"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_264"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_265"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_266"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_267"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_268"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_269"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_270"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_271"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_272"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_273"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_274"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_275"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_276"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_277"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_278"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_279"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_280"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_281"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_282"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_283"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_284"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_285"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_286"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_287"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_288"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_289"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_290"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_291"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_292"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_293"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_294"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_295"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_296"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_297"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_298"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_299"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_300"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_301"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_302"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_303"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_304"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_305"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_306"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_307"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_308"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_309"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_310"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_311"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_312"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_313"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_314"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_315"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_316"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_317"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_318"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_319"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_320"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_321"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_322"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_323"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_324"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_325"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_326"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_327"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_328"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_329"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_330"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_331"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_332"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_333"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_334"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_335"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_336"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_337"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_338"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_339"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_340"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_341"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_342"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_343"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_344"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_345"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_346"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_347"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_348"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_349"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_350"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_351"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_352"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_353"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_354"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_355"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_356"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_357"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_358"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_359"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_360"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_361"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_362"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_363"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_364"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_365"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_366"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_367"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_368"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_369"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_370"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_371"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_372"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_373"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_374"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_375"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_376"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_377"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_378"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_379"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_380"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_381"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_382"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_383"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_384"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_385"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_386"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_387"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_388"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_389"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_390"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_391"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_392"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_393"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_394"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_395"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_396"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_397"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_398"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_399"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_400"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_401"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_402"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_403"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_404"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_405"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_406"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_407"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_408"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_409"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_410"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_411"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_412"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_413"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_414"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_415"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_416"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_417"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_418"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_419"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_420"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_421"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_422"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_423"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_424"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_425"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_426"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_427"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_428"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_429"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_430"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_431"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_432"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_433"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_434"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_435"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_436"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_437"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_438"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_439"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_440"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_441"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_442"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_443"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_444"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_445"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_446"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_447"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_448"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_449"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_450"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_451"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_452"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_453"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_454"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_455"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_456"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_457"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_458"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_459"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_460"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_461"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_462"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_463"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_464"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_465"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_466"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_467"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_468"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_469"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_470"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_471"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_472"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_473"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_474"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_475"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_476"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_477"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_478"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_479"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_480"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_481"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_482"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_483"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_484"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_485"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_486"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_487"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_488"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_489"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_490"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_491"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_492"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_493"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_494"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_495"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_496"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_497"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_498"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_499"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_500"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_501"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_502"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_503"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_504"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_505"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_506"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_507"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_508"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_509"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_510"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_511"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_512"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_513"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_514"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_515"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_516"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_517"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_518"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_519"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_520"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_521"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_522"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_523"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_524"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_525"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_526"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_527"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_528"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_529"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_530"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_531"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_532"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_533"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_534"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_535"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_536"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_537"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_538"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_539"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_540"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_541"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_542"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_543"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_544"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_545"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_546"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_547"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_548"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_549"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_550"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_551"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_552"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_553"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_554"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_555"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_556"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_557"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_558"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_559"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_560"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_561"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_562"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_563"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_564"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_565"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_566"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_567"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_568"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_569"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_570"></A>Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 39
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3605 paths, 1 nets, and 505 connections (99.80% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
