/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_latnq(d, clk, q);
  input clk;
  wire clk;
  wire \clk_$_NOT__A_Y ;
  input d;
  wire d;
  output q;
  wire q;
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 _0_ (
    .I(clk),
    .ZN(\clk_$_NOT__A_Y )
  );
  gf180mcu_fd_sc_mcu7t5v0__latq_1 q_gf180mcu_fd_sc_mcu7t5v0__latq_1_Q (
    .D(d),
    .E(\clk_$_NOT__A_Y ),
    .Q(q)
  );
endmodule
