// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/19/2021 13:50:33"

// 
// Device: Altera EP2AGX45CU17I3 Package UFBGA358
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	Reset,
	Start,
	Clk,
	Ack);
input 	reg Reset ;
input 	reg Start ;
input 	reg Clk ;
output 	logic Ack ;

// Design Ports Information
// Ack	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TopLevel_min_900mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \Ack~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \InstFetch1|Add0~1_sumout ;
wire \InstFetch1|ProgCtr~1_combout ;
wire \Reset~input_o ;
wire \Start~input_o ;
wire \InstFetch1|ProgCtr[1]~2_combout ;
wire \InstFetch1|Add0~2 ;
wire \InstFetch1|Add0~5_sumout ;
wire \InstFetch1|ProgCtr~3_combout ;
wire \InstFetch1|Add0~6 ;
wire \InstFetch1|Add0~10 ;
wire \InstFetch1|Add0~13_sumout ;
wire \InstFetch1|ProgCtr~5_combout ;
wire \InstROM1|inst_rom~15_combout ;
wire \InstFetch1|Add0~14 ;
wire \InstFetch1|Add0~17_sumout ;
wire \InstFetch1|ProgCtr~11_combout ;
wire \InstFetch1|Add0~18 ;
wire \InstFetch1|Add0~21_sumout ;
wire \InstFetch1|ProgCtr~10_combout ;
wire \InstFetch1|Add0~22 ;
wire \InstFetch1|Add0~25_sumout ;
wire \InstFetch1|ProgCtr~9_combout ;
wire \InstFetch1|Add0~26 ;
wire \InstFetch1|Add0~29_sumout ;
wire \InstFetch1|ProgCtr~8_combout ;
wire \InstFetch1|Add0~30 ;
wire \InstFetch1|Add0~34 ;
wire \InstFetch1|Add0~37_sumout ;
wire \InstFetch1|ProgCtr~6_combout ;
wire \InstROM1|inst_rom~17_combout ;
wire \InstROM1|inst_rom~12_combout ;
wire \InstROM1|inst_rom~10_combout ;
wire \InstROM1|inst_rom~9_combout ;
wire \InstROM1|inst_rom~11_combout ;
wire \InstROM1|inst_rom~19_combout ;
wire \InstROM1|inst_rom~14_combout ;
wire \InstROM1|inst_rom~18_combout ;
wire \InstROM1|inst_rom~13DUPLICATE_combout ;
wire \InstFetch1|ProgCtr~0_combout ;
wire \InstFetch1|Add0~9_sumout ;
wire \InstFetch1|ProgCtr~4_combout ;
wire \InstROM1|inst_rom~0_combout ;
wire \InstROM1|inst_rom~5_combout ;
wire \InstROM1|inst_rom~4_combout ;
wire \InstROM1|inst_rom~8_combout ;
wire \InstROM1|inst_rom~3_combout ;
wire \InstROM1|inst_rom~7_combout ;
wire \ALU1|Equal0~2_combout ;
wire \RF1|DataOutB[0]~0_combout ;
wire \InstROM1|inst_rom~2_combout ;
wire \InstROM1|inst_rom~6_combout ;
wire \ALU1|Equal0~1_combout ;
wire \Ctrl1|RegWrite~0_combout ;
wire \RF1|always1~1_combout ;
wire \InstROM1|inst_rom~13_combout ;
wire \RF1|Registers~5_combout ;
wire \LoadInst~0_combout ;
wire \RF1|always1~0_combout ;
wire \RF1|Registers[1][0]~7_combout ;
wire \RF1|Registers~1_combout ;
wire \RF1|Registers[1][0]~8_combout ;
wire \RF1|Registers[1][0]~6_combout ;
wire \ALU1|Out[0]~0_combout ;
wire \InstROM1|inst_rom~16_combout ;
wire \ALU1|Out[0]~2_combout ;
wire \RegWriteValue[7]~1_combout ;
wire \RegWriteValue[7]~2_combout ;
wire \RegWriteValue[7]~7_combout ;
wire \RegWriteValue[7]~8_combout ;
wire \RF1|Registers[2][0]~10_combout ;
wire \RF1|Registers[14][0]~20_combout ;
wire \RF1|Registers[14][5]~q ;
wire \RF1|Registers[13][0]~16_combout ;
wire \RF1|Registers[13][5]~q ;
wire \RF1|Registers[15][0]~24_combout ;
wire \RF1|Registers[15][5]~q ;
wire \RF1|Registers[12][0]~13_combout ;
wire \RF1|Registers[12][5]~q ;
wire \RF1|Mux2~3_combout ;
wire \RF1|Registers[10][0]~19_combout ;
wire \RF1|Registers[10][5]~q ;
wire \RF1|Registers[9][0]~15_combout ;
wire \RF1|Registers[9][5]~q ;
wire \RF1|Registers[11][0]~23_combout ;
wire \RF1|Registers[11][5]~q ;
wire \RF1|Registers[8][0]~12_combout ;
wire \RF1|Registers[8][5]~q ;
wire \RF1|Mux2~2_combout ;
wire \RF1|Registers[3][0]~21_combout ;
wire \RF1|Registers[3][5]~q ;
wire \RF1|Registers[2][0]~17_combout ;
wire \RF1|Registers[2][5]~q ;
wire \RF1|Mux2~0_combout ;
wire \RF1|Registers[5][0]~14_combout ;
wire \RF1|Registers[5][5]~q ;
wire \RF1|Registers[6][0]~18_combout ;
wire \RF1|Registers[6][5]~q ;
wire \RF1|Registers[4][0]~11_combout ;
wire \RF1|Registers[4][5]~q ;
wire \RF1|Registers[7][0]~22_combout ;
wire \RF1|Registers[7][5]~q ;
wire \RF1|Mux2~1_combout ;
wire \RF1|Mux2~4_combout ;
wire \RegWriteValue[5]~19_combout ;
wire \RegWriteValue[7]~10_combout ;
wire \RegWriteValue[7]~4_combout ;
wire \RegWriteValue[7]~3_combout ;
wire \RF1|Registers~31_combout ;
wire \RF1|Registers[1][3]~q ;
wire \RF1|Registers[11][2]~feeder_combout ;
wire \RF1|Registers[11][2]~q ;
wire \RF1|Registers[7][2]~feeder_combout ;
wire \RF1|Registers[7][2]~q ;
wire \RF1|Registers[3][2]~q ;
wire \RF1|Registers[15][2]~q ;
wire \RF1|Mux5~3_combout ;
wire \RF1|Registers[10][2]~q ;
wire \RF1|Registers[2][2]~q ;
wire \RF1|Registers[6][2]~feeder_combout ;
wire \RF1|Registers[6][2]~q ;
wire \RF1|Registers[14][2]~feeder_combout ;
wire \RF1|Registers[14][2]~q ;
wire \RF1|Mux5~2_combout ;
wire \RF1|Registers[9][2]~q ;
wire \RF1|Registers[13][2]~q ;
wire \RF1|Registers[5][2]~q ;
wire \RF1|Mux5~1_combout ;
wire \RF1|Registers[12][2]~feeder_combout ;
wire \RF1|Registers[12][2]~q ;
wire \RF1|Registers[4][2]~feeder_combout ;
wire \RF1|Registers[4][2]~q ;
wire \RF1|Registers[8][2]~q ;
wire \RF1|Mux5~0_combout ;
wire \RF1|Mux5~4_combout ;
wire \RF1|Registers~27_combout ;
wire \RF1|Registers[3][1]~q ;
wire \RF1|Registers[2][1]~q ;
wire \RF1|Mux6~0_combout ;
wire \RF1|Registers[14][1]~q ;
wire \RF1|Registers[12][1]~q ;
wire \RF1|Registers[13][1]~q ;
wire \RF1|Registers[15][1]~q ;
wire \RF1|Mux6~3_combout ;
wire \RF1|Registers[10][1]~q ;
wire \RF1|Registers[8][1]~q ;
wire \RF1|Registers[9][1]~q ;
wire \RF1|Registers[11][1]~q ;
wire \RF1|Mux6~2_combout ;
wire \RF1|Registers[4][1]~q ;
wire \RF1|Registers[6][1]~q ;
wire \RF1|Registers[7][1]~q ;
wire \RF1|Registers[5][1]~q ;
wire \RF1|Mux6~1_combout ;
wire \RF1|Mux6~4_combout ;
wire \RF1|Registers[14][7]~q ;
wire \RF1|Registers[12][7]~q ;
wire \RF1|Registers[15][7]~q ;
wire \RF1|Registers[13][7]~q ;
wire \RF1|Mux0~3_combout ;
wire \RF1|Registers[8][7]~q ;
wire \RF1|Registers[10][7]~q ;
wire \RF1|Registers[11][7]~q ;
wire \RF1|Registers[9][7]~q ;
wire \RF1|Mux0~2_combout ;
wire \RF1|Registers[3][7]~q ;
wire \RF1|Registers[2][7]~q ;
wire \RF1|Mux0~0_combout ;
wire \RF1|Registers[6][7]~q ;
wire \RF1|Registers[5][7]~q ;
wire \RF1|Registers[7][7]~q ;
wire \RF1|Registers[4][7]~feeder_combout ;
wire \RF1|Registers[4][7]~q ;
wire \RF1|Mux0~1_combout ;
wire \RF1|Mux0~4_combout ;
wire \RegWriteValue[7]~25_combout ;
wire \RF1|Registers~37_combout ;
wire \RF1|Registers[1][6]~q ;
wire \RegWriteValue[6]~22_combout ;
wire \ALU1|Add0~22 ;
wire \ALU1|Add0~25_sumout ;
wire \RegWriteValue[6]~24_combout ;
wire \RF1|Registers[0][0]~2_combout ;
wire \RF1|Registers[0][0]~3_combout ;
wire \RF1|Registers[0][6]~q ;
wire \RF1|DataOutB[6]~6_combout ;
wire \RegWriteValue[6]~23_combout ;
wire \RF1|Registers~36_combout ;
wire \RF1|Registers[15][6]~q ;
wire \RF1|Registers[3][6]~q ;
wire \RF1|Registers[7][6]~q ;
wire \RF1|Registers[11][6]~q ;
wire \RF1|Mux1~3_combout ;
wire \RF1|Registers[5][6]~feeder_combout ;
wire \RF1|Registers[5][6]~q ;
wire \RF1|Registers[13][6]~q ;
wire \RF1|Registers[9][6]~q ;
wire \RF1|Mux1~1_combout ;
wire \RF1|Registers[2][6]~q ;
wire \RF1|Registers[10][6]~q ;
wire \RF1|Registers[6][6]~feeder_combout ;
wire \RF1|Registers[6][6]~q ;
wire \RF1|Registers[14][6]~q ;
wire \RF1|Mux1~2_combout ;
wire \RF1|Registers[8][6]~q ;
wire \RF1|Registers[12][6]~q ;
wire \RF1|Registers[4][6]~feeder_combout ;
wire \RF1|Registers[4][6]~q ;
wire \RF1|Mux1~0_combout ;
wire \RF1|Mux1~4_combout ;
wire \RegWriteValue[7]~26_combout ;
wire \ALU1|Add0~26 ;
wire \ALU1|Add0~29_sumout ;
wire \RegWriteValue[7]~27_combout ;
wire \RF1|Registers[0][7]~q ;
wire \RF1|DataOutB[7]~7_combout ;
wire \RF1|Registers~38_combout ;
wire \RF1|Registers~39_combout ;
wire \RF1|Registers[1][7]~q ;
wire \ALU1|Add1~2_cout ;
wire \ALU1|Add1~6 ;
wire \ALU1|Add1~10 ;
wire \ALU1|Add1~14 ;
wire \ALU1|Add1~18 ;
wire \ALU1|Add1~22 ;
wire \ALU1|Add1~26 ;
wire \ALU1|Add1~30 ;
wire \ALU1|Add1~33_sumout ;
wire \ALU1|Add1~29_sumout ;
wire \ALU1|Add1~34 ;
wire \ALU1|Add1~37_sumout ;
wire \ALU1|Add1~9_sumout ;
wire \ALU1|Add1~5_sumout ;
wire \ALU1|Add1~21_sumout ;
wire \ALU1|Add1~13_sumout ;
wire \ALU1|Add1~17_sumout ;
wire \ALU1|Equal6~4_combout ;
wire \ALU1|Out[0]~6_combout ;
wire \ALU1|Out[0]~1_combout ;
wire \ALU1|Out[0]~3_combout ;
wire \RF1|Registers[2][3]~q ;
wire \RF1|Registers[3][3]~q ;
wire \RF1|Mux4~0_combout ;
wire \RF1|Registers[15][3]~q ;
wire \RF1|Registers[14][3]~q ;
wire \RF1|Registers[13][3]~q ;
wire \RF1|Registers[12][3]~feeder_combout ;
wire \RF1|Registers[12][3]~q ;
wire \RF1|Mux4~3_combout ;
wire \RF1|Registers[5][3]~q ;
wire \RF1|Registers[4][3]~q ;
wire \RF1|Registers[7][3]~q ;
wire \RF1|Registers[6][3]~q ;
wire \RF1|Mux4~1_combout ;
wire \RF1|Mux4~4_combout ;
wire \ALU1|WideXor0~0_combout ;
wire \ALU1|WideXor0~1_combout ;
wire \ALU1|Add0~1_sumout ;
wire \ALU1|Out[0]~4_combout ;
wire \ALU1|Out[0]~5_combout ;
wire \RF1|Registers~9_combout ;
wire \RF1|Registers[8][0]~q ;
wire \RF1|Registers[4][0]~feeder_combout ;
wire \RF1|Registers[4][0]~q ;
wire \RF1|Registers[12][0]~feeder_combout ;
wire \RF1|Registers[12][0]~q ;
wire \RF1|Mux7~0_combout ;
wire \RF1|Registers[13][0]~q ;
wire \RF1|Registers[5][0]~q ;
wire \RF1|Registers[9][0]~q ;
wire \RF1|Mux7~1_combout ;
wire \RF1|Registers[14][0]~q ;
wire \RF1|Registers[2][0]~q ;
wire \RF1|Registers[6][0]~feeder_combout ;
wire \RF1|Registers[6][0]~q ;
wire \RF1|Registers[10][0]~q ;
wire \RF1|Mux7~2_combout ;
wire \RF1|Registers[11][0]~q ;
wire \RF1|Registers[7][0]~q ;
wire \RF1|Registers[3][0]~q ;
wire \RF1|Registers[15][0]~q ;
wire \RF1|Mux7~3_combout ;
wire \RF1|Mux7~4_combout ;
wire \RegWriteValue[1]~5_combout ;
wire \ALU1|Add0~2 ;
wire \ALU1|Add0~5_sumout ;
wire \RegWriteValue[1]~6_combout ;
wire \RF1|Registers~26_combout ;
wire \RF1|Registers[0][1]~q ;
wire \RF1|DataOutB[1]~1_combout ;
wire \RF1|Registers~25_combout ;
wire \RF1|Registers[1][1]~q ;
wire \ALU1|Add0~6 ;
wire \ALU1|Add0~9_sumout ;
wire \RegWriteValue[2]~11_combout ;
wire \RegWriteValue[2]~9_combout ;
wire \RegWriteValue[2]~12_combout ;
wire \RF1|Registers[0][2]~q ;
wire \RF1|DataOutB[2]~2_combout ;
wire \RF1|Registers~28_combout ;
wire \RF1|Registers~29_combout ;
wire \RF1|Registers[1][2]~q ;
wire \ALU1|Add0~10 ;
wire \ALU1|Add0~13_sumout ;
wire \RegWriteValue[3]~13_combout ;
wire \RegWriteValue[3]~14_combout ;
wire \RegWriteValue[3]~15_combout ;
wire \RF1|Registers[0][3]~q ;
wire \RF1|DataOutB[3]~3_combout ;
wire \RF1|Registers~30_combout ;
wire \RF1|Registers[10][3]~q ;
wire \RF1|Registers[8][3]~q ;
wire \RF1|Registers[9][3]~q ;
wire \RF1|Registers[11][3]~q ;
wire \RF1|Mux4~2_combout ;
wire \RF1|Mux4~4DUPLICATE_combout ;
wire \RegWriteValue[4]~17_combout ;
wire \ALU1|Add0~14 ;
wire \ALU1|Add0~17_sumout ;
wire \RF1|Registers~32_combout ;
wire \RF1|Registers[10][4]~q ;
wire \RF1|Registers[6][4]~q ;
wire \RF1|Registers[2][4]~q ;
wire \RF1|Registers[14][4]~feeder_combout ;
wire \RF1|Registers[14][4]~q ;
wire \RF1|Mux3~2_combout ;
wire \RF1|Registers[7][4]~q ;
wire \RF1|Registers[11][4]~q ;
wire \RF1|Registers[15][4]~feeder_combout ;
wire \RF1|Registers[15][4]~q ;
wire \RF1|Registers[3][4]~q ;
wire \RF1|Mux3~3_combout ;
wire \RF1|Registers[13][4]~q ;
wire \RF1|Registers[9][4]~feeder_combout ;
wire \RF1|Registers[9][4]~q ;
wire \RF1|Registers[5][4]~feeder_combout ;
wire \RF1|Registers[5][4]~q ;
wire \RF1|Mux3~1_combout ;
wire \RF1|Registers[12][4]~feeder_combout ;
wire \RF1|Registers[12][4]~q ;
wire \RF1|Registers[8][4]~q ;
wire \RF1|Registers[4][4]~feeder_combout ;
wire \RF1|Registers[4][4]~q ;
wire \RF1|Mux3~0_combout ;
wire \RF1|Mux3~4_combout ;
wire \RegWriteValue[4]~16_combout ;
wire \RegWriteValue[4]~18_combout ;
wire \RF1|Registers[0][4]~q ;
wire \RF1|DataOutB[4]~4_combout ;
wire \RF1|Registers~32DUPLICATE_combout ;
wire \RF1|Registers~33_combout ;
wire \RF1|Registers[1][4]~q ;
wire \ALU1|Add0~18 ;
wire \ALU1|Add0~21_sumout ;
wire \RegWriteValue[5]~20_combout ;
wire \RegWriteValue[5]~21_combout ;
wire \RF1|Registers[0][5]~q ;
wire \RF1|DataOutB[5]~5_combout ;
wire \RF1|Registers~34_combout ;
wire \RF1|Registers~35_combout ;
wire \RF1|Registers[1][5]~q ;
wire \ALU1|Add1~25_sumout ;
wire \ALU1|Equal6~2_combout ;
wire \ALU1|Equal6~3_combout ;
wire \RF1|Registers~4_combout ;
wire \RF1|Registers[1][0]~42_combout ;
wire \RF1|Registers[1][0]~q ;
wire \DM1|Core~0_combout ;
wire \DM1|Core[0][0]~q ;
wire \RegWriteValue[0]~28_combout ;
wire \ALU1|Equal6~1_combout ;
wire \ALU1|Equal6~0_combout ;
wire \RegWriteValue[0]~0_combout ;
wire \RF1|Registers~40_combout ;
wire \RF1|Registers~41_combout ;
wire \RF1|Registers~0_combout ;
wire \RF1|Registers[0][0]~q ;
wire \Jump~0_combout ;
wire \InstFetch1|Add0~33_sumout ;
wire \InstFetch1|ProgCtr~7_combout ;
wire \InstROM1|inst_rom~1_combout ;
wire \ALU1|Equal0~0_combout ;
wire [9:0] \InstFetch1|ProgCtr ;


// Location: IOOBUF_X28_Y56_N2
arriaii_io_obuf \Ack~output (
	.i(\ALU1|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ack~output_o ),
	.obar());
// synopsys translate_off
defparam \Ack~output .bus_hold = "false";
defparam \Ack~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \Clk~inputclkctrl (
	.inclk(\Clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N20
arriaii_lcell_comb \InstFetch1|Add0~1 (
// Equation(s):
// \InstFetch1|Add0~1_sumout  = SUM(( VCC ) + ( \InstFetch1|ProgCtr [0] ) + ( !VCC ))
// \InstFetch1|Add0~2  = CARRY(( VCC ) + ( \InstFetch1|ProgCtr [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~1_sumout ),
	.cout(\InstFetch1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~1 .extended_lut = "off";
defparam \InstFetch1|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \InstFetch1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N26
arriaii_lcell_comb \InstFetch1|ProgCtr~1 (
// Equation(s):
// \InstFetch1|ProgCtr~1_combout  = ((!\Jump~0_combout  & \InstFetch1|Add0~1_sumout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(gnd),
	.datad(!\InstFetch1|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~1 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~1 .lut_mask = 64'h33BB33BB33BB33BB;
defparam \InstFetch1|ProgCtr~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N94
arriaii_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N63
arriaii_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N16
arriaii_lcell_comb \InstFetch1|ProgCtr[1]~2 (
// Equation(s):
// \InstFetch1|ProgCtr[1]~2_combout  = ( \Reset~input_o  ) # ( !\Reset~input_o  & ( !\Start~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Start~input_o ),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr[1]~2 .extended_lut = "off";
defparam \InstFetch1|ProgCtr[1]~2 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \InstFetch1|ProgCtr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N27
dffeas \InstFetch1|ProgCtr[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[0] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N22
arriaii_lcell_comb \InstFetch1|Add0~5 (
// Equation(s):
// \InstFetch1|Add0~5_sumout  = SUM(( \InstFetch1|ProgCtr [1] ) + ( GND ) + ( \InstFetch1|Add0~2  ))
// \InstFetch1|Add0~6  = CARRY(( \InstFetch1|ProgCtr [1] ) + ( GND ) + ( \InstFetch1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\InstFetch1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~5_sumout ),
	.cout(\InstFetch1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~5 .extended_lut = "off";
defparam \InstFetch1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \InstFetch1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N30
arriaii_lcell_comb \InstFetch1|ProgCtr~3 (
// Equation(s):
// \InstFetch1|ProgCtr~3_combout  = ( \InstFetch1|Add0~5_sumout  & ( (!\Jump~0_combout ) # (\InstFetch1|ProgCtr~0_combout ) ) ) # ( !\InstFetch1|Add0~5_sumout  & ( \InstFetch1|ProgCtr~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr~0_combout ),
	.datad(!\Jump~0_combout ),
	.datae(gnd),
	.dataf(!\InstFetch1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~3 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~3 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \InstFetch1|ProgCtr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N31
dffeas \InstFetch1|ProgCtr[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[1] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N24
arriaii_lcell_comb \InstFetch1|Add0~9 (
// Equation(s):
// \InstFetch1|Add0~9_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [2] ) + ( \InstFetch1|Add0~6  ))
// \InstFetch1|Add0~10  = CARRY(( GND ) + ( \InstFetch1|ProgCtr [2] ) + ( \InstFetch1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [2]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~9_sumout ),
	.cout(\InstFetch1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~9 .extended_lut = "off";
defparam \InstFetch1|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N26
arriaii_lcell_comb \InstFetch1|Add0~13 (
// Equation(s):
// \InstFetch1|Add0~13_sumout  = SUM(( \InstFetch1|ProgCtr [3] ) + ( GND ) + ( \InstFetch1|Add0~10  ))
// \InstFetch1|Add0~14  = CARRY(( \InstFetch1|ProgCtr [3] ) + ( GND ) + ( \InstFetch1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\InstFetch1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~13_sumout ),
	.cout(\InstFetch1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~13 .extended_lut = "off";
defparam \InstFetch1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \InstFetch1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N20
arriaii_lcell_comb \InstFetch1|ProgCtr~5 (
// Equation(s):
// \InstFetch1|ProgCtr~5_combout  = ((!\Jump~0_combout  & \InstFetch1|Add0~13_sumout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(!\InstFetch1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~5 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~5 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \InstFetch1|ProgCtr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N21
dffeas \InstFetch1|ProgCtr[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[3] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N18
arriaii_lcell_comb \InstROM1|inst_rom~15 (
// Equation(s):
// \InstROM1|inst_rom~15_combout  = ( \InstROM1|inst_rom~1_combout  & ( (!\InstFetch1|ProgCtr [3] & (!\InstFetch1|ProgCtr [2] & !\InstFetch1|ProgCtr [0])) ) )

	.dataa(!\InstFetch1|ProgCtr [3]),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [2]),
	.datad(!\InstFetch1|ProgCtr [0]),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~15 .extended_lut = "off";
defparam \InstROM1|inst_rom~15 .lut_mask = 64'h00000000A000A000;
defparam \InstROM1|inst_rom~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N28
arriaii_lcell_comb \InstFetch1|Add0~17 (
// Equation(s):
// \InstFetch1|Add0~17_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [4] ) + ( \InstFetch1|Add0~14  ))
// \InstFetch1|Add0~18  = CARRY(( GND ) + ( \InstFetch1|ProgCtr [4] ) + ( \InstFetch1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [4]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~17_sumout ),
	.cout(\InstFetch1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~17 .extended_lut = "off";
defparam \InstFetch1|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N8
arriaii_lcell_comb \InstFetch1|ProgCtr~11 (
// Equation(s):
// \InstFetch1|ProgCtr~11_combout  = ( \InstFetch1|Add0~17_sumout  & ( (!\Jump~0_combout ) # (\InstFetch1|ProgCtr~0_combout ) ) ) # ( !\InstFetch1|Add0~17_sumout  & ( \InstFetch1|ProgCtr~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Jump~0_combout ),
	.datad(!\InstFetch1|ProgCtr~0_combout ),
	.datae(gnd),
	.dataf(!\InstFetch1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~11 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~11 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \InstFetch1|ProgCtr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N9
dffeas \InstFetch1|ProgCtr[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[4] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N30
arriaii_lcell_comb \InstFetch1|Add0~21 (
// Equation(s):
// \InstFetch1|Add0~21_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [5] ) + ( \InstFetch1|Add0~18  ))
// \InstFetch1|Add0~22  = CARRY(( GND ) + ( \InstFetch1|ProgCtr [5] ) + ( \InstFetch1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [5]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~21_sumout ),
	.cout(\InstFetch1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~21 .extended_lut = "off";
defparam \InstFetch1|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N22
arriaii_lcell_comb \InstFetch1|ProgCtr~10 (
// Equation(s):
// \InstFetch1|ProgCtr~10_combout  = ((!\Jump~0_combout  & \InstFetch1|Add0~21_sumout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(!\InstFetch1|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~10 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~10 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \InstFetch1|ProgCtr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N23
dffeas \InstFetch1|ProgCtr[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[5] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N32
arriaii_lcell_comb \InstFetch1|Add0~25 (
// Equation(s):
// \InstFetch1|Add0~25_sumout  = SUM(( \InstFetch1|ProgCtr [6] ) + ( GND ) + ( \InstFetch1|Add0~22  ))
// \InstFetch1|Add0~26  = CARRY(( \InstFetch1|ProgCtr [6] ) + ( GND ) + ( \InstFetch1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\InstFetch1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~25_sumout ),
	.cout(\InstFetch1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~25 .extended_lut = "off";
defparam \InstFetch1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \InstFetch1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N4
arriaii_lcell_comb \InstFetch1|ProgCtr~9 (
// Equation(s):
// \InstFetch1|ProgCtr~9_combout  = ( \InstFetch1|Add0~25_sumout  & ( (!\Jump~0_combout ) # (\InstFetch1|ProgCtr~0_combout ) ) ) # ( !\InstFetch1|Add0~25_sumout  & ( \InstFetch1|ProgCtr~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Jump~0_combout ),
	.datad(!\InstFetch1|ProgCtr~0_combout ),
	.datae(gnd),
	.dataf(!\InstFetch1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~9 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~9 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \InstFetch1|ProgCtr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N5
dffeas \InstFetch1|ProgCtr[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[6] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N34
arriaii_lcell_comb \InstFetch1|Add0~29 (
// Equation(s):
// \InstFetch1|Add0~29_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [7] ) + ( \InstFetch1|Add0~26  ))
// \InstFetch1|Add0~30  = CARRY(( GND ) + ( \InstFetch1|ProgCtr [7] ) + ( \InstFetch1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [7]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~29_sumout ),
	.cout(\InstFetch1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~29 .extended_lut = "off";
defparam \InstFetch1|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N24
arriaii_lcell_comb \InstFetch1|ProgCtr~8 (
// Equation(s):
// \InstFetch1|ProgCtr~8_combout  = ( \InstFetch1|Add0~29_sumout  & ( (!\Jump~0_combout ) # (\InstFetch1|ProgCtr~0_combout ) ) ) # ( !\InstFetch1|Add0~29_sumout  & ( \InstFetch1|ProgCtr~0_combout  ) )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~8 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~8 .lut_mask = 64'h33333333BBBBBBBB;
defparam \InstFetch1|ProgCtr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N25
dffeas \InstFetch1|ProgCtr[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[7] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N36
arriaii_lcell_comb \InstFetch1|Add0~33 (
// Equation(s):
// \InstFetch1|Add0~33_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [8] ) + ( \InstFetch1|Add0~30  ))
// \InstFetch1|Add0~34  = CARRY(( GND ) + ( \InstFetch1|ProgCtr [8] ) + ( \InstFetch1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [8]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~33_sumout ),
	.cout(\InstFetch1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~33 .extended_lut = "off";
defparam \InstFetch1|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N38
arriaii_lcell_comb \InstFetch1|Add0~37 (
// Equation(s):
// \InstFetch1|Add0~37_sumout  = SUM(( GND ) + ( \InstFetch1|ProgCtr [9] ) + ( \InstFetch1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [9]),
	.datag(gnd),
	.cin(\InstFetch1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\InstFetch1|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|Add0~37 .extended_lut = "off";
defparam \InstFetch1|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \InstFetch1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N16
arriaii_lcell_comb \InstFetch1|ProgCtr~6 (
// Equation(s):
// \InstFetch1|ProgCtr~6_combout  = ((\InstFetch1|Add0~37_sumout  & !\Jump~0_combout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(gnd),
	.datab(!\InstFetch1|Add0~37_sumout ),
	.datac(!\Jump~0_combout ),
	.datad(!\InstFetch1|ProgCtr~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~6 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~6 .lut_mask = 64'h30FF30FF30FF30FF;
defparam \InstFetch1|ProgCtr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N17
dffeas \InstFetch1|ProgCtr[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[9] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N10
arriaii_lcell_comb \InstROM1|inst_rom~17 (
// Equation(s):
// \InstROM1|inst_rom~17_combout  = ( !\InstFetch1|ProgCtr [3] & ( (!\InstFetch1|ProgCtr [4] & ((!\InstFetch1|ProgCtr [2]) # ((!\InstFetch1|ProgCtr [1] & !\InstFetch1|ProgCtr [0])))) ) )

	.dataa(!\InstFetch1|ProgCtr [4]),
	.datab(!\InstFetch1|ProgCtr [1]),
	.datac(!\InstFetch1|ProgCtr [2]),
	.datad(!\InstFetch1|ProgCtr [0]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~17 .extended_lut = "off";
defparam \InstROM1|inst_rom~17 .lut_mask = 64'hA8A0A8A000000000;
defparam \InstROM1|inst_rom~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N36
arriaii_lcell_comb \InstROM1|inst_rom~12 (
// Equation(s):
// \InstROM1|inst_rom~12_combout  = ( !\InstFetch1|ProgCtr [5] & ( \InstROM1|inst_rom~17_combout  & ( (!\InstFetch1|ProgCtr [7] & (!\InstFetch1|ProgCtr [8] & (!\InstFetch1|ProgCtr [6] & !\InstFetch1|ProgCtr [9]))) ) ) )

	.dataa(!\InstFetch1|ProgCtr [7]),
	.datab(!\InstFetch1|ProgCtr [8]),
	.datac(!\InstFetch1|ProgCtr [6]),
	.datad(!\InstFetch1|ProgCtr [9]),
	.datae(!\InstFetch1|ProgCtr [5]),
	.dataf(!\InstROM1|inst_rom~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~12 .extended_lut = "off";
defparam \InstROM1|inst_rom~12 .lut_mask = 64'h0000000080000000;
defparam \InstROM1|inst_rom~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N8
arriaii_lcell_comb \InstROM1|inst_rom~10 (
// Equation(s):
// \InstROM1|inst_rom~10_combout  = ( \InstFetch1|ProgCtr [2] & ( (!\InstFetch1|ProgCtr [3] & (!\InstFetch1|ProgCtr [1] & \InstFetch1|ProgCtr [0])) ) ) # ( !\InstFetch1|ProgCtr [2] & ( !\InstFetch1|ProgCtr [3] ) )

	.dataa(!\InstFetch1|ProgCtr [3]),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [1]),
	.datad(!\InstFetch1|ProgCtr [0]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~10 .extended_lut = "off";
defparam \InstROM1|inst_rom~10 .lut_mask = 64'hAAAAAAAA00A000A0;
defparam \InstROM1|inst_rom~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N32
arriaii_lcell_comb \InstROM1|inst_rom~9 (
// Equation(s):
// \InstROM1|inst_rom~9_combout  = ( !\InstFetch1|ProgCtr [8] & ( (!\InstFetch1|ProgCtr [6] & (!\InstFetch1|ProgCtr [7] & (!\InstFetch1|ProgCtr [4] & !\InstFetch1|ProgCtr [5]))) ) )

	.dataa(!\InstFetch1|ProgCtr [6]),
	.datab(!\InstFetch1|ProgCtr [7]),
	.datac(!\InstFetch1|ProgCtr [4]),
	.datad(!\InstFetch1|ProgCtr [5]),
	.datae(!\InstFetch1|ProgCtr [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~9 .extended_lut = "off";
defparam \InstROM1|inst_rom~9 .lut_mask = 64'h8000000080000000;
defparam \InstROM1|inst_rom~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N12
arriaii_lcell_comb \InstROM1|inst_rom~11 (
// Equation(s):
// \InstROM1|inst_rom~11_combout  = ( \InstROM1|inst_rom~10_combout  & ( \InstROM1|inst_rom~9_combout  & ( !\InstFetch1|ProgCtr [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [9]),
	.datad(gnd),
	.datae(!\InstROM1|inst_rom~10_combout ),
	.dataf(!\InstROM1|inst_rom~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~11 .extended_lut = "off";
defparam \InstROM1|inst_rom~11 .lut_mask = 64'h000000000000F0F0;
defparam \InstROM1|inst_rom~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N28
arriaii_lcell_comb \InstROM1|inst_rom~19 (
// Equation(s):
// \InstROM1|inst_rom~19_combout  = ( !\InstFetch1|ProgCtr [2] & ( (!\InstFetch1|ProgCtr [4] & (!\InstFetch1|ProgCtr [3] & ((!\InstFetch1|ProgCtr [0]) # (!\InstFetch1|ProgCtr [1])))) ) )

	.dataa(!\InstFetch1|ProgCtr [4]),
	.datab(!\InstFetch1|ProgCtr [0]),
	.datac(!\InstFetch1|ProgCtr [3]),
	.datad(!\InstFetch1|ProgCtr [1]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~19 .extended_lut = "off";
defparam \InstROM1|inst_rom~19 .lut_mask = 64'hA080A08000000000;
defparam \InstROM1|inst_rom~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N38
arriaii_lcell_comb \InstROM1|inst_rom~14 (
// Equation(s):
// \InstROM1|inst_rom~14_combout  = ( !\InstFetch1|ProgCtr [5] & ( \InstROM1|inst_rom~19_combout  & ( (!\InstFetch1|ProgCtr [7] & (!\InstFetch1|ProgCtr [8] & (!\InstFetch1|ProgCtr [9] & !\InstFetch1|ProgCtr [6]))) ) ) )

	.dataa(!\InstFetch1|ProgCtr [7]),
	.datab(!\InstFetch1|ProgCtr [8]),
	.datac(!\InstFetch1|ProgCtr [9]),
	.datad(!\InstFetch1|ProgCtr [6]),
	.datae(!\InstFetch1|ProgCtr [5]),
	.dataf(!\InstROM1|inst_rom~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~14 .extended_lut = "off";
defparam \InstROM1|inst_rom~14 .lut_mask = 64'h0000000080000000;
defparam \InstROM1|inst_rom~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N6
arriaii_lcell_comb \InstROM1|inst_rom~18 (
// Equation(s):
// \InstROM1|inst_rom~18_combout  = ( !\InstFetch1|ProgCtr [4] & ( (!\InstFetch1|ProgCtr [3] & ((!\InstFetch1|ProgCtr [1] & ((!\InstFetch1|ProgCtr [0]))) # (\InstFetch1|ProgCtr [1] & (!\InstFetch1|ProgCtr [2])))) ) )

	.dataa(!\InstFetch1|ProgCtr [3]),
	.datab(!\InstFetch1|ProgCtr [1]),
	.datac(!\InstFetch1|ProgCtr [2]),
	.datad(!\InstFetch1|ProgCtr [0]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~18 .extended_lut = "off";
defparam \InstROM1|inst_rom~18 .lut_mask = 64'hA820A82000000000;
defparam \InstROM1|inst_rom~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N26
arriaii_lcell_comb \InstROM1|inst_rom~13DUPLICATE (
// Equation(s):
// \InstROM1|inst_rom~13DUPLICATE_combout  = ( !\InstFetch1|ProgCtr [7] & ( \InstROM1|inst_rom~18_combout  & ( (!\InstFetch1|ProgCtr [9] & (!\InstFetch1|ProgCtr [6] & (!\InstFetch1|ProgCtr [8] & !\InstFetch1|ProgCtr [5]))) ) ) )

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstFetch1|ProgCtr [6]),
	.datac(!\InstFetch1|ProgCtr [8]),
	.datad(!\InstFetch1|ProgCtr [5]),
	.datae(!\InstFetch1|ProgCtr [7]),
	.dataf(!\InstROM1|inst_rom~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~13DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~13DUPLICATE .extended_lut = "off";
defparam \InstROM1|inst_rom~13DUPLICATE .lut_mask = 64'h0000000080000000;
defparam \InstROM1|inst_rom~13DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N32
arriaii_lcell_comb \InstFetch1|ProgCtr~0 (
// Equation(s):
// \InstFetch1|ProgCtr~0_combout  = ( \Jump~0_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  ) ) # ( \Jump~0_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( (((!\InstROM1|inst_rom~11_combout ) # (\InstROM1|inst_rom~14_combout )) # 
// (\InstROM1|inst_rom~12_combout )) # (\InstROM1|inst_rom~15_combout ) ) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~11_combout ),
	.datad(!\InstROM1|inst_rom~14_combout ),
	.datae(!\Jump~0_combout ),
	.dataf(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~0 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~0 .lut_mask = 64'h0000F7FF0000FFFF;
defparam \InstFetch1|ProgCtr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N2
arriaii_lcell_comb \InstFetch1|ProgCtr~4 (
// Equation(s):
// \InstFetch1|ProgCtr~4_combout  = ((!\Jump~0_combout  & \InstFetch1|Add0~9_sumout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(!\InstFetch1|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~4 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~4 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \InstFetch1|ProgCtr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N3
dffeas \InstFetch1|ProgCtr[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[2] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N6
arriaii_lcell_comb \InstROM1|inst_rom~0 (
// Equation(s):
// \InstROM1|inst_rom~0_combout  = ( \InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [2] & (\InstFetch1|ProgCtr [0] & !\InstFetch1|ProgCtr [3])) ) ) # ( !\InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [3] & ((!\InstFetch1|ProgCtr [0]) # 
// (\InstFetch1|ProgCtr [2]))) ) )

	.dataa(!\InstFetch1|ProgCtr [2]),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [0]),
	.datad(!\InstFetch1|ProgCtr [3]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~0 .extended_lut = "off";
defparam \InstROM1|inst_rom~0 .lut_mask = 64'hF500F5000A000A00;
defparam \InstROM1|inst_rom~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N20
arriaii_lcell_comb \InstROM1|inst_rom~5 (
// Equation(s):
// \InstROM1|inst_rom~5_combout  = (\InstROM1|inst_rom~1_combout  & \InstROM1|inst_rom~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~1_combout ),
	.datad(!\InstROM1|inst_rom~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~5 .extended_lut = "off";
defparam \InstROM1|inst_rom~5 .lut_mask = 64'h000F000F000F000F;
defparam \InstROM1|inst_rom~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N10
arriaii_lcell_comb \InstROM1|inst_rom~4 (
// Equation(s):
// \InstROM1|inst_rom~4_combout  = ( \InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [2] & (\InstFetch1|ProgCtr [0] & !\InstFetch1|ProgCtr [3])) ) ) # ( !\InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [0] & !\InstFetch1|ProgCtr [3]) ) )

	.dataa(gnd),
	.datab(!\InstFetch1|ProgCtr [2]),
	.datac(!\InstFetch1|ProgCtr [0]),
	.datad(!\InstFetch1|ProgCtr [3]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~4 .extended_lut = "off";
defparam \InstROM1|inst_rom~4 .lut_mask = 64'hF000F0000C000C00;
defparam \InstROM1|inst_rom~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N26
arriaii_lcell_comb \InstROM1|inst_rom~8 (
// Equation(s):
// \InstROM1|inst_rom~8_combout  = ( \InstROM1|inst_rom~4_combout  & ( \InstROM1|inst_rom~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~8 .extended_lut = "off";
defparam \InstROM1|inst_rom~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstROM1|inst_rom~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N30
arriaii_lcell_comb \InstROM1|inst_rom~3 (
// Equation(s):
// \InstROM1|inst_rom~3_combout  = ( !\InstFetch1|ProgCtr [3] & ( !\InstFetch1|ProgCtr [2] $ (((!\InstFetch1|ProgCtr [1] & \InstFetch1|ProgCtr [0]))) ) )

	.dataa(!\InstFetch1|ProgCtr [1]),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [0]),
	.datad(!\InstFetch1|ProgCtr [2]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~3 .extended_lut = "off";
defparam \InstROM1|inst_rom~3 .lut_mask = 64'hF50AF50A00000000;
defparam \InstROM1|inst_rom~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N18
arriaii_lcell_comb \InstROM1|inst_rom~7 (
// Equation(s):
// \InstROM1|inst_rom~7_combout  = ( \InstROM1|inst_rom~1_combout  & ( \InstROM1|inst_rom~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~7 .extended_lut = "off";
defparam \InstROM1|inst_rom~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstROM1|inst_rom~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N4
arriaii_lcell_comb \ALU1|Equal0~2 (
// Equation(s):
// \ALU1|Equal0~2_combout  = ( \InstROM1|inst_rom~4_combout  & ( (\InstROM1|inst_rom~3_combout  & \InstROM1|inst_rom~1_combout ) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~3_combout ),
	.datac(!\InstROM1|inst_rom~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal0~2 .extended_lut = "off";
defparam \ALU1|Equal0~2 .lut_mask = 64'h0000000003030303;
defparam \ALU1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N34
arriaii_lcell_comb \RF1|DataOutB[0]~0 (
// Equation(s):
// \RF1|DataOutB[0]~0_combout  = ( \RF1|Registers[0][0]~q  & ( (!\InstROM1|inst_rom~9_combout ) # ((!\InstROM1|inst_rom~10_combout ) # ((\RF1|Registers[1][0]~q ) # (\InstFetch1|ProgCtr [9]))) ) ) # ( !\RF1|Registers[0][0]~q  & ( (\InstROM1|inst_rom~9_combout 
//  & (\InstROM1|inst_rom~10_combout  & (!\InstFetch1|ProgCtr [9] & \RF1|Registers[1][0]~q ))) ) )

	.dataa(!\InstROM1|inst_rom~9_combout ),
	.datab(!\InstROM1|inst_rom~10_combout ),
	.datac(!\InstFetch1|ProgCtr [9]),
	.datad(!\RF1|Registers[1][0]~q ),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[0]~0 .extended_lut = "off";
defparam \RF1|DataOutB[0]~0 .lut_mask = 64'h00100010EFFFEFFF;
defparam \RF1|DataOutB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N2
arriaii_lcell_comb \InstROM1|inst_rom~2 (
// Equation(s):
// \InstROM1|inst_rom~2_combout  = ( \InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [2] & (!\InstFetch1|ProgCtr [0] & !\InstFetch1|ProgCtr [3])) ) ) # ( !\InstFetch1|ProgCtr [1] & ( (!\InstFetch1|ProgCtr [3] & (!\InstFetch1|ProgCtr [2] $ 
// (\InstFetch1|ProgCtr [0]))) ) )

	.dataa(!\InstFetch1|ProgCtr [2]),
	.datab(gnd),
	.datac(!\InstFetch1|ProgCtr [0]),
	.datad(!\InstFetch1|ProgCtr [3]),
	.datae(gnd),
	.dataf(!\InstFetch1|ProgCtr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~2 .extended_lut = "off";
defparam \InstROM1|inst_rom~2 .lut_mask = 64'hA500A500A000A000;
defparam \InstROM1|inst_rom~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N0
arriaii_lcell_comb \InstROM1|inst_rom~6 (
// Equation(s):
// \InstROM1|inst_rom~6_combout  = ( \InstROM1|inst_rom~2_combout  & ( \InstROM1|inst_rom~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~6 .extended_lut = "off";
defparam \InstROM1|inst_rom~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstROM1|inst_rom~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N30
arriaii_lcell_comb \ALU1|Equal0~1 (
// Equation(s):
// \ALU1|Equal0~1_combout  = ( !\InstROM1|inst_rom~5_combout  & ( (\InstROM1|inst_rom~7_combout  & (!\InstROM1|inst_rom~8_combout  & \InstROM1|inst_rom~6_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~7_combout ),
	.datac(!\InstROM1|inst_rom~8_combout ),
	.datad(!\InstROM1|inst_rom~6_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal0~1 .extended_lut = "off";
defparam \ALU1|Equal0~1 .lut_mask = 64'h0030003000000000;
defparam \ALU1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N24
arriaii_lcell_comb \Ctrl1|RegWrite~0 (
// Equation(s):
// \Ctrl1|RegWrite~0_combout  = ( \InstROM1|inst_rom~8_combout  & ( (!\InstROM1|inst_rom~7_combout  & (!\InstROM1|inst_rom~5_combout  & \InstROM1|inst_rom~6_combout )) # (\InstROM1|inst_rom~7_combout  & (\InstROM1|inst_rom~5_combout )) ) )

	.dataa(!\InstROM1|inst_rom~7_combout ),
	.datab(!\InstROM1|inst_rom~5_combout ),
	.datac(!\InstROM1|inst_rom~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl1|RegWrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl1|RegWrite~0 .extended_lut = "off";
defparam \Ctrl1|RegWrite~0 .lut_mask = 64'h0000000019191919;
defparam \Ctrl1|RegWrite~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N26
arriaii_lcell_comb \RF1|always1~1 (
// Equation(s):
// \RF1|always1~1_combout  = ( \InstROM1|inst_rom~5_combout  & ( (!\InstROM1|inst_rom~7_combout  & (\InstROM1|inst_rom~6_combout  & !\InstROM1|inst_rom~8_combout )) ) ) # ( !\InstROM1|inst_rom~5_combout  & ( (\InstROM1|inst_rom~7_combout  & 
// (\InstROM1|inst_rom~6_combout  & \InstROM1|inst_rom~8_combout )) ) )

	.dataa(!\InstROM1|inst_rom~7_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~6_combout ),
	.datad(!\InstROM1|inst_rom~8_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|always1~1 .extended_lut = "off";
defparam \RF1|always1~1 .lut_mask = 64'h000500050A000A00;
defparam \RF1|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N24
arriaii_lcell_comb \InstROM1|inst_rom~13 (
// Equation(s):
// \InstROM1|inst_rom~13_combout  = ( !\InstFetch1|ProgCtr [7] & ( \InstROM1|inst_rom~18_combout  & ( (!\InstFetch1|ProgCtr [9] & (!\InstFetch1|ProgCtr [6] & (!\InstFetch1|ProgCtr [5] & !\InstFetch1|ProgCtr [8]))) ) ) )

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstFetch1|ProgCtr [6]),
	.datac(!\InstFetch1|ProgCtr [5]),
	.datad(!\InstFetch1|ProgCtr [8]),
	.datae(!\InstFetch1|ProgCtr [7]),
	.dataf(!\InstROM1|inst_rom~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~13 .extended_lut = "off";
defparam \InstROM1|inst_rom~13 .lut_mask = 64'h0000000080000000;
defparam \InstROM1|inst_rom~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N0
arriaii_lcell_comb \RF1|Registers~5 (
// Equation(s):
// \RF1|Registers~5_combout  = ( \InstROM1|inst_rom~13_combout  & ( (!\InstROM1|inst_rom~15_combout  & (!\InstROM1|inst_rom~14_combout  & !\InstROM1|inst_rom~12_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~12_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~5 .extended_lut = "off";
defparam \RF1|Registers~5 .lut_mask = 64'h00000000C000C000;
defparam \RF1|Registers~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N36
arriaii_lcell_comb \LoadInst~0 (
// Equation(s):
// \LoadInst~0_combout  = ( \InstROM1|inst_rom~8_combout  & ( (\InstROM1|inst_rom~5_combout  & (!\InstROM1|inst_rom~6_combout  & !\InstROM1|inst_rom~7_combout )) ) ) # ( !\InstROM1|inst_rom~8_combout  & ( (\InstROM1|inst_rom~5_combout  & 
// (!\InstROM1|inst_rom~6_combout  & \InstROM1|inst_rom~7_combout )) ) )

	.dataa(!\InstROM1|inst_rom~5_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~6_combout ),
	.datad(!\InstROM1|inst_rom~7_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadInst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadInst~0 .extended_lut = "off";
defparam \LoadInst~0 .lut_mask = 64'h0050005050005000;
defparam \LoadInst~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N2
arriaii_lcell_comb \RF1|always1~0 (
// Equation(s):
// \RF1|always1~0_combout  = ( \InstROM1|inst_rom~8_combout  & ( (!\InstROM1|inst_rom~5_combout  & ((!\InstROM1|inst_rom~6_combout ))) # (\InstROM1|inst_rom~5_combout  & (!\InstROM1|inst_rom~7_combout  & \InstROM1|inst_rom~6_combout )) ) ) # ( 
// !\InstROM1|inst_rom~8_combout  & ( (!\InstROM1|inst_rom~6_combout  & ((!\InstROM1|inst_rom~7_combout ) # (!\InstROM1|inst_rom~5_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~7_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~5_combout ),
	.datad(!\InstROM1|inst_rom~6_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|always1~0 .extended_lut = "off";
defparam \RF1|always1~0 .lut_mask = 64'hFA00FA00F00AF00A;
defparam \RF1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N16
arriaii_lcell_comb \RF1|Registers[1][0]~7 (
// Equation(s):
// \RF1|Registers[1][0]~7_combout  = ( !\RF1|always1~0_combout  & ( (!\Ctrl1|RegWrite~0_combout  & (!\RF1|always1~1_combout  & ((\LoadInst~0_combout ) # (\RF1|Registers~5_combout )))) ) )

	.dataa(!\Ctrl1|RegWrite~0_combout ),
	.datab(!\RF1|always1~1_combout ),
	.datac(!\RF1|Registers~5_combout ),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(!\RF1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[1][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[1][0]~7 .extended_lut = "off";
defparam \RF1|Registers[1][0]~7 .lut_mask = 64'h0888088800000000;
defparam \RF1|Registers[1][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N16
arriaii_lcell_comb \RF1|Registers~1 (
// Equation(s):
// \RF1|Registers~1_combout  = ( !\RF1|always1~1_combout  & ( !\RF1|always1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~1 .extended_lut = "off";
defparam \RF1|Registers~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \RF1|Registers~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N24
arriaii_lcell_comb \RF1|Registers[1][0]~8 (
// Equation(s):
// \RF1|Registers[1][0]~8_combout  = ( \RF1|Registers~1_combout  & ( (!\Ctrl1|RegWrite~0_combout  & (((\RF1|Registers[1][0]~q  & !\RF1|Registers[1][0]~7_combout )) # (\RegWriteValue[0]~28_combout ))) # (\Ctrl1|RegWrite~0_combout  & (\RF1|Registers[1][0]~q  & 
// ((!\RF1|Registers[1][0]~7_combout )))) ) ) # ( !\RF1|Registers~1_combout  & ( (\RF1|Registers[1][0]~q  & !\RF1|Registers[1][0]~7_combout ) ) )

	.dataa(!\Ctrl1|RegWrite~0_combout ),
	.datab(!\RF1|Registers[1][0]~q ),
	.datac(!\RegWriteValue[0]~28_combout ),
	.datad(!\RF1|Registers[1][0]~7_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[1][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[1][0]~8 .extended_lut = "off";
defparam \RF1|Registers[1][0]~8 .lut_mask = 64'h330033003B0A3B0A;
defparam \RF1|Registers[1][0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N18
arriaii_lcell_comb \RF1|Registers[1][0]~6 (
// Equation(s):
// \RF1|Registers[1][0]~6_combout  = ( \RF1|Registers~1_combout  & ( (!\LoadInst~0_combout  & (\RF1|Registers~5_combout  & !\Ctrl1|RegWrite~0_combout )) ) )

	.dataa(!\LoadInst~0_combout ),
	.datab(!\RF1|Registers~5_combout ),
	.datac(!\Ctrl1|RegWrite~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[1][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[1][0]~6 .extended_lut = "off";
defparam \RF1|Registers[1][0]~6 .lut_mask = 64'h0000000020202020;
defparam \RF1|Registers[1][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N2
arriaii_lcell_comb \ALU1|Out[0]~0 (
// Equation(s):
// \ALU1|Out[0]~0_combout  = (!\InstROM1|inst_rom~8_combout  & (\InstROM1|inst_rom~5_combout  & (!\InstROM1|inst_rom~7_combout  & \InstROM1|inst_rom~6_combout )))

	.dataa(!\InstROM1|inst_rom~8_combout ),
	.datab(!\InstROM1|inst_rom~5_combout ),
	.datac(!\InstROM1|inst_rom~7_combout ),
	.datad(!\InstROM1|inst_rom~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~0 .extended_lut = "off";
defparam \ALU1|Out[0]~0 .lut_mask = 64'h0020002000200020;
defparam \ALU1|Out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N32
arriaii_lcell_comb \InstROM1|inst_rom~16 (
// Equation(s):
// \InstROM1|inst_rom~16_combout  = ( \InstROM1|inst_rom~9_combout  & ( \InstROM1|inst_rom~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~16 .extended_lut = "off";
defparam \InstROM1|inst_rom~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstROM1|inst_rom~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N2
arriaii_lcell_comb \ALU1|Out[0]~2 (
// Equation(s):
// \ALU1|Out[0]~2_combout  = ( !\InstROM1|inst_rom~6_combout  & ( (!\InstROM1|inst_rom~5_combout  & !\InstROM1|inst_rom~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~5_combout ),
	.datad(!\InstROM1|inst_rom~7_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~2 .extended_lut = "off";
defparam \ALU1|Out[0]~2 .lut_mask = 64'hF000F00000000000;
defparam \ALU1|Out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N30
arriaii_lcell_comb \RegWriteValue[7]~1 (
// Equation(s):
// \RegWriteValue[7]~1_combout  = ( !\InstROM1|inst_rom~5_combout  & ( !\InstROM1|inst_rom~6_combout  & ( !\InstROM1|inst_rom~8_combout  $ (!\InstROM1|inst_rom~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~8_combout ),
	.datad(!\InstROM1|inst_rom~7_combout ),
	.datae(!\InstROM1|inst_rom~5_combout ),
	.dataf(!\InstROM1|inst_rom~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~1 .extended_lut = "off";
defparam \RegWriteValue[7]~1 .lut_mask = 64'h0FF0000000000000;
defparam \RegWriteValue[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N28
arriaii_lcell_comb \RegWriteValue[7]~2 (
// Equation(s):
// \RegWriteValue[7]~2_combout  = ( \ALU1|Out[0]~2_combout  & ( (!\LoadInst~0_combout  & ((!\InstROM1|inst_rom~8_combout ) # (!\RegWriteValue[7]~1_combout ))) ) ) # ( !\ALU1|Out[0]~2_combout  & ( (!\RegWriteValue[7]~1_combout  & !\LoadInst~0_combout ) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~8_combout ),
	.datac(!\RegWriteValue[7]~1_combout ),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(!\ALU1|Out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~2 .extended_lut = "off";
defparam \RegWriteValue[7]~2 .lut_mask = 64'hF000F000FC00FC00;
defparam \RegWriteValue[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N38
arriaii_lcell_comb \RegWriteValue[7]~7 (
// Equation(s):
// \RegWriteValue[7]~7_combout  = ( \RegWriteValue[7]~2_combout  & ( \ALU1|Out[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU1|Out[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegWriteValue[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~7 .extended_lut = "off";
defparam \RegWriteValue[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegWriteValue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N6
arriaii_lcell_comb \RegWriteValue[7]~8 (
// Equation(s):
// \RegWriteValue[7]~8_combout  = ( \LoadInst~0_combout  & ( \ALU1|Out[0]~2_combout  ) ) # ( !\LoadInst~0_combout  & ( (\InstROM1|inst_rom~8_combout  & (\ALU1|Out[0]~2_combout  & \RegWriteValue[7]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~8_combout ),
	.datac(!\ALU1|Out[0]~2_combout ),
	.datad(!\RegWriteValue[7]~1_combout ),
	.datae(gnd),
	.dataf(!\LoadInst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~8 .extended_lut = "off";
defparam \RegWriteValue[7]~8 .lut_mask = 64'h000300030F0F0F0F;
defparam \RegWriteValue[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N18
arriaii_lcell_comb \RF1|Registers[2][0]~10 (
// Equation(s):
// \RF1|Registers[2][0]~10_combout  = (!\Ctrl1|RegWrite~0_combout  & (!\RF1|always1~1_combout  & (!\RF1|always1~0_combout  & !\LoadInst~0_combout )))

	.dataa(!\Ctrl1|RegWrite~0_combout ),
	.datab(!\RF1|always1~1_combout ),
	.datac(!\RF1|always1~0_combout ),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[2][0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[2][0]~10 .extended_lut = "off";
defparam \RF1|Registers[2][0]~10 .lut_mask = 64'h8000800080008000;
defparam \RF1|Registers[2][0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N12
arriaii_lcell_comb \RF1|Registers[14][0]~20 (
// Equation(s):
// \RF1|Registers[14][0]~20_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~15_combout  & (\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~14_combout  & !\InstROM1|inst_rom~13_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[14][0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[14][0]~20 .extended_lut = "off";
defparam \RF1|Registers[14][0]~20 .lut_mask = 64'h0000000001000100;
defparam \RF1|Registers[14][0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N39
dffeas \RF1|Registers[14][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][5] .is_wysiwyg = "true";
defparam \RF1|Registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N4
arriaii_lcell_comb \RF1|Registers[13][0]~16 (
// Equation(s):
// \RF1|Registers[13][0]~16_combout  = ( \InstROM1|inst_rom~14_combout  & ( (\InstROM1|inst_rom~15_combout  & (!\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~13_combout  & \RF1|Registers[2][0]~10_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~13_combout ),
	.datad(!\RF1|Registers[2][0]~10_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[13][0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[13][0]~16 .extended_lut = "off";
defparam \RF1|Registers[13][0]~16 .lut_mask = 64'h0000000000040004;
defparam \RF1|Registers[13][0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N23
dffeas \RF1|Registers[13][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][5] .is_wysiwyg = "true";
defparam \RF1|Registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N14
arriaii_lcell_comb \RF1|Registers[15][0]~24 (
// Equation(s):
// \RF1|Registers[15][0]~24_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~15_combout  & (\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~14_combout  & \InstROM1|inst_rom~13_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[15][0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[15][0]~24 .extended_lut = "off";
defparam \RF1|Registers[15][0]~24 .lut_mask = 64'h0000000000010001;
defparam \RF1|Registers[15][0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N17
dffeas \RF1|Registers[15][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][5] .is_wysiwyg = "true";
defparam \RF1|Registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N38
arriaii_lcell_comb \RF1|Registers[12][0]~13 (
// Equation(s):
// \RF1|Registers[12][0]~13_combout  = ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~12_combout  & !\InstROM1|inst_rom~13_combout )) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~12_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[12][0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[12][0]~13 .extended_lut = "off";
defparam \RF1|Registers[12][0]~13 .lut_mask = 64'h0000000000005000;
defparam \RF1|Registers[12][0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y41_N35
dffeas \RF1|Registers[12][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][5] .is_wysiwyg = "true";
defparam \RF1|Registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N22
arriaii_lcell_comb \RF1|Mux2~3 (
// Equation(s):
// \RF1|Mux2~3_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[15][5]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[14][5]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[13][5]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[12][5]~q  ) ) )

	.dataa(!\RF1|Registers[14][5]~q ),
	.datab(!\RF1|Registers[13][5]~q ),
	.datac(!\RF1|Registers[15][5]~q ),
	.datad(!\RF1|Registers[12][5]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux2~3 .extended_lut = "off";
defparam \RF1|Mux2~3 .lut_mask = 64'h00FF333355550F0F;
defparam \RF1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N8
arriaii_lcell_comb \RF1|Registers[10][0]~19 (
// Equation(s):
// \RF1|Registers[10][0]~19_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~12_combout  & (!\InstROM1|inst_rom~13_combout  & \InstROM1|inst_rom~15_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~13_combout ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[10][0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[10][0]~19 .extended_lut = "off";
defparam \RF1|Registers[10][0]~19 .lut_mask = 64'h0000000000200020;
defparam \RF1|Registers[10][0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N1
dffeas \RF1|Registers[10][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][5] .is_wysiwyg = "true";
defparam \RF1|Registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N34
arriaii_lcell_comb \RF1|Registers[9][0]~15 (
// Equation(s):
// \RF1|Registers[9][0]~15_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~13_combout  & (!\InstROM1|inst_rom~12_combout  & (!\InstROM1|inst_rom~14_combout  & \InstROM1|inst_rom~15_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~13_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[9][0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[9][0]~15 .extended_lut = "off";
defparam \RF1|Registers[9][0]~15 .lut_mask = 64'h0000000000400040;
defparam \RF1|Registers[9][0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N31
dffeas \RF1|Registers[9][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][5] .is_wysiwyg = "true";
defparam \RF1|Registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N6
arriaii_lcell_comb \RF1|Registers[11][0]~23 (
// Equation(s):
// \RF1|Registers[11][0]~23_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~15_combout  & (\InstROM1|inst_rom~12_combout  & (!\InstROM1|inst_rom~14_combout  & \InstROM1|inst_rom~13_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[11][0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[11][0]~23 .extended_lut = "off";
defparam \RF1|Registers[11][0]~23 .lut_mask = 64'h0000000000100010;
defparam \RF1|Registers[11][0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y41_N27
dffeas \RF1|Registers[11][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][5] .is_wysiwyg = "true";
defparam \RF1|Registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N30
arriaii_lcell_comb \RF1|Registers[8][0]~12 (
// Equation(s):
// \RF1|Registers[8][0]~12_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~15_combout  & (!\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~12_combout  & !\InstROM1|inst_rom~13_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~14_combout ),
	.datac(!\InstROM1|inst_rom~12_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[8][0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[8][0]~12 .extended_lut = "off";
defparam \RF1|Registers[8][0]~12 .lut_mask = 64'h0000000040004000;
defparam \RF1|Registers[8][0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N33
dffeas \RF1|Registers[8][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][5] .is_wysiwyg = "true";
defparam \RF1|Registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N2
arriaii_lcell_comb \RF1|Mux2~2 (
// Equation(s):
// \RF1|Mux2~2_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[11][5]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[10][5]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[9][5]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[8][5]~q  ) ) )

	.dataa(!\RF1|Registers[10][5]~q ),
	.datab(!\RF1|Registers[9][5]~q ),
	.datac(!\RF1|Registers[11][5]~q ),
	.datad(!\RF1|Registers[8][5]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux2~2 .extended_lut = "off";
defparam \RF1|Mux2~2 .lut_mask = 64'h00FF333355550F0F;
defparam \RF1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N10
arriaii_lcell_comb \RF1|Registers[3][0]~21 (
// Equation(s):
// \RF1|Registers[3][0]~21_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~13_combout  & !\InstROM1|inst_rom~15_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~13_combout ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[3][0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[3][0]~21 .extended_lut = "off";
defparam \RF1|Registers[3][0]~21 .lut_mask = 64'h0000000002000200;
defparam \RF1|Registers[3][0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N21
dffeas \RF1|Registers[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][5] .is_wysiwyg = "true";
defparam \RF1|Registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N12
arriaii_lcell_comb \RF1|Registers[2][0]~17 (
// Equation(s):
// \RF1|Registers[2][0]~17_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (!\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~15_combout  & (\InstROM1|inst_rom~12_combout  & !\InstROM1|inst_rom~13_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\InstROM1|inst_rom~12_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[2][0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[2][0]~17 .extended_lut = "off";
defparam \RF1|Registers[2][0]~17 .lut_mask = 64'h0000000008000800;
defparam \RF1|Registers[2][0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N15
dffeas \RF1|Registers[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][5] .is_wysiwyg = "true";
defparam \RF1|Registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N22
arriaii_lcell_comb \RF1|Mux2~0 (
// Equation(s):
// \RF1|Mux2~0_combout  = ( \RF1|Registers[0][5]~q  & ( \InstROM1|inst_rom~13_combout  & ( (!\InstROM1|inst_rom~12_combout  & ((\RF1|Registers[1][5]~q ))) # (\InstROM1|inst_rom~12_combout  & (\RF1|Registers[3][5]~q )) ) ) ) # ( !\RF1|Registers[0][5]~q  & ( 
// \InstROM1|inst_rom~13_combout  & ( (!\InstROM1|inst_rom~12_combout  & ((\RF1|Registers[1][5]~q ))) # (\InstROM1|inst_rom~12_combout  & (\RF1|Registers[3][5]~q )) ) ) ) # ( \RF1|Registers[0][5]~q  & ( !\InstROM1|inst_rom~13_combout  & ( 
// (!\InstROM1|inst_rom~12_combout ) # (\RF1|Registers[2][5]~q ) ) ) ) # ( !\RF1|Registers[0][5]~q  & ( !\InstROM1|inst_rom~13_combout  & ( (\RF1|Registers[2][5]~q  & \InstROM1|inst_rom~12_combout ) ) ) )

	.dataa(!\RF1|Registers[3][5]~q ),
	.datab(!\RF1|Registers[2][5]~q ),
	.datac(!\InstROM1|inst_rom~12_combout ),
	.datad(!\RF1|Registers[1][5]~q ),
	.datae(!\RF1|Registers[0][5]~q ),
	.dataf(!\InstROM1|inst_rom~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux2~0 .extended_lut = "off";
defparam \RF1|Mux2~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \RF1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N32
arriaii_lcell_comb \RF1|Registers[5][0]~14 (
// Equation(s):
// \RF1|Registers[5][0]~14_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~13_combout  & (!\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~14_combout  & !\InstROM1|inst_rom~15_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~13_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[5][0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[5][0]~14 .extended_lut = "off";
defparam \RF1|Registers[5][0]~14 .lut_mask = 64'h0000000004000400;
defparam \RF1|Registers[5][0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N1
dffeas \RF1|Registers[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][5] .is_wysiwyg = "true";
defparam \RF1|Registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N0
arriaii_lcell_comb \RF1|Registers[6][0]~18 (
// Equation(s):
// \RF1|Registers[6][0]~18_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~15_combout  & (\RF1|Registers[2][0]~10_combout  & !\InstROM1|inst_rom~13_combout )) ) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\RF1|Registers[2][0]~10_combout ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[6][0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[6][0]~18 .extended_lut = "off";
defparam \RF1|Registers[6][0]~18 .lut_mask = 64'h0000000000000C00;
defparam \RF1|Registers[6][0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N23
dffeas \RF1|Registers[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][5] .is_wysiwyg = "true";
defparam \RF1|Registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N28
arriaii_lcell_comb \RF1|Registers[4][0]~11 (
// Equation(s):
// \RF1|Registers[4][0]~11_combout  = ( \RF1|Registers[2][0]~10_combout  & ( (!\InstROM1|inst_rom~15_combout  & (\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~13_combout  & !\InstROM1|inst_rom~12_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~15_combout ),
	.datab(!\InstROM1|inst_rom~14_combout ),
	.datac(!\InstROM1|inst_rom~13_combout ),
	.datad(!\InstROM1|inst_rom~12_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][0]~11 .extended_lut = "off";
defparam \RF1|Registers[4][0]~11 .lut_mask = 64'h0000000020002000;
defparam \RF1|Registers[4][0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N29
dffeas \RF1|Registers[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][5] .is_wysiwyg = "true";
defparam \RF1|Registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N36
arriaii_lcell_comb \RF1|Registers[7][0]~22 (
// Equation(s):
// \RF1|Registers[7][0]~22_combout  = ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[2][0]~10_combout  & ( (\InstROM1|inst_rom~13DUPLICATE_combout  & (!\InstROM1|inst_rom~15_combout  & \InstROM1|inst_rom~14_combout )) ) ) )

	.dataa(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~15_combout ),
	.datad(!\InstROM1|inst_rom~14_combout ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\RF1|Registers[2][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[7][0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[7][0]~22 .extended_lut = "off";
defparam \RF1|Registers[7][0]~22 .lut_mask = 64'h0000000000000050;
defparam \RF1|Registers[7][0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N13
dffeas \RF1|Registers[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][5] .is_wysiwyg = "true";
defparam \RF1|Registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N20
arriaii_lcell_comb \RF1|Mux2~1 (
// Equation(s):
// \RF1|Mux2~1_combout  = ( \InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[7][5]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[5][5]~q  ) ) ) # ( 
// \InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[6][5]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[4][5]~q  ) ) )

	.dataa(!\RF1|Registers[5][5]~q ),
	.datab(!\RF1|Registers[6][5]~q ),
	.datac(!\RF1|Registers[4][5]~q ),
	.datad(!\RF1|Registers[7][5]~q ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux2~1 .extended_lut = "off";
defparam \RF1|Mux2~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \RF1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N34
arriaii_lcell_comb \RF1|Mux2~4 (
// Equation(s):
// \RF1|Mux2~4_combout  = ( \RF1|Mux2~0_combout  & ( \RF1|Mux2~1_combout  & ( (!\InstROM1|inst_rom~15_combout ) # ((!\InstROM1|inst_rom~14_combout  & ((\RF1|Mux2~2_combout ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Mux2~3_combout ))) ) ) ) # ( 
// !\RF1|Mux2~0_combout  & ( \RF1|Mux2~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (((\RF1|Mux2~2_combout  & \InstROM1|inst_rom~15_combout )))) # (\InstROM1|inst_rom~14_combout  & (((!\InstROM1|inst_rom~15_combout )) # (\RF1|Mux2~3_combout ))) ) ) ) # 
// ( \RF1|Mux2~0_combout  & ( !\RF1|Mux2~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (((!\InstROM1|inst_rom~15_combout ) # (\RF1|Mux2~2_combout )))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Mux2~3_combout  & ((\InstROM1|inst_rom~15_combout )))) ) ) ) 
// # ( !\RF1|Mux2~0_combout  & ( !\RF1|Mux2~1_combout  & ( (\InstROM1|inst_rom~15_combout  & ((!\InstROM1|inst_rom~14_combout  & ((\RF1|Mux2~2_combout ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Mux2~3_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\RF1|Mux2~3_combout ),
	.datac(!\RF1|Mux2~2_combout ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(!\RF1|Mux2~0_combout ),
	.dataf(!\RF1|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux2~4 .extended_lut = "off";
defparam \RF1|Mux2~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \RF1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N2
arriaii_lcell_comb \RegWriteValue[5]~19 (
// Equation(s):
// \RegWriteValue[5]~19_combout  = (\RegWriteValue[7]~8_combout  & (!\RF1|DataOutB[5]~5_combout  $ (!\RF1|Mux2~4_combout )))

	.dataa(gnd),
	.datab(!\RegWriteValue[7]~8_combout ),
	.datac(!\RF1|DataOutB[5]~5_combout ),
	.datad(!\RF1|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[5]~19 .extended_lut = "off";
defparam \RegWriteValue[5]~19 .lut_mask = 64'h0330033003300330;
defparam \RegWriteValue[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N0
arriaii_lcell_comb \RegWriteValue[7]~10 (
// Equation(s):
// \RegWriteValue[7]~10_combout  = ( !\ALU1|Out[0]~2_combout  & ( (!\LoadInst~0_combout  & !\RegWriteValue[7]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LoadInst~0_combout ),
	.datad(!\RegWriteValue[7]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU1|Out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~10 .extended_lut = "off";
defparam \RegWriteValue[7]~10 .lut_mask = 64'hF000F00000000000;
defparam \RegWriteValue[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N8
arriaii_lcell_comb \RegWriteValue[7]~4 (
// Equation(s):
// \RegWriteValue[7]~4_combout  = ( \InstROM1|inst_rom~6_combout  & ( (!\InstROM1|inst_rom~7_combout  & (\InstROM1|inst_rom~5_combout  & \InstROM1|inst_rom~8_combout )) ) ) # ( !\InstROM1|inst_rom~6_combout  & ( (!\InstROM1|inst_rom~5_combout  & 
// \InstROM1|inst_rom~8_combout ) ) )

	.dataa(!\InstROM1|inst_rom~7_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~5_combout ),
	.datad(!\InstROM1|inst_rom~8_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~4 .extended_lut = "off";
defparam \RegWriteValue[7]~4 .lut_mask = 64'h00F000F0000A000A;
defparam \RegWriteValue[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N16
arriaii_lcell_comb \RegWriteValue[7]~3 (
// Equation(s):
// \RegWriteValue[7]~3_combout  = ( \InstROM1|inst_rom~5_combout  & ( (!\InstROM1|inst_rom~7_combout  & (!\InstROM1|inst_rom~6_combout  & !\InstROM1|inst_rom~8_combout )) ) ) # ( !\InstROM1|inst_rom~5_combout  & ( (\InstROM1|inst_rom~7_combout  & 
// (!\InstROM1|inst_rom~6_combout  & \InstROM1|inst_rom~8_combout )) ) )

	.dataa(!\InstROM1|inst_rom~7_combout ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~6_combout ),
	.datad(!\InstROM1|inst_rom~8_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~3 .extended_lut = "off";
defparam \RegWriteValue[7]~3 .lut_mask = 64'h00500050A000A000;
defparam \RegWriteValue[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N24
arriaii_lcell_comb \RF1|Registers~31 (
// Equation(s):
// \RF1|Registers~31_combout  = ( \RF1|Registers~30_combout  & ( !\LoadInst~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~31 .extended_lut = "off";
defparam \RF1|Registers~31 .lut_mask = 64'h00000000FF00FF00;
defparam \RF1|Registers~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N25
dffeas \RF1|Registers[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][3] .is_wysiwyg = "true";
defparam \RF1|Registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y41_N20
arriaii_lcell_comb \RF1|Registers[11][2]~feeder (
// Equation(s):
// \RF1|Registers[11][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[11][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y41_N21
dffeas \RF1|Registers[11][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][2] .is_wysiwyg = "true";
defparam \RF1|Registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y41_N16
arriaii_lcell_comb \RF1|Registers[7][2]~feeder (
// Equation(s):
// \RF1|Registers[7][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[7][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y41_N17
dffeas \RF1|Registers[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][2] .is_wysiwyg = "true";
defparam \RF1|Registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N9
dffeas \RF1|Registers[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][2] .is_wysiwyg = "true";
defparam \RF1|Registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N29
dffeas \RF1|Registers[15][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][2] .is_wysiwyg = "true";
defparam \RF1|Registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y41_N2
arriaii_lcell_comb \RF1|Mux5~3 (
// Equation(s):
// \RF1|Mux5~3_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[15][2]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[11][2]~q  ) ) ) # ( 
// \InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[7][2]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[3][2]~q  ) ) )

	.dataa(!\RF1|Registers[11][2]~q ),
	.datab(!\RF1|Registers[7][2]~q ),
	.datac(!\RF1|Registers[3][2]~q ),
	.datad(!\RF1|Registers[15][2]~q ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux5~3 .extended_lut = "off";
defparam \RF1|Mux5~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \RF1|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N13
dffeas \RF1|Registers[10][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][2] .is_wysiwyg = "true";
defparam \RF1|Registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N5
dffeas \RF1|Registers[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][2] .is_wysiwyg = "true";
defparam \RF1|Registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N22
arriaii_lcell_comb \RF1|Registers[6][2]~feeder (
// Equation(s):
// \RF1|Registers[6][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[6][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N23
dffeas \RF1|Registers[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][2] .is_wysiwyg = "true";
defparam \RF1|Registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N14
arriaii_lcell_comb \RF1|Registers[14][2]~feeder (
// Equation(s):
// \RF1|Registers[14][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[14][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N15
dffeas \RF1|Registers[14][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][2] .is_wysiwyg = "true";
defparam \RF1|Registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N14
arriaii_lcell_comb \RF1|Mux5~2 (
// Equation(s):
// \RF1|Mux5~2_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[14][2]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[10][2]~q  ) ) ) # ( 
// \InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[6][2]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[2][2]~q  ) ) )

	.dataa(!\RF1|Registers[10][2]~q ),
	.datab(!\RF1|Registers[2][2]~q ),
	.datac(!\RF1|Registers[6][2]~q ),
	.datad(!\RF1|Registers[14][2]~q ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux5~2 .extended_lut = "off";
defparam \RF1|Mux5~2 .lut_mask = 64'h33330F0F555500FF;
defparam \RF1|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y41_N5
dffeas \RF1|Registers[9][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][2] .is_wysiwyg = "true";
defparam \RF1|Registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N19
dffeas \RF1|Registers[13][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][2] .is_wysiwyg = "true";
defparam \RF1|Registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N37
dffeas \RF1|Registers[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][2] .is_wysiwyg = "true";
defparam \RF1|Registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N18
arriaii_lcell_comb \RF1|Mux5~1 (
// Equation(s):
// \RF1|Mux5~1_combout  = ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[5][2]~q  & ( (!\InstROM1|inst_rom~15_combout ) # (\RF1|Registers[13][2]~q ) ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[5][2]~q  & ( 
// (!\InstROM1|inst_rom~15_combout  & ((\RF1|Registers[1][2]~q ))) # (\InstROM1|inst_rom~15_combout  & (\RF1|Registers[9][2]~q )) ) ) ) # ( \InstROM1|inst_rom~14_combout  & ( !\RF1|Registers[5][2]~q  & ( (\RF1|Registers[13][2]~q  & 
// \InstROM1|inst_rom~15_combout ) ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\RF1|Registers[5][2]~q  & ( (!\InstROM1|inst_rom~15_combout  & ((\RF1|Registers[1][2]~q ))) # (\InstROM1|inst_rom~15_combout  & (\RF1|Registers[9][2]~q )) ) ) )

	.dataa(!\RF1|Registers[9][2]~q ),
	.datab(!\RF1|Registers[1][2]~q ),
	.datac(!\RF1|Registers[13][2]~q ),
	.datad(!\InstROM1|inst_rom~15_combout ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\RF1|Registers[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux5~1 .extended_lut = "off";
defparam \RF1|Mux5~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \RF1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N34
arriaii_lcell_comb \RF1|Registers[12][2]~feeder (
// Equation(s):
// \RF1|Registers[12][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[12][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N35
dffeas \RF1|Registers[12][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][2] .is_wysiwyg = "true";
defparam \RF1|Registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N16
arriaii_lcell_comb \RF1|Registers[4][2]~feeder (
// Equation(s):
// \RF1|Registers[4][2]~feeder_combout  = ( \RF1|Registers~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][2]~feeder .extended_lut = "off";
defparam \RF1|Registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N17
dffeas \RF1|Registers[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][2] .is_wysiwyg = "true";
defparam \RF1|Registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N23
dffeas \RF1|Registers[8][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][2] .is_wysiwyg = "true";
defparam \RF1|Registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N22
arriaii_lcell_comb \RF1|Mux5~0 (
// Equation(s):
// \RF1|Mux5~0_combout  = ( \RF1|Registers[8][2]~q  & ( \InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout ) # (\RF1|Registers[12][2]~q ) ) ) ) # ( !\RF1|Registers[8][2]~q  & ( \InstROM1|inst_rom~15_combout  & ( (\RF1|Registers[12][2]~q  & 
// \InstROM1|inst_rom~14_combout ) ) ) ) # ( \RF1|Registers[8][2]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[0][2]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[4][2]~q ))) ) ) ) # ( 
// !\RF1|Registers[8][2]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[0][2]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[4][2]~q ))) ) ) )

	.dataa(!\RF1|Registers[0][2]~q ),
	.datab(!\RF1|Registers[12][2]~q ),
	.datac(!\RF1|Registers[4][2]~q ),
	.datad(!\InstROM1|inst_rom~14_combout ),
	.datae(!\RF1|Registers[8][2]~q ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux5~0 .extended_lut = "off";
defparam \RF1|Mux5~0 .lut_mask = 64'h550F550F0033FF33;
defparam \RF1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N2
arriaii_lcell_comb \RF1|Mux5~4 (
// Equation(s):
// \RF1|Mux5~4_combout  = ( \RF1|Mux5~1_combout  & ( \RF1|Mux5~0_combout  & ( (!\InstROM1|inst_rom~12_combout ) # ((!\InstROM1|inst_rom~13_combout  & ((\RF1|Mux5~2_combout ))) # (\InstROM1|inst_rom~13_combout  & (\RF1|Mux5~3_combout ))) ) ) ) # ( 
// !\RF1|Mux5~1_combout  & ( \RF1|Mux5~0_combout  & ( (!\InstROM1|inst_rom~12_combout  & (!\InstROM1|inst_rom~13_combout )) # (\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & ((\RF1|Mux5~2_combout ))) # (\InstROM1|inst_rom~13_combout  & 
// (\RF1|Mux5~3_combout )))) ) ) ) # ( \RF1|Mux5~1_combout  & ( !\RF1|Mux5~0_combout  & ( (!\InstROM1|inst_rom~12_combout  & (\InstROM1|inst_rom~13_combout )) # (\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & ((\RF1|Mux5~2_combout ))) # 
// (\InstROM1|inst_rom~13_combout  & (\RF1|Mux5~3_combout )))) ) ) ) # ( !\RF1|Mux5~1_combout  & ( !\RF1|Mux5~0_combout  & ( (\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & ((\RF1|Mux5~2_combout ))) # (\InstROM1|inst_rom~13_combout  & 
// (\RF1|Mux5~3_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~12_combout ),
	.datab(!\InstROM1|inst_rom~13_combout ),
	.datac(!\RF1|Mux5~3_combout ),
	.datad(!\RF1|Mux5~2_combout ),
	.datae(!\RF1|Mux5~1_combout ),
	.dataf(!\RF1|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux5~4 .extended_lut = "off";
defparam \RF1|Mux5~4 .lut_mask = 64'h0145236789CDABEF;
defparam \RF1|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N8
arriaii_lcell_comb \RF1|Registers~27 (
// Equation(s):
// \RF1|Registers~27_combout  = ( \RegWriteValue[1]~6_combout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[1]~1_combout ) ) ) # ( !\RegWriteValue[1]~6_combout  & ( (\RF1|DataOutB[1]~1_combout  & \ALU1|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|DataOutB[1]~1_combout ),
	.datad(!\ALU1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~27 .extended_lut = "off";
defparam \RF1|Registers~27 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \RF1|Registers~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N1
dffeas \RF1|Registers[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][1] .is_wysiwyg = "true";
defparam \RF1|Registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N37
dffeas \RF1|Registers[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][1] .is_wysiwyg = "true";
defparam \RF1|Registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N36
arriaii_lcell_comb \RF1|Mux6~0 (
// Equation(s):
// \RF1|Mux6~0_combout  = ( \RF1|Registers[2][1]~q  & ( \InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~13_combout ) # (\RF1|Registers[3][1]~q ) ) ) ) # ( !\RF1|Registers[2][1]~q  & ( \InstROM1|inst_rom~12_combout  & ( (\RF1|Registers[3][1]~q  & 
// \InstROM1|inst_rom~13_combout ) ) ) ) # ( \RF1|Registers[2][1]~q  & ( !\InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~13_combout  & ((\RF1|Registers[0][1]~q ))) # (\InstROM1|inst_rom~13_combout  & (\RF1|Registers[1][1]~q )) ) ) ) # ( 
// !\RF1|Registers[2][1]~q  & ( !\InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~13_combout  & ((\RF1|Registers[0][1]~q ))) # (\InstROM1|inst_rom~13_combout  & (\RF1|Registers[1][1]~q )) ) ) )

	.dataa(!\RF1|Registers[3][1]~q ),
	.datab(!\RF1|Registers[1][1]~q ),
	.datac(!\RF1|Registers[0][1]~q ),
	.datad(!\InstROM1|inst_rom~13_combout ),
	.datae(!\RF1|Registers[2][1]~q ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux6~0 .extended_lut = "off";
defparam \RF1|Mux6~0 .lut_mask = 64'h0F330F330055FF55;
defparam \RF1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N19
dffeas \RF1|Registers[14][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][1] .is_wysiwyg = "true";
defparam \RF1|Registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N7
dffeas \RF1|Registers[12][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][1] .is_wysiwyg = "true";
defparam \RF1|Registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N27
dffeas \RF1|Registers[13][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][1] .is_wysiwyg = "true";
defparam \RF1|Registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y40_N35
dffeas \RF1|Registers[15][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][1] .is_wysiwyg = "true";
defparam \RF1|Registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N36
arriaii_lcell_comb \RF1|Mux6~3 (
// Equation(s):
// \RF1|Mux6~3_combout  = ( \InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13_combout  & ( \RF1|Registers[15][1]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13_combout  & ( \RF1|Registers[13][1]~q  ) ) ) # ( 
// \InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13_combout  & ( \RF1|Registers[14][1]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13_combout  & ( \RF1|Registers[12][1]~q  ) ) )

	.dataa(!\RF1|Registers[14][1]~q ),
	.datab(!\RF1|Registers[12][1]~q ),
	.datac(!\RF1|Registers[13][1]~q ),
	.datad(!\RF1|Registers[15][1]~q ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\InstROM1|inst_rom~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux6~3 .extended_lut = "off";
defparam \RF1|Mux6~3 .lut_mask = 64'h333355550F0F00FF;
defparam \RF1|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N9
dffeas \RF1|Registers[10][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][1] .is_wysiwyg = "true";
defparam \RF1|Registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y41_N15
dffeas \RF1|Registers[8][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][1] .is_wysiwyg = "true";
defparam \RF1|Registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N39
dffeas \RF1|Registers[9][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][1] .is_wysiwyg = "true";
defparam \RF1|Registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N17
dffeas \RF1|Registers[11][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][1] .is_wysiwyg = "true";
defparam \RF1|Registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N28
arriaii_lcell_comb \RF1|Mux6~2 (
// Equation(s):
// \RF1|Mux6~2_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[11][1]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[10][1]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[9][1]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[8][1]~q  ) ) )

	.dataa(!\RF1|Registers[10][1]~q ),
	.datab(!\RF1|Registers[8][1]~q ),
	.datac(!\RF1|Registers[9][1]~q ),
	.datad(!\RF1|Registers[11][1]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux6~2 .extended_lut = "off";
defparam \RF1|Mux6~2 .lut_mask = 64'h33330F0F555500FF;
defparam \RF1|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N13
dffeas \RF1|Registers[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][1] .is_wysiwyg = "true";
defparam \RF1|Registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N3
dffeas \RF1|Registers[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][1] .is_wysiwyg = "true";
defparam \RF1|Registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N17
dffeas \RF1|Registers[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][1] .is_wysiwyg = "true";
defparam \RF1|Registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N39
dffeas \RF1|Registers[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][1] .is_wysiwyg = "true";
defparam \RF1|Registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N14
arriaii_lcell_comb \RF1|Mux6~1 (
// Equation(s):
// \RF1|Mux6~1_combout  = ( \InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[7][1]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[5][1]~q  ) ) ) # ( 
// \InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[6][1]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[4][1]~q  ) ) )

	.dataa(!\RF1|Registers[4][1]~q ),
	.datab(!\RF1|Registers[6][1]~q ),
	.datac(!\RF1|Registers[7][1]~q ),
	.datad(!\RF1|Registers[5][1]~q ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux6~1 .extended_lut = "off";
defparam \RF1|Mux6~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \RF1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N6
arriaii_lcell_comb \RF1|Mux6~4 (
// Equation(s):
// \RF1|Mux6~4_combout  = ( \RF1|Mux6~2_combout  & ( \RF1|Mux6~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (((\RF1|Mux6~0_combout )) # (\InstROM1|inst_rom~15_combout ))) # (\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout ) # 
// ((\RF1|Mux6~3_combout )))) ) ) ) # ( !\RF1|Mux6~2_combout  & ( \RF1|Mux6~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~15_combout  & (\RF1|Mux6~0_combout ))) # (\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout ) # 
// ((\RF1|Mux6~3_combout )))) ) ) ) # ( \RF1|Mux6~2_combout  & ( !\RF1|Mux6~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (((\RF1|Mux6~0_combout )) # (\InstROM1|inst_rom~15_combout ))) # (\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout  & 
// ((\RF1|Mux6~3_combout )))) ) ) ) # ( !\RF1|Mux6~2_combout  & ( !\RF1|Mux6~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~15_combout  & (\RF1|Mux6~0_combout ))) # (\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout  & 
// ((\RF1|Mux6~3_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\RF1|Mux6~0_combout ),
	.datad(!\RF1|Mux6~3_combout ),
	.datae(!\RF1|Mux6~2_combout ),
	.dataf(!\RF1|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux6~4 .extended_lut = "off";
defparam \RF1|Mux6~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RF1|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N33
dffeas \RF1|Registers[14][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][7] .is_wysiwyg = "true";
defparam \RF1|Registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y41_N5
dffeas \RF1|Registers[12][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][7] .is_wysiwyg = "true";
defparam \RF1|Registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y41_N5
dffeas \RF1|Registers[15][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][7] .is_wysiwyg = "true";
defparam \RF1|Registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N1
dffeas \RF1|Registers[13][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][7] .is_wysiwyg = "true";
defparam \RF1|Registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N16
arriaii_lcell_comb \RF1|Mux0~3 (
// Equation(s):
// \RF1|Mux0~3_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[15][7]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[14][7]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[13][7]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[12][7]~q  ) ) )

	.dataa(!\RF1|Registers[14][7]~q ),
	.datab(!\RF1|Registers[12][7]~q ),
	.datac(!\RF1|Registers[15][7]~q ),
	.datad(!\RF1|Registers[13][7]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux0~3 .extended_lut = "off";
defparam \RF1|Mux0~3 .lut_mask = 64'h333300FF55550F0F;
defparam \RF1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y41_N21
dffeas \RF1|Registers[8][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][7] .is_wysiwyg = "true";
defparam \RF1|Registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y41_N7
dffeas \RF1|Registers[10][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][7] .is_wysiwyg = "true";
defparam \RF1|Registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N13
dffeas \RF1|Registers[11][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][7] .is_wysiwyg = "true";
defparam \RF1|Registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N9
dffeas \RF1|Registers[9][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][7] .is_wysiwyg = "true";
defparam \RF1|Registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N12
arriaii_lcell_comb \RF1|Mux0~2 (
// Equation(s):
// \RF1|Mux0~2_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[11][7]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[10][7]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[9][7]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[8][7]~q  ) ) )

	.dataa(!\RF1|Registers[8][7]~q ),
	.datab(!\RF1|Registers[10][7]~q ),
	.datac(!\RF1|Registers[11][7]~q ),
	.datad(!\RF1|Registers[9][7]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux0~2 .extended_lut = "off";
defparam \RF1|Mux0~2 .lut_mask = 64'h555500FF33330F0F;
defparam \RF1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N25
dffeas \RF1|Registers[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][7] .is_wysiwyg = "true";
defparam \RF1|Registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N35
dffeas \RF1|Registers[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][7] .is_wysiwyg = "true";
defparam \RF1|Registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N4
arriaii_lcell_comb \RF1|Mux0~0 (
// Equation(s):
// \RF1|Mux0~0_combout  = ( \RF1|Registers[1][7]~q  & ( \InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~13DUPLICATE_combout  & ((\RF1|Registers[2][7]~q ))) # (\InstROM1|inst_rom~13DUPLICATE_combout  & (\RF1|Registers[3][7]~q )) ) ) ) # ( 
// !\RF1|Registers[1][7]~q  & ( \InstROM1|inst_rom~12_combout  & ( (!\InstROM1|inst_rom~13DUPLICATE_combout  & ((\RF1|Registers[2][7]~q ))) # (\InstROM1|inst_rom~13DUPLICATE_combout  & (\RF1|Registers[3][7]~q )) ) ) ) # ( \RF1|Registers[1][7]~q  & ( 
// !\InstROM1|inst_rom~12_combout  & ( (\InstROM1|inst_rom~13DUPLICATE_combout ) # (\RF1|Registers[0][7]~q ) ) ) ) # ( !\RF1|Registers[1][7]~q  & ( !\InstROM1|inst_rom~12_combout  & ( (\RF1|Registers[0][7]~q  & !\InstROM1|inst_rom~13DUPLICATE_combout ) ) ) )

	.dataa(!\RF1|Registers[3][7]~q ),
	.datab(!\RF1|Registers[0][7]~q ),
	.datac(!\RF1|Registers[2][7]~q ),
	.datad(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datae(!\RF1|Registers[1][7]~q ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux0~0 .extended_lut = "off";
defparam \RF1|Mux0~0 .lut_mask = 64'h330033FF0F550F55;
defparam \RF1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N9
dffeas \RF1|Registers[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][7] .is_wysiwyg = "true";
defparam \RF1|Registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y41_N35
dffeas \RF1|Registers[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][7] .is_wysiwyg = "true";
defparam \RF1|Registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y41_N15
dffeas \RF1|Registers[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][7] .is_wysiwyg = "true";
defparam \RF1|Registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N2
arriaii_lcell_comb \RF1|Registers[4][7]~feeder (
// Equation(s):
// \RF1|Registers[4][7]~feeder_combout  = ( \RF1|Registers~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][7]~feeder .extended_lut = "off";
defparam \RF1|Registers[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N3
dffeas \RF1|Registers[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][7] .is_wysiwyg = "true";
defparam \RF1|Registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N32
arriaii_lcell_comb \RF1|Mux0~1 (
// Equation(s):
// \RF1|Mux0~1_combout  = ( \InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[7][7]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[5][7]~q  ) ) ) # ( 
// \InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[6][7]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[4][7]~q  ) ) )

	.dataa(!\RF1|Registers[6][7]~q ),
	.datab(!\RF1|Registers[5][7]~q ),
	.datac(!\RF1|Registers[7][7]~q ),
	.datad(!\RF1|Registers[4][7]~q ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux0~1 .extended_lut = "off";
defparam \RF1|Mux0~1 .lut_mask = 64'h00FF555533330F0F;
defparam \RF1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y41_N10
arriaii_lcell_comb \RF1|Mux0~4 (
// Equation(s):
// \RF1|Mux0~4_combout  = ( \RF1|Mux0~0_combout  & ( \RF1|Mux0~1_combout  & ( (!\InstROM1|inst_rom~15_combout ) # ((!\InstROM1|inst_rom~14_combout  & ((\RF1|Mux0~2_combout ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Mux0~3_combout ))) ) ) ) # ( 
// !\RF1|Mux0~0_combout  & ( \RF1|Mux0~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout  & ((\RF1|Mux0~2_combout )))) # (\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout ) # ((\RF1|Mux0~3_combout )))) ) ) ) # 
// ( \RF1|Mux0~0_combout  & ( !\RF1|Mux0~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout ) # ((\RF1|Mux0~2_combout )))) # (\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout  & (\RF1|Mux0~3_combout ))) ) ) ) # 
// ( !\RF1|Mux0~0_combout  & ( !\RF1|Mux0~1_combout  & ( (\InstROM1|inst_rom~15_combout  & ((!\InstROM1|inst_rom~14_combout  & ((\RF1|Mux0~2_combout ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Mux0~3_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\RF1|Mux0~3_combout ),
	.datad(!\RF1|Mux0~2_combout ),
	.datae(!\RF1|Mux0~0_combout ),
	.dataf(!\RF1|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux0~4 .extended_lut = "off";
defparam \RF1|Mux0~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \RF1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N0
arriaii_lcell_comb \RegWriteValue[7]~25 (
// Equation(s):
// \RegWriteValue[7]~25_combout  = ( \RF1|DataOutB[7]~7_combout  & ( (\RegWriteValue[7]~8_combout  & !\RF1|Mux0~4_combout ) ) ) # ( !\RF1|DataOutB[7]~7_combout  & ( (\RegWriteValue[7]~8_combout  & \RF1|Mux0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\RegWriteValue[7]~8_combout ),
	.datac(!\RF1|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|DataOutB[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~25 .extended_lut = "off";
defparam \RegWriteValue[7]~25 .lut_mask = 64'h0303030330303030;
defparam \RegWriteValue[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N6
arriaii_lcell_comb \RF1|Registers~37 (
// Equation(s):
// \RF1|Registers~37_combout  = ( \RF1|Registers~36_combout  & ( !\LoadInst~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LoadInst~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~37 .extended_lut = "off";
defparam \RF1|Registers~37 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RF1|Registers~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N7
dffeas \RF1|Registers[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][6] .is_wysiwyg = "true";
defparam \RF1|Registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N36
arriaii_lcell_comb \RegWriteValue[6]~22 (
// Equation(s):
// \RegWriteValue[6]~22_combout  = ( \RegWriteValue[7]~8_combout  & ( \RF1|Mux1~4_combout  & ( !\RF1|DataOutB[6]~6_combout  ) ) ) # ( \RegWriteValue[7]~8_combout  & ( !\RF1|Mux1~4_combout  & ( \RF1|DataOutB[6]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|DataOutB[6]~6_combout ),
	.datad(gnd),
	.datae(!\RegWriteValue[7]~8_combout ),
	.dataf(!\RF1|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[6]~22 .extended_lut = "off";
defparam \RegWriteValue[6]~22 .lut_mask = 64'h00000F0F0000F0F0;
defparam \RegWriteValue[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N10
arriaii_lcell_comb \ALU1|Add0~21 (
// Equation(s):
// \ALU1|Add0~21_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][5]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][5]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][5]~q ))))) ) + ( 
// \RF1|Mux2~4_combout  ) + ( \ALU1|Add0~18  ))
// \ALU1|Add0~22  = CARRY(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][5]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][5]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][5]~q ))))) ) + ( 
// \RF1|Mux2~4_combout  ) + ( \ALU1|Add0~18  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][5]~q ),
	.datad(!\RF1|Registers[0][5]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux2~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~21_sumout ),
	.cout(\ALU1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~21 .extended_lut = "off";
defparam \ALU1|Add0~21 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N12
arriaii_lcell_comb \ALU1|Add0~25 (
// Equation(s):
// \ALU1|Add0~25_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][6]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][6]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][6]~q ))))) ) + ( 
// \RF1|Mux1~4_combout  ) + ( \ALU1|Add0~22  ))
// \ALU1|Add0~26  = CARRY(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][6]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][6]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][6]~q ))))) ) + ( 
// \RF1|Mux1~4_combout  ) + ( \ALU1|Add0~22  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][6]~q ),
	.datad(!\RF1|Registers[0][6]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux1~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~25_sumout ),
	.cout(\ALU1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~25 .extended_lut = "off";
defparam \ALU1|Add0~25 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N0
arriaii_lcell_comb \RegWriteValue[6]~24 (
// Equation(s):
// \RegWriteValue[6]~24_combout  = (((\RegWriteValue[7]~7_combout  & \ALU1|Add0~25_sumout )) # (\RegWriteValue[6]~23_combout )) # (\RegWriteValue[6]~22_combout )

	.dataa(!\RegWriteValue[7]~7_combout ),
	.datab(!\RegWriteValue[6]~22_combout ),
	.datac(!\ALU1|Add0~25_sumout ),
	.datad(!\RegWriteValue[6]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[6]~24 .extended_lut = "off";
defparam \RegWriteValue[6]~24 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \RegWriteValue[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N4
arriaii_lcell_comb \RF1|Registers[0][0]~2 (
// Equation(s):
// \RF1|Registers[0][0]~2_combout  = ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (!\InstROM1|inst_rom~13DUPLICATE_combout  & !\InstROM1|inst_rom~12_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~14_combout ),
	.datac(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datad(!\InstROM1|inst_rom~12_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[0][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[0][0]~2 .extended_lut = "off";
defparam \RF1|Registers[0][0]~2 .lut_mask = 64'hC000C00000000000;
defparam \RF1|Registers[0][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N6
arriaii_lcell_comb \RF1|Registers[0][0]~3 (
// Equation(s):
// \RF1|Registers[0][0]~3_combout  = ( !\Ctrl1|RegWrite~0_combout  & ( (!\RF1|Registers~1_combout ) # ((!\LoadInst~0_combout  & \RF1|Registers[0][0]~2_combout )) ) )

	.dataa(!\LoadInst~0_combout ),
	.datab(gnd),
	.datac(!\RF1|Registers~1_combout ),
	.datad(!\RF1|Registers[0][0]~2_combout ),
	.datae(gnd),
	.dataf(!\Ctrl1|RegWrite~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[0][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[0][0]~3 .extended_lut = "off";
defparam \RF1|Registers[0][0]~3 .lut_mask = 64'hF0FAF0FA00000000;
defparam \RF1|Registers[0][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N1
dffeas \RF1|Registers[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[6]~24_combout ),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][6] .is_wysiwyg = "true";
defparam \RF1|Registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N18
arriaii_lcell_comb \RF1|DataOutB[6]~6 (
// Equation(s):
// \RF1|DataOutB[6]~6_combout  = ( \RF1|Registers[0][6]~q  & ( (!\InstROM1|inst_rom~11_combout ) # (\RF1|Registers[1][6]~q ) ) ) # ( !\RF1|Registers[0][6]~q  & ( (\RF1|Registers[1][6]~q  & \InstROM1|inst_rom~11_combout ) ) )

	.dataa(!\RF1|Registers[1][6]~q ),
	.datab(gnd),
	.datac(!\InstROM1|inst_rom~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[6]~6 .extended_lut = "off";
defparam \RF1|DataOutB[6]~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \RF1|DataOutB[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N36
arriaii_lcell_comb \RegWriteValue[6]~23 (
// Equation(s):
// \RegWriteValue[6]~23_combout  = ( \RegWriteValue[7]~4_combout  & ( \RF1|DataOutB[6]~6_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RegWriteValue[7]~3_combout ) # (\RF1|Mux1~4_combout ))) ) ) ) # ( !\RegWriteValue[7]~4_combout  & ( 
// \RF1|DataOutB[6]~6_combout  & ( (\RF1|Mux2~4_combout  & (\RegWriteValue[7]~3_combout  & \RegWriteValue[7]~10_combout )) ) ) ) # ( \RegWriteValue[7]~4_combout  & ( !\RF1|DataOutB[6]~6_combout  & ( (!\RegWriteValue[7]~3_combout  & 
// (\RegWriteValue[7]~10_combout  & \RF1|Mux1~4_combout )) ) ) ) # ( !\RegWriteValue[7]~4_combout  & ( !\RF1|DataOutB[6]~6_combout  & ( (\RF1|Mux2~4_combout  & (\RegWriteValue[7]~3_combout  & \RegWriteValue[7]~10_combout )) ) ) )

	.dataa(!\RF1|Mux2~4_combout ),
	.datab(!\RegWriteValue[7]~3_combout ),
	.datac(!\RegWriteValue[7]~10_combout ),
	.datad(!\RF1|Mux1~4_combout ),
	.datae(!\RegWriteValue[7]~4_combout ),
	.dataf(!\RF1|DataOutB[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[6]~23 .extended_lut = "off";
defparam \RegWriteValue[6]~23 .lut_mask = 64'h0101000C01010C0F;
defparam \RegWriteValue[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N32
arriaii_lcell_comb \RF1|Registers~36 (
// Equation(s):
// \RF1|Registers~36_combout  = ( \RegWriteValue[6]~22_combout  & ( \ALU1|Add0~25_sumout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[6]~6_combout ) ) ) ) # ( !\RegWriteValue[6]~22_combout  & ( \ALU1|Add0~25_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[7]~7_combout )) # (\RegWriteValue[6]~23_combout ))) # (\ALU1|Equal0~1_combout  & (((\RF1|DataOutB[6]~6_combout )))) ) ) ) # ( \RegWriteValue[6]~22_combout  & ( !\ALU1|Add0~25_sumout  & ( (!\ALU1|Equal0~1_combout ) # 
// (\RF1|DataOutB[6]~6_combout ) ) ) ) # ( !\RegWriteValue[6]~22_combout  & ( !\ALU1|Add0~25_sumout  & ( (!\ALU1|Equal0~1_combout  & (\RegWriteValue[6]~23_combout )) # (\ALU1|Equal0~1_combout  & ((\RF1|DataOutB[6]~6_combout ))) ) ) )

	.dataa(!\RegWriteValue[6]~23_combout ),
	.datab(!\RF1|DataOutB[6]~6_combout ),
	.datac(!\ALU1|Equal0~1_combout ),
	.datad(!\RegWriteValue[7]~7_combout ),
	.datae(!\RegWriteValue[6]~22_combout ),
	.dataf(!\ALU1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~36 .extended_lut = "off";
defparam \RF1|Registers~36 .lut_mask = 64'h5353F3F353F3F3F3;
defparam \RF1|Registers~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N11
dffeas \RF1|Registers[15][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][6] .is_wysiwyg = "true";
defparam \RF1|Registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y41_N35
dffeas \RF1|Registers[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][6] .is_wysiwyg = "true";
defparam \RF1|Registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N35
dffeas \RF1|Registers[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][6] .is_wysiwyg = "true";
defparam \RF1|Registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N37
dffeas \RF1|Registers[11][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][6] .is_wysiwyg = "true";
defparam \RF1|Registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N24
arriaii_lcell_comb \RF1|Mux1~3 (
// Equation(s):
// \RF1|Mux1~3_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[15][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[7][6]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[11][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[3][6]~q  ) ) )

	.dataa(!\RF1|Registers[15][6]~q ),
	.datab(!\RF1|Registers[3][6]~q ),
	.datac(!\RF1|Registers[7][6]~q ),
	.datad(!\RF1|Registers[11][6]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux1~3 .extended_lut = "off";
defparam \RF1|Mux1~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \RF1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N16
arriaii_lcell_comb \RF1|Registers[5][6]~feeder (
// Equation(s):
// \RF1|Registers[5][6]~feeder_combout  = ( \RF1|Registers~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[5][6]~feeder .extended_lut = "off";
defparam \RF1|Registers[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N17
dffeas \RF1|Registers[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][6] .is_wysiwyg = "true";
defparam \RF1|Registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N33
dffeas \RF1|Registers[13][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][6] .is_wysiwyg = "true";
defparam \RF1|Registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N15
dffeas \RF1|Registers[9][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][6] .is_wysiwyg = "true";
defparam \RF1|Registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N14
arriaii_lcell_comb \RF1|Mux1~1 (
// Equation(s):
// \RF1|Mux1~1_combout  = ( \RF1|Registers[9][6]~q  & ( \InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout ) # (\RF1|Registers[13][6]~q ) ) ) ) # ( !\RF1|Registers[9][6]~q  & ( \InstROM1|inst_rom~15_combout  & ( (\InstROM1|inst_rom~14_combout 
//  & \RF1|Registers[13][6]~q ) ) ) ) # ( \RF1|Registers[9][6]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[1][6]~q ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Registers[5][6]~q )) ) ) ) # ( 
// !\RF1|Registers[9][6]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[1][6]~q ))) # (\InstROM1|inst_rom~14_combout  & (\RF1|Registers[5][6]~q )) ) ) )

	.dataa(!\RF1|Registers[5][6]~q ),
	.datab(!\RF1|Registers[1][6]~q ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\RF1|Registers[13][6]~q ),
	.datae(!\RF1|Registers[9][6]~q ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux1~1 .extended_lut = "off";
defparam \RF1|Mux1~1 .lut_mask = 64'h35353535000FF0FF;
defparam \RF1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y41_N39
dffeas \RF1|Registers[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][6] .is_wysiwyg = "true";
defparam \RF1|Registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y41_N23
dffeas \RF1|Registers[10][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][6] .is_wysiwyg = "true";
defparam \RF1|Registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N14
arriaii_lcell_comb \RF1|Registers[6][6]~feeder (
// Equation(s):
// \RF1|Registers[6][6]~feeder_combout  = ( \RF1|Registers~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[6][6]~feeder .extended_lut = "off";
defparam \RF1|Registers[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N15
dffeas \RF1|Registers[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][6] .is_wysiwyg = "true";
defparam \RF1|Registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y41_N31
dffeas \RF1|Registers[14][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][6] .is_wysiwyg = "true";
defparam \RF1|Registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N12
arriaii_lcell_comb \RF1|Mux1~2 (
// Equation(s):
// \RF1|Mux1~2_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[14][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[6][6]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[10][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[2][6]~q  ) ) )

	.dataa(!\RF1|Registers[2][6]~q ),
	.datab(!\RF1|Registers[10][6]~q ),
	.datac(!\RF1|Registers[6][6]~q ),
	.datad(!\RF1|Registers[14][6]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux1~2 .extended_lut = "off";
defparam \RF1|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \RF1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N19
dffeas \RF1|Registers[8][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][6] .is_wysiwyg = "true";
defparam \RF1|Registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y41_N15
dffeas \RF1|Registers[12][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][6] .is_wysiwyg = "true";
defparam \RF1|Registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N26
arriaii_lcell_comb \RF1|Registers[4][6]~feeder (
// Equation(s):
// \RF1|Registers[4][6]~feeder_combout  = ( \RF1|Registers~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][6]~feeder .extended_lut = "off";
defparam \RF1|Registers[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N27
dffeas \RF1|Registers[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][6] .is_wysiwyg = "true";
defparam \RF1|Registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N32
arriaii_lcell_comb \RF1|Mux1~0 (
// Equation(s):
// \RF1|Mux1~0_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[12][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[4][6]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[8][6]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[0][6]~q  ) ) )

	.dataa(!\RF1|Registers[8][6]~q ),
	.datab(!\RF1|Registers[12][6]~q ),
	.datac(!\RF1|Registers[4][6]~q ),
	.datad(!\RF1|Registers[0][6]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux1~0 .extended_lut = "off";
defparam \RF1|Mux1~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \RF1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N32
arriaii_lcell_comb \RF1|Mux1~4 (
// Equation(s):
// \RF1|Mux1~4_combout  = ( \RF1|Mux1~2_combout  & ( \RF1|Mux1~0_combout  & ( (!\InstROM1|inst_rom~13_combout ) # ((!\InstROM1|inst_rom~12_combout  & ((\RF1|Mux1~1_combout ))) # (\InstROM1|inst_rom~12_combout  & (\RF1|Mux1~3_combout ))) ) ) ) # ( 
// !\RF1|Mux1~2_combout  & ( \RF1|Mux1~0_combout  & ( (!\InstROM1|inst_rom~13_combout  & (!\InstROM1|inst_rom~12_combout )) # (\InstROM1|inst_rom~13_combout  & ((!\InstROM1|inst_rom~12_combout  & ((\RF1|Mux1~1_combout ))) # (\InstROM1|inst_rom~12_combout  & 
// (\RF1|Mux1~3_combout )))) ) ) ) # ( \RF1|Mux1~2_combout  & ( !\RF1|Mux1~0_combout  & ( (!\InstROM1|inst_rom~13_combout  & (\InstROM1|inst_rom~12_combout )) # (\InstROM1|inst_rom~13_combout  & ((!\InstROM1|inst_rom~12_combout  & ((\RF1|Mux1~1_combout ))) # 
// (\InstROM1|inst_rom~12_combout  & (\RF1|Mux1~3_combout )))) ) ) ) # ( !\RF1|Mux1~2_combout  & ( !\RF1|Mux1~0_combout  & ( (\InstROM1|inst_rom~13_combout  & ((!\InstROM1|inst_rom~12_combout  & ((\RF1|Mux1~1_combout ))) # (\InstROM1|inst_rom~12_combout  & 
// (\RF1|Mux1~3_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~13_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\RF1|Mux1~3_combout ),
	.datad(!\RF1|Mux1~1_combout ),
	.datae(!\RF1|Mux1~2_combout ),
	.dataf(!\RF1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux1~4 .extended_lut = "off";
defparam \RF1|Mux1~4 .lut_mask = 64'h0145236789CDABEF;
defparam \RF1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N20
arriaii_lcell_comb \RegWriteValue[7]~26 (
// Equation(s):
// \RegWriteValue[7]~26_combout  = ( \RegWriteValue[7]~3_combout  & ( \RF1|Mux0~4_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RegWriteValue[7]~4_combout  & (\RF1|Mux1~4_combout )) # (\RegWriteValue[7]~4_combout  & ((\RF1|DataOutB[7]~7_combout ))))) ) ) 
// ) # ( !\RegWriteValue[7]~3_combout  & ( \RF1|Mux0~4_combout  & ( (\RegWriteValue[7]~4_combout  & \RegWriteValue[7]~10_combout ) ) ) ) # ( \RegWriteValue[7]~3_combout  & ( !\RF1|Mux0~4_combout  & ( (\RF1|Mux1~4_combout  & (!\RegWriteValue[7]~4_combout  & 
// \RegWriteValue[7]~10_combout )) ) ) ) # ( !\RegWriteValue[7]~3_combout  & ( !\RF1|Mux0~4_combout  & ( (\RegWriteValue[7]~4_combout  & (\RegWriteValue[7]~10_combout  & \RF1|DataOutB[7]~7_combout )) ) ) )

	.dataa(!\RF1|Mux1~4_combout ),
	.datab(!\RegWriteValue[7]~4_combout ),
	.datac(!\RegWriteValue[7]~10_combout ),
	.datad(!\RF1|DataOutB[7]~7_combout ),
	.datae(!\RegWriteValue[7]~3_combout ),
	.dataf(!\RF1|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~26 .extended_lut = "off";
defparam \RegWriteValue[7]~26 .lut_mask = 64'h0003040403030407;
defparam \RegWriteValue[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N14
arriaii_lcell_comb \ALU1|Add0~29 (
// Equation(s):
// \ALU1|Add0~29_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][7]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][7]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][7]~q ))))) ) + ( 
// \RF1|Mux0~4_combout  ) + ( \ALU1|Add0~26  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][7]~q ),
	.datad(!\RF1|Registers[0][7]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux0~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~29 .extended_lut = "off";
defparam \ALU1|Add0~29 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N24
arriaii_lcell_comb \RegWriteValue[7]~27 (
// Equation(s):
// \RegWriteValue[7]~27_combout  = ( \ALU1|Add0~29_sumout  & ( ((\RegWriteValue[7]~26_combout ) # (\RegWriteValue[7]~25_combout )) # (\RegWriteValue[7]~7_combout ) ) ) # ( !\ALU1|Add0~29_sumout  & ( (\RegWriteValue[7]~26_combout ) # 
// (\RegWriteValue[7]~25_combout ) ) )

	.dataa(!\RegWriteValue[7]~7_combout ),
	.datab(!\RegWriteValue[7]~25_combout ),
	.datac(!\RegWriteValue[7]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[7]~27 .extended_lut = "off";
defparam \RegWriteValue[7]~27 .lut_mask = 64'h3F3F3F3F7F7F7F7F;
defparam \RegWriteValue[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y41_N25
dffeas \RF1|Registers[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[7]~27_combout ),
	.asdata(\RF1|Registers~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][7] .is_wysiwyg = "true";
defparam \RF1|Registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N4
arriaii_lcell_comb \RF1|DataOutB[7]~7 (
// Equation(s):
// \RF1|DataOutB[7]~7_combout  = ( \RF1|Registers[1][7]~q  & ( (\RF1|Registers[0][7]~q ) # (\InstROM1|inst_rom~11_combout ) ) ) # ( !\RF1|Registers[1][7]~q  & ( (!\InstROM1|inst_rom~11_combout  & \RF1|Registers[0][7]~q ) ) )

	.dataa(!\InstROM1|inst_rom~11_combout ),
	.datab(gnd),
	.datac(!\RF1|Registers[0][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[7]~7 .extended_lut = "off";
defparam \RF1|DataOutB[7]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RF1|DataOutB[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N6
arriaii_lcell_comb \RF1|Registers~38 (
// Equation(s):
// \RF1|Registers~38_combout  = ( \ALU1|Equal0~1_combout  & ( \ALU1|Add0~29_sumout  & ( \RF1|DataOutB[7]~7_combout  ) ) ) # ( !\ALU1|Equal0~1_combout  & ( \ALU1|Add0~29_sumout  & ( ((\RegWriteValue[7]~25_combout ) # (\RegWriteValue[7]~26_combout )) # 
// (\RegWriteValue[7]~7_combout ) ) ) ) # ( \ALU1|Equal0~1_combout  & ( !\ALU1|Add0~29_sumout  & ( \RF1|DataOutB[7]~7_combout  ) ) ) # ( !\ALU1|Equal0~1_combout  & ( !\ALU1|Add0~29_sumout  & ( (\RegWriteValue[7]~25_combout ) # (\RegWriteValue[7]~26_combout ) 
// ) ) )

	.dataa(!\RegWriteValue[7]~7_combout ),
	.datab(!\RF1|DataOutB[7]~7_combout ),
	.datac(!\RegWriteValue[7]~26_combout ),
	.datad(!\RegWriteValue[7]~25_combout ),
	.datae(!\ALU1|Equal0~1_combout ),
	.dataf(!\ALU1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~38 .extended_lut = "off";
defparam \RF1|Registers~38 .lut_mask = 64'h0FFF33335FFF3333;
defparam \RF1|Registers~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N14
arriaii_lcell_comb \RF1|Registers~39 (
// Equation(s):
// \RF1|Registers~39_combout  = ( \RF1|Registers~38_combout  & ( !\LoadInst~0_combout  ) )

	.dataa(gnd),
	.datab(!\LoadInst~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~39 .extended_lut = "off";
defparam \RF1|Registers~39 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RF1|Registers~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N15
dffeas \RF1|Registers[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][7] .is_wysiwyg = "true";
defparam \RF1|Registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N20
arriaii_lcell_comb \ALU1|Add1~2 (
// Equation(s):
// \ALU1|Add1~2_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU1|Add1~2_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~2 .extended_lut = "off";
defparam \ALU1|Add1~2 .lut_mask = 64'h000000000000FFFF;
defparam \ALU1|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N22
arriaii_lcell_comb \ALU1|Add1~5 (
// Equation(s):
// \ALU1|Add1~5_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][0]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][0]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][0]~q )))) ) + ( 
// \RF1|Mux7~4_combout  ) + ( \ALU1|Add1~2_cout  ))
// \ALU1|Add1~6  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][0]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][0]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][0]~q )))) ) + ( 
// \RF1|Mux7~4_combout  ) + ( \ALU1|Add1~2_cout  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\RF1|Registers[1][0]~q ),
	.datac(!\InstROM1|inst_rom~16_combout ),
	.datad(!\RF1|Registers[0][0]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux7~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~5_sumout ),
	.cout(\ALU1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~5 .extended_lut = "off";
defparam \ALU1|Add1~5 .lut_mask = 64'h0000FF000000FD08;
defparam \ALU1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N24
arriaii_lcell_comb \ALU1|Add1~9 (
// Equation(s):
// \ALU1|Add1~9_sumout  = SUM(( \RF1|Mux6~4_combout  ) + ( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][1]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][1]~q )))) # (\InstFetch1|ProgCtr [9] & 
// (((!\RF1|Registers[0][1]~q )))) ) + ( \ALU1|Add1~6  ))
// \ALU1|Add1~10  = CARRY(( \RF1|Mux6~4_combout  ) + ( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][1]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][1]~q )))) # (\InstFetch1|ProgCtr [9] & 
// (((!\RF1|Registers[0][1]~q )))) ) + ( \ALU1|Add1~6  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][1]~q ),
	.datad(!\RF1|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][1]~q ),
	.datag(gnd),
	.cin(\ALU1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~9_sumout ),
	.cout(\ALU1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~9 .extended_lut = "off";
defparam \ALU1|Add1~9 .lut_mask = 64'h000002DF000000FF;
defparam \ALU1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N26
arriaii_lcell_comb \ALU1|Add1~13 (
// Equation(s):
// \ALU1|Add1~13_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][2]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][2]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][2]~q )))) ) + 
// ( \RF1|Mux5~4_combout  ) + ( \ALU1|Add1~10  ))
// \ALU1|Add1~14  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][2]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][2]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][2]~q )))) ) + ( 
// \RF1|Mux5~4_combout  ) + ( \ALU1|Add1~10  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][2]~q ),
	.datad(!\RF1|Registers[0][2]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux5~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~13_sumout ),
	.cout(\ALU1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~13 .extended_lut = "off";
defparam \ALU1|Add1~13 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N28
arriaii_lcell_comb \ALU1|Add1~17 (
// Equation(s):
// \ALU1|Add1~17_sumout  = SUM(( \RF1|Mux4~4DUPLICATE_combout  ) + ( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][3]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][3]~q )))) # (\InstFetch1|ProgCtr [9] & 
// (((!\RF1|Registers[0][3]~q )))) ) + ( \ALU1|Add1~14  ))
// \ALU1|Add1~18  = CARRY(( \RF1|Mux4~4DUPLICATE_combout  ) + ( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][3]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][3]~q )))) # (\InstFetch1|ProgCtr [9] & 
// (((!\RF1|Registers[0][3]~q )))) ) + ( \ALU1|Add1~14  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][3]~q ),
	.datad(!\RF1|Mux4~4DUPLICATE_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][3]~q ),
	.datag(gnd),
	.cin(\ALU1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~17_sumout ),
	.cout(\ALU1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~17 .extended_lut = "off";
defparam \ALU1|Add1~17 .lut_mask = 64'h000002DF000000FF;
defparam \ALU1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N30
arriaii_lcell_comb \ALU1|Add1~21 (
// Equation(s):
// \ALU1|Add1~21_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][4]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][4]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][4]~q )))) ) + 
// ( \RF1|Mux3~4_combout  ) + ( \ALU1|Add1~18  ))
// \ALU1|Add1~22  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][4]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][4]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][4]~q )))) ) + ( 
// \RF1|Mux3~4_combout  ) + ( \ALU1|Add1~18  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][4]~q ),
	.datad(!\RF1|Registers[0][4]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux3~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~21_sumout ),
	.cout(\ALU1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~21 .extended_lut = "off";
defparam \ALU1|Add1~21 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N32
arriaii_lcell_comb \ALU1|Add1~25 (
// Equation(s):
// \ALU1|Add1~25_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][5]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][5]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][5]~q )))) ) + 
// ( \RF1|Mux2~4_combout  ) + ( \ALU1|Add1~22  ))
// \ALU1|Add1~26  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][5]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][5]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][5]~q )))) ) + ( 
// \RF1|Mux2~4_combout  ) + ( \ALU1|Add1~22  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][5]~q ),
	.datad(!\RF1|Registers[0][5]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux2~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~25_sumout ),
	.cout(\ALU1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~25 .extended_lut = "off";
defparam \ALU1|Add1~25 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N34
arriaii_lcell_comb \ALU1|Add1~29 (
// Equation(s):
// \ALU1|Add1~29_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][6]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][6]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][6]~q )))) ) + 
// ( \RF1|Mux1~4_combout  ) + ( \ALU1|Add1~26  ))
// \ALU1|Add1~30  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][6]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][6]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][6]~q )))) ) + ( 
// \RF1|Mux1~4_combout  ) + ( \ALU1|Add1~26  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][6]~q ),
	.datad(!\RF1|Registers[0][6]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux1~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~29_sumout ),
	.cout(\ALU1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~29 .extended_lut = "off";
defparam \ALU1|Add1~29 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N36
arriaii_lcell_comb \ALU1|Add1~33 (
// Equation(s):
// \ALU1|Add1~33_sumout  = SUM(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][7]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][7]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][7]~q )))) ) + 
// ( \RF1|Mux0~4_combout  ) + ( \ALU1|Add1~30  ))
// \ALU1|Add1~34  = CARRY(( (!\InstFetch1|ProgCtr [9] & ((!\InstROM1|inst_rom~16_combout  & ((!\RF1|Registers[0][7]~q ))) # (\InstROM1|inst_rom~16_combout  & (!\RF1|Registers[1][7]~q )))) # (\InstFetch1|ProgCtr [9] & (((!\RF1|Registers[0][7]~q )))) ) + ( 
// \RF1|Mux0~4_combout  ) + ( \ALU1|Add1~30  ))

	.dataa(!\InstFetch1|ProgCtr [9]),
	.datab(!\InstROM1|inst_rom~16_combout ),
	.datac(!\RF1|Registers[1][7]~q ),
	.datad(!\RF1|Registers[0][7]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux0~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~33_sumout ),
	.cout(\ALU1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~33 .extended_lut = "off";
defparam \ALU1|Add1~33 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N38
arriaii_lcell_comb \ALU1|Add1~37 (
// Equation(s):
// \ALU1|Add1~37_sumout  = SUM(( VCC ) + ( GND ) + ( \ALU1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add1~37 .extended_lut = "off";
defparam \ALU1|Add1~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ALU1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N18
arriaii_lcell_comb \ALU1|Equal6~4 (
// Equation(s):
// \ALU1|Equal6~4_combout  = ( !\ALU1|Add1~17_sumout  & ( (!\ALU1|Add1~9_sumout  & (!\ALU1|Add1~5_sumout  & (!\ALU1|Add1~21_sumout  & !\ALU1|Add1~13_sumout ))) ) )

	.dataa(!\ALU1|Add1~9_sumout ),
	.datab(!\ALU1|Add1~5_sumout ),
	.datac(!\ALU1|Add1~21_sumout ),
	.datad(!\ALU1|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\ALU1|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal6~4 .extended_lut = "off";
defparam \ALU1|Equal6~4 .lut_mask = 64'h8000800000000000;
defparam \ALU1|Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N12
arriaii_lcell_comb \ALU1|Out[0]~6 (
// Equation(s):
// \ALU1|Out[0]~6_combout  = ( \ALU1|Add1~37_sumout  & ( \ALU1|Equal6~4_combout  & ( \ALU1|Out[0]~0_combout  ) ) ) # ( !\ALU1|Add1~37_sumout  & ( \ALU1|Equal6~4_combout  & ( (\ALU1|Out[0]~0_combout  & (((\ALU1|Add1~29_sumout ) # (\ALU1|Add1~25_sumout )) # 
// (\ALU1|Add1~33_sumout ))) ) ) ) # ( \ALU1|Add1~37_sumout  & ( !\ALU1|Equal6~4_combout  & ( \ALU1|Out[0]~0_combout  ) ) ) # ( !\ALU1|Add1~37_sumout  & ( !\ALU1|Equal6~4_combout  & ( \ALU1|Out[0]~0_combout  ) ) )

	.dataa(!\ALU1|Out[0]~0_combout ),
	.datab(!\ALU1|Add1~33_sumout ),
	.datac(!\ALU1|Add1~25_sumout ),
	.datad(!\ALU1|Add1~29_sumout ),
	.datae(!\ALU1|Add1~37_sumout ),
	.dataf(!\ALU1|Equal6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~6 .extended_lut = "off";
defparam \ALU1|Out[0]~6 .lut_mask = 64'h5555555515555555;
defparam \ALU1|Out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N4
arriaii_lcell_comb \ALU1|Out[0]~1 (
// Equation(s):
// \ALU1|Out[0]~1_combout  = ( \InstROM1|inst_rom~8_combout  & ( (\InstROM1|inst_rom~7_combout  & (\InstROM1|inst_rom~6_combout  & !\InstROM1|inst_rom~5_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~7_combout ),
	.datac(!\InstROM1|inst_rom~6_combout ),
	.datad(!\InstROM1|inst_rom~5_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~1 .extended_lut = "off";
defparam \ALU1|Out[0]~1 .lut_mask = 64'h0000000003000300;
defparam \ALU1|Out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N16
arriaii_lcell_comb \ALU1|Out[0]~3 (
// Equation(s):
// \ALU1|Out[0]~3_combout  = ( !\InstROM1|inst_rom~8_combout  & ( (!\InstROM1|inst_rom~5_combout  & (\InstROM1|inst_rom~7_combout  & !\InstROM1|inst_rom~6_combout )) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~5_combout ),
	.datac(!\InstROM1|inst_rom~7_combout ),
	.datad(!\InstROM1|inst_rom~6_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~3 .extended_lut = "off";
defparam \ALU1|Out[0]~3 .lut_mask = 64'h0C000C0000000000;
defparam \ALU1|Out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N35
dffeas \RF1|Registers[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][3] .is_wysiwyg = "true";
defparam \RF1|Registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N39
dffeas \RF1|Registers[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][3] .is_wysiwyg = "true";
defparam \RF1|Registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N0
arriaii_lcell_comb \RF1|Mux4~0 (
// Equation(s):
// \RF1|Mux4~0_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[3][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[2][3]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[1][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[0][3]~q  ) ) )

	.dataa(!\RF1|Registers[2][3]~q ),
	.datab(!\RF1|Registers[3][3]~q ),
	.datac(!\RF1|Registers[0][3]~q ),
	.datad(!\RF1|Registers[1][3]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~0 .extended_lut = "off";
defparam \RF1|Mux4~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \RF1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N23
dffeas \RF1|Registers[15][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][3] .is_wysiwyg = "true";
defparam \RF1|Registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y41_N7
dffeas \RF1|Registers[14][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][3] .is_wysiwyg = "true";
defparam \RF1|Registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N3
dffeas \RF1|Registers[13][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][3] .is_wysiwyg = "true";
defparam \RF1|Registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N10
arriaii_lcell_comb \RF1|Registers[12][3]~feeder (
// Equation(s):
// \RF1|Registers[12][3]~feeder_combout  = ( \RF1|Registers~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[12][3]~feeder .extended_lut = "off";
defparam \RF1|Registers[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N11
dffeas \RF1|Registers[12][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][3] .is_wysiwyg = "true";
defparam \RF1|Registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N4
arriaii_lcell_comb \RF1|Mux4~3 (
// Equation(s):
// \RF1|Mux4~3_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[15][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[14][3]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[13][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[12][3]~q  ) ) )

	.dataa(!\RF1|Registers[15][3]~q ),
	.datab(!\RF1|Registers[14][3]~q ),
	.datac(!\RF1|Registers[13][3]~q ),
	.datad(!\RF1|Registers[12][3]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~3 .extended_lut = "off";
defparam \RF1|Mux4~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \RF1|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N19
dffeas \RF1|Registers[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][3] .is_wysiwyg = "true";
defparam \RF1|Registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y41_N31
dffeas \RF1|Registers[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][3] .is_wysiwyg = "true";
defparam \RF1|Registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N21
dffeas \RF1|Registers[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][3] .is_wysiwyg = "true";
defparam \RF1|Registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y41_N5
dffeas \RF1|Registers[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][3] .is_wysiwyg = "true";
defparam \RF1|Registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N6
arriaii_lcell_comb \RF1|Mux4~1 (
// Equation(s):
// \RF1|Mux4~1_combout  = ( \InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[7][3]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[5][3]~q  ) ) ) # ( 
// \InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[6][3]~q  ) ) ) # ( !\InstROM1|inst_rom~12_combout  & ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \RF1|Registers[4][3]~q  ) ) )

	.dataa(!\RF1|Registers[5][3]~q ),
	.datab(!\RF1|Registers[4][3]~q ),
	.datac(!\RF1|Registers[7][3]~q ),
	.datad(!\RF1|Registers[6][3]~q ),
	.datae(!\InstROM1|inst_rom~12_combout ),
	.dataf(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~1 .extended_lut = "off";
defparam \RF1|Mux4~1 .lut_mask = 64'h333300FF55550F0F;
defparam \RF1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N8
arriaii_lcell_comb \RF1|Mux4~4 (
// Equation(s):
// \RF1|Mux4~4_combout  = ( \RF1|Mux4~3_combout  & ( \RF1|Mux4~1_combout  & ( ((!\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~0_combout )) # (\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~2_combout )))) # (\InstROM1|inst_rom~14_combout ) ) ) ) # ( 
// !\RF1|Mux4~3_combout  & ( \RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~0_combout )) # (\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~2_combout ))))) # (\InstROM1|inst_rom~14_combout  & 
// (!\InstROM1|inst_rom~15_combout )) ) ) ) # ( \RF1|Mux4~3_combout  & ( !\RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~0_combout )) # (\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~2_combout ))))) 
// # (\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout )) ) ) ) # ( !\RF1|Mux4~3_combout  & ( !\RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~0_combout )) # 
// (\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~2_combout ))))) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\RF1|Mux4~0_combout ),
	.datad(!\RF1|Mux4~2_combout ),
	.datae(!\RF1|Mux4~3_combout ),
	.dataf(!\RF1|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~4 .extended_lut = "off";
defparam \RF1|Mux4~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RF1|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N16
arriaii_lcell_comb \ALU1|WideXor0~0 (
// Equation(s):
// \ALU1|WideXor0~0_combout  = ( \RF1|Mux0~4_combout  & ( \RF1|Mux5~4_combout  & ( !\RF1|Mux1~4_combout  $ (!\RF1|Mux4~4_combout  $ (!\RF1|Mux3~4_combout  $ (!\RF1|Mux2~4_combout ))) ) ) ) # ( !\RF1|Mux0~4_combout  & ( \RF1|Mux5~4_combout  & ( 
// !\RF1|Mux1~4_combout  $ (!\RF1|Mux4~4_combout  $ (!\RF1|Mux3~4_combout  $ (\RF1|Mux2~4_combout ))) ) ) ) # ( \RF1|Mux0~4_combout  & ( !\RF1|Mux5~4_combout  & ( !\RF1|Mux1~4_combout  $ (!\RF1|Mux4~4_combout  $ (!\RF1|Mux3~4_combout  $ (\RF1|Mux2~4_combout 
// ))) ) ) ) # ( !\RF1|Mux0~4_combout  & ( !\RF1|Mux5~4_combout  & ( !\RF1|Mux1~4_combout  $ (!\RF1|Mux4~4_combout  $ (!\RF1|Mux3~4_combout  $ (!\RF1|Mux2~4_combout ))) ) ) )

	.dataa(!\RF1|Mux1~4_combout ),
	.datab(!\RF1|Mux4~4_combout ),
	.datac(!\RF1|Mux3~4_combout ),
	.datad(!\RF1|Mux2~4_combout ),
	.datae(!\RF1|Mux0~4_combout ),
	.dataf(!\RF1|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|WideXor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|WideXor0~0 .extended_lut = "off";
defparam \ALU1|WideXor0~0 .lut_mask = 64'h6996966996696996;
defparam \ALU1|WideXor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N0
arriaii_lcell_comb \ALU1|WideXor0~1 (
// Equation(s):
// \ALU1|WideXor0~1_combout  = !\RF1|Mux6~4_combout  $ (!\RF1|Mux7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|Mux6~4_combout ),
	.datad(!\RF1|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|WideXor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|WideXor0~1 .extended_lut = "off";
defparam \ALU1|WideXor0~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \ALU1|WideXor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N0
arriaii_lcell_comb \ALU1|Add0~1 (
// Equation(s):
// \ALU1|Add0~1_sumout  = SUM(( \RF1|Mux7~4_combout  ) + ( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][0]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][0]~q )) # (\InstFetch1|ProgCtr [9] & 
// ((\RF1|Registers[0][0]~q ))))) ) + ( !VCC ))
// \ALU1|Add0~2  = CARRY(( \RF1|Mux7~4_combout  ) + ( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][0]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][0]~q )) # (\InstFetch1|ProgCtr [9] & 
// ((\RF1|Registers[0][0]~q ))))) ) + ( !VCC ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][0]~q ),
	.datad(!\RF1|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~1_sumout ),
	.cout(\ALU1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~1 .extended_lut = "off";
defparam \ALU1|Add0~1 .lut_mask = 64'h0000FB40000000FF;
defparam \ALU1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N28
arriaii_lcell_comb \ALU1|Out[0]~4 (
// Equation(s):
// \ALU1|Out[0]~4_combout  = ( \ALU1|WideXor0~1_combout  & ( \ALU1|Add0~1_sumout  & ( ((\ALU1|Out[0]~3_combout  & !\ALU1|WideXor0~0_combout )) # (\ALU1|Out[0]~2_combout ) ) ) ) # ( !\ALU1|WideXor0~1_combout  & ( \ALU1|Add0~1_sumout  & ( 
// ((\ALU1|Out[0]~3_combout  & \ALU1|WideXor0~0_combout )) # (\ALU1|Out[0]~2_combout ) ) ) ) # ( \ALU1|WideXor0~1_combout  & ( !\ALU1|Add0~1_sumout  & ( (\ALU1|Out[0]~3_combout  & !\ALU1|WideXor0~0_combout ) ) ) ) # ( !\ALU1|WideXor0~1_combout  & ( 
// !\ALU1|Add0~1_sumout  & ( (\ALU1|Out[0]~3_combout  & \ALU1|WideXor0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU1|Out[0]~3_combout ),
	.datac(!\ALU1|WideXor0~0_combout ),
	.datad(!\ALU1|Out[0]~2_combout ),
	.datae(!\ALU1|WideXor0~1_combout ),
	.dataf(!\ALU1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~4 .extended_lut = "off";
defparam \ALU1|Out[0]~4 .lut_mask = 64'h0303303003FF30FF;
defparam \ALU1|Out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N10
arriaii_lcell_comb \ALU1|Out[0]~5 (
// Equation(s):
// \ALU1|Out[0]~5_combout  = (!\ALU1|Out[0]~4_combout  & ((!\ALU1|Out[0]~1_combout ) # (\ALU1|Add1~33_sumout )))

	.dataa(!\ALU1|Out[0]~1_combout ),
	.datab(gnd),
	.datac(!\ALU1|Out[0]~4_combout ),
	.datad(!\ALU1|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Out[0]~5 .extended_lut = "off";
defparam \ALU1|Out[0]~5 .lut_mask = 64'hA0F0A0F0A0F0A0F0;
defparam \ALU1|Out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N24
arriaii_lcell_comb \RF1|Registers~9 (
// Equation(s):
// \RF1|Registers~9_combout  = ( \ALU1|Out[0]~6_combout  & ( \ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & ((!\LoadInst~0_combout ) # ((\RegWriteValue[0]~28_combout )))) # (\ALU1|Equal0~1_combout  & (((\RF1|DataOutB[0]~0_combout )))) ) ) ) # ( 
// !\ALU1|Out[0]~6_combout  & ( \ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & ((\RegWriteValue[0]~28_combout ))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[0]~0_combout )) ) ) ) # ( \ALU1|Out[0]~6_combout  & ( !\ALU1|Out[0]~5_combout  & ( 
// (!\ALU1|Equal0~1_combout  & ((!\LoadInst~0_combout ) # ((\RegWriteValue[0]~28_combout )))) # (\ALU1|Equal0~1_combout  & (((\RF1|DataOutB[0]~0_combout )))) ) ) ) # ( !\ALU1|Out[0]~6_combout  & ( !\ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & 
// ((!\LoadInst~0_combout ) # ((\RegWriteValue[0]~28_combout )))) # (\ALU1|Equal0~1_combout  & (((\RF1|DataOutB[0]~0_combout )))) ) ) )

	.dataa(!\ALU1|Equal0~1_combout ),
	.datab(!\LoadInst~0_combout ),
	.datac(!\RF1|DataOutB[0]~0_combout ),
	.datad(!\RegWriteValue[0]~28_combout ),
	.datae(!\ALU1|Out[0]~6_combout ),
	.dataf(!\ALU1|Out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~9 .extended_lut = "off";
defparam \RF1|Registers~9 .lut_mask = 64'h8DAF8DAF05AF8DAF;
defparam \RF1|Registers~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N21
dffeas \RF1|Registers[8][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][0] .is_wysiwyg = "true";
defparam \RF1|Registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N24
arriaii_lcell_comb \RF1|Registers[4][0]~feeder (
// Equation(s):
// \RF1|Registers[4][0]~feeder_combout  = ( \RF1|Registers~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][0]~feeder .extended_lut = "off";
defparam \RF1|Registers[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N25
dffeas \RF1|Registers[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][0] .is_wysiwyg = "true";
defparam \RF1|Registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N36
arriaii_lcell_comb \RF1|Registers[12][0]~feeder (
// Equation(s):
// \RF1|Registers[12][0]~feeder_combout  = ( \RF1|Registers~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[12][0]~feeder .extended_lut = "off";
defparam \RF1|Registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N37
dffeas \RF1|Registers[12][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][0] .is_wysiwyg = "true";
defparam \RF1|Registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N22
arriaii_lcell_comb \RF1|Mux7~0 (
// Equation(s):
// \RF1|Mux7~0_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[12][0]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[8][0]~q  ) ) ) # ( 
// \InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[4][0]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[0][0]~q  ) ) )

	.dataa(!\RF1|Registers[8][0]~q ),
	.datab(!\RF1|Registers[4][0]~q ),
	.datac(!\RF1|Registers[12][0]~q ),
	.datad(!\RF1|Registers[0][0]~q ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux7~0 .extended_lut = "off";
defparam \RF1|Mux7~0 .lut_mask = 64'h00FF333355550F0F;
defparam \RF1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N21
dffeas \RF1|Registers[13][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][0] .is_wysiwyg = "true";
defparam \RF1|Registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N25
dffeas \RF1|Registers[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][0] .is_wysiwyg = "true";
defparam \RF1|Registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N35
dffeas \RF1|Registers[9][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][0] .is_wysiwyg = "true";
defparam \RF1|Registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N34
arriaii_lcell_comb \RF1|Mux7~1 (
// Equation(s):
// \RF1|Mux7~1_combout  = ( \RF1|Registers[9][0]~q  & ( \InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout ) # (\RF1|Registers[13][0]~q ) ) ) ) # ( !\RF1|Registers[9][0]~q  & ( \InstROM1|inst_rom~15_combout  & ( (\RF1|Registers[13][0]~q  & 
// \InstROM1|inst_rom~14_combout ) ) ) ) # ( \RF1|Registers[9][0]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[1][0]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[5][0]~q ))) ) ) ) # ( 
// !\RF1|Registers[9][0]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[1][0]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[5][0]~q ))) ) ) )

	.dataa(!\RF1|Registers[13][0]~q ),
	.datab(!\RF1|Registers[1][0]~q ),
	.datac(!\InstROM1|inst_rom~14_combout ),
	.datad(!\RF1|Registers[5][0]~q ),
	.datae(!\RF1|Registers[9][0]~q ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux7~1 .extended_lut = "off";
defparam \RF1|Mux7~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \RF1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N35
dffeas \RF1|Registers[14][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][0] .is_wysiwyg = "true";
defparam \RF1|Registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N25
dffeas \RF1|Registers[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][0] .is_wysiwyg = "true";
defparam \RF1|Registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N32
arriaii_lcell_comb \RF1|Registers[6][0]~feeder (
// Equation(s):
// \RF1|Registers[6][0]~feeder_combout  = ( \RF1|Registers~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[6][0]~feeder .extended_lut = "off";
defparam \RF1|Registers[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N33
dffeas \RF1|Registers[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][0] .is_wysiwyg = "true";
defparam \RF1|Registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y40_N25
dffeas \RF1|Registers[10][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][0] .is_wysiwyg = "true";
defparam \RF1|Registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N24
arriaii_lcell_comb \RF1|Mux7~2 (
// Equation(s):
// \RF1|Mux7~2_combout  = ( \RF1|Registers[10][0]~q  & ( \InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout ) # (\RF1|Registers[14][0]~q ) ) ) ) # ( !\RF1|Registers[10][0]~q  & ( \InstROM1|inst_rom~15_combout  & ( (\RF1|Registers[14][0]~q  & 
// \InstROM1|inst_rom~14_combout ) ) ) ) # ( \RF1|Registers[10][0]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[2][0]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[6][0]~q ))) ) ) ) # ( 
// !\RF1|Registers[10][0]~q  & ( !\InstROM1|inst_rom~15_combout  & ( (!\InstROM1|inst_rom~14_combout  & (\RF1|Registers[2][0]~q )) # (\InstROM1|inst_rom~14_combout  & ((\RF1|Registers[6][0]~q ))) ) ) )

	.dataa(!\RF1|Registers[14][0]~q ),
	.datab(!\RF1|Registers[2][0]~q ),
	.datac(!\RF1|Registers[6][0]~q ),
	.datad(!\InstROM1|inst_rom~14_combout ),
	.datae(!\RF1|Registers[10][0]~q ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux7~2 .extended_lut = "off";
defparam \RF1|Mux7~2 .lut_mask = 64'h330F330F0055FF55;
defparam \RF1|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N29
dffeas \RF1|Registers[11][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][0] .is_wysiwyg = "true";
defparam \RF1|Registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N1
dffeas \RF1|Registers[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][0] .is_wysiwyg = "true";
defparam \RF1|Registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N7
dffeas \RF1|Registers[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][0] .is_wysiwyg = "true";
defparam \RF1|Registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N25
dffeas \RF1|Registers[15][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][0] .is_wysiwyg = "true";
defparam \RF1|Registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N30
arriaii_lcell_comb \RF1|Mux7~3 (
// Equation(s):
// \RF1|Mux7~3_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[15][0]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[11][0]~q  ) ) ) # ( 
// \InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[7][0]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[3][0]~q  ) ) )

	.dataa(!\RF1|Registers[11][0]~q ),
	.datab(!\RF1|Registers[7][0]~q ),
	.datac(!\RF1|Registers[3][0]~q ),
	.datad(!\RF1|Registers[15][0]~q ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux7~3 .extended_lut = "off";
defparam \RF1|Mux7~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \RF1|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N36
arriaii_lcell_comb \RF1|Mux7~4 (
// Equation(s):
// \RF1|Mux7~4_combout  = ( \RF1|Mux7~2_combout  & ( \RF1|Mux7~3_combout  & ( ((!\InstROM1|inst_rom~13_combout  & (\RF1|Mux7~0_combout )) # (\InstROM1|inst_rom~13_combout  & ((\RF1|Mux7~1_combout )))) # (\InstROM1|inst_rom~12_combout ) ) ) ) # ( 
// !\RF1|Mux7~2_combout  & ( \RF1|Mux7~3_combout  & ( (!\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & (\RF1|Mux7~0_combout )) # (\InstROM1|inst_rom~13_combout  & ((\RF1|Mux7~1_combout ))))) # (\InstROM1|inst_rom~12_combout  & 
// (\InstROM1|inst_rom~13_combout )) ) ) ) # ( \RF1|Mux7~2_combout  & ( !\RF1|Mux7~3_combout  & ( (!\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & (\RF1|Mux7~0_combout )) # (\InstROM1|inst_rom~13_combout  & ((\RF1|Mux7~1_combout ))))) # 
// (\InstROM1|inst_rom~12_combout  & (!\InstROM1|inst_rom~13_combout )) ) ) ) # ( !\RF1|Mux7~2_combout  & ( !\RF1|Mux7~3_combout  & ( (!\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13_combout  & (\RF1|Mux7~0_combout )) # 
// (\InstROM1|inst_rom~13_combout  & ((\RF1|Mux7~1_combout ))))) ) ) )

	.dataa(!\InstROM1|inst_rom~12_combout ),
	.datab(!\InstROM1|inst_rom~13_combout ),
	.datac(!\RF1|Mux7~0_combout ),
	.datad(!\RF1|Mux7~1_combout ),
	.datae(!\RF1|Mux7~2_combout ),
	.dataf(!\RF1|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux7~4 .extended_lut = "off";
defparam \RF1|Mux7~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RF1|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N26
arriaii_lcell_comb \RegWriteValue[1]~5 (
// Equation(s):
// \RegWriteValue[1]~5_combout  = ( \RF1|DataOutB[1]~1_combout  & ( (!\RegWriteValue[7]~4_combout  & (\RF1|Mux7~4_combout  & ((\RegWriteValue[7]~3_combout )))) # (\RegWriteValue[7]~4_combout  & (((!\RegWriteValue[7]~3_combout ) # (\RF1|Mux6~4_combout )))) ) 
// ) # ( !\RF1|DataOutB[1]~1_combout  & ( (!\RegWriteValue[7]~4_combout  & (\RF1|Mux7~4_combout  & ((\RegWriteValue[7]~3_combout )))) # (\RegWriteValue[7]~4_combout  & (((\RF1|Mux6~4_combout  & !\RegWriteValue[7]~3_combout )))) ) )

	.dataa(!\RegWriteValue[7]~4_combout ),
	.datab(!\RF1|Mux7~4_combout ),
	.datac(!\RF1|Mux6~4_combout ),
	.datad(!\RegWriteValue[7]~3_combout ),
	.datae(gnd),
	.dataf(!\RF1|DataOutB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[1]~5 .extended_lut = "off";
defparam \RegWriteValue[1]~5 .lut_mask = 64'h0522052255275527;
defparam \RegWriteValue[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N2
arriaii_lcell_comb \ALU1|Add0~5 (
// Equation(s):
// \ALU1|Add0~5_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][1]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][1]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][1]~q ))))) ) + ( 
// \RF1|Mux6~4_combout  ) + ( \ALU1|Add0~2  ))
// \ALU1|Add0~6  = CARRY(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][1]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][1]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][1]~q ))))) ) + ( 
// \RF1|Mux6~4_combout  ) + ( \ALU1|Add0~2  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][1]~q ),
	.datad(!\RF1|Registers[0][1]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux6~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~5_sumout ),
	.cout(\ALU1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~5 .extended_lut = "off";
defparam \ALU1|Add0~5 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N20
arriaii_lcell_comb \RegWriteValue[1]~6 (
// Equation(s):
// \RegWriteValue[1]~6_combout  = ( \RegWriteValue[1]~5_combout  & ( \ALU1|Add0~5_sumout  & ( ((\ALU1|Out[0]~2_combout  & (!\RF1|DataOutB[1]~1_combout  $ (!\RF1|Mux6~4_combout )))) # (\RegWriteValue[7]~2_combout ) ) ) ) # ( !\RegWriteValue[1]~5_combout  & ( 
// \ALU1|Add0~5_sumout  & ( (\ALU1|Out[0]~2_combout  & ((!\RF1|DataOutB[1]~1_combout  $ (!\RF1|Mux6~4_combout )) # (\RegWriteValue[7]~2_combout ))) ) ) ) # ( \RegWriteValue[1]~5_combout  & ( !\ALU1|Add0~5_sumout  & ( (!\RegWriteValue[7]~2_combout  & 
// (\ALU1|Out[0]~2_combout  & (!\RF1|DataOutB[1]~1_combout  $ (!\RF1|Mux6~4_combout )))) # (\RegWriteValue[7]~2_combout  & (((!\ALU1|Out[0]~2_combout )))) ) ) ) # ( !\RegWriteValue[1]~5_combout  & ( !\ALU1|Add0~5_sumout  & ( (!\RegWriteValue[7]~2_combout  & 
// (\ALU1|Out[0]~2_combout  & (!\RF1|DataOutB[1]~1_combout  $ (!\RF1|Mux6~4_combout )))) ) ) )

	.dataa(!\RF1|DataOutB[1]~1_combout ),
	.datab(!\RegWriteValue[7]~2_combout ),
	.datac(!\ALU1|Out[0]~2_combout ),
	.datad(!\RF1|Mux6~4_combout ),
	.datae(!\RegWriteValue[1]~5_combout ),
	.dataf(!\ALU1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[1]~6 .extended_lut = "off";
defparam \RegWriteValue[1]~6 .lut_mask = 64'h04083438070B373B;
defparam \RegWriteValue[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N28
arriaii_lcell_comb \RF1|Registers~26 (
// Equation(s):
// \RF1|Registers~26_combout  = ( \RegWriteValue[1]~6_combout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[1]~1_combout ) ) ) # ( !\RegWriteValue[1]~6_combout  & ( (\RF1|DataOutB[1]~1_combout  & \ALU1|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|DataOutB[1]~1_combout ),
	.datad(!\ALU1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~26 .extended_lut = "off";
defparam \RF1|Registers~26 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \RF1|Registers~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N21
dffeas \RF1|Registers[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[1]~6_combout ),
	.asdata(\RF1|Registers~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][1] .is_wysiwyg = "true";
defparam \RF1|Registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N28
arriaii_lcell_comb \RF1|DataOutB[1]~1 (
// Equation(s):
// \RF1|DataOutB[1]~1_combout  = (!\InstROM1|inst_rom~11_combout  & ((\RF1|Registers[0][1]~q ))) # (\InstROM1|inst_rom~11_combout  & (\RF1|Registers[1][1]~q ))

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~11_combout ),
	.datac(!\RF1|Registers[1][1]~q ),
	.datad(!\RF1|Registers[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[1]~1 .extended_lut = "off";
defparam \RF1|DataOutB[1]~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \RF1|DataOutB[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N36
arriaii_lcell_comb \RF1|Registers~25 (
// Equation(s):
// \RF1|Registers~25_combout  = ( \RegWriteValue[1]~6_combout  & ( (!\LoadInst~0_combout  & ((!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[1]~1_combout ))) ) ) # ( !\RegWriteValue[1]~6_combout  & ( (\RF1|DataOutB[1]~1_combout  & (\ALU1|Equal0~1_combout  & 
// !\LoadInst~0_combout )) ) )

	.dataa(!\RF1|DataOutB[1]~1_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~25 .extended_lut = "off";
defparam \RF1|Registers~25 .lut_mask = 64'h11001100DD00DD00;
defparam \RF1|Registers~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N37
dffeas \RF1|Registers[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][1] .is_wysiwyg = "true";
defparam \RF1|Registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N4
arriaii_lcell_comb \ALU1|Add0~9 (
// Equation(s):
// \ALU1|Add0~9_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][2]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][2]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][2]~q ))))) ) + ( 
// \RF1|Mux5~4_combout  ) + ( \ALU1|Add0~6  ))
// \ALU1|Add0~10  = CARRY(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][2]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][2]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][2]~q ))))) ) + ( 
// \RF1|Mux5~4_combout  ) + ( \ALU1|Add0~6  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][2]~q ),
	.datad(!\RF1|Registers[0][2]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux5~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~9_sumout ),
	.cout(\ALU1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~9 .extended_lut = "off";
defparam \ALU1|Add0~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N10
arriaii_lcell_comb \RegWriteValue[2]~11 (
// Equation(s):
// \RegWriteValue[2]~11_combout  = ( \RF1|DataOutB[2]~2_combout  & ( \RegWriteValue[7]~10_combout  & ( (!\RegWriteValue[7]~3_combout  & (((\RegWriteValue[7]~4_combout )))) # (\RegWriteValue[7]~3_combout  & ((!\RegWriteValue[7]~4_combout  & 
// (\RF1|Mux6~4_combout )) # (\RegWriteValue[7]~4_combout  & ((\RF1|Mux5~4_combout ))))) ) ) ) # ( !\RF1|DataOutB[2]~2_combout  & ( \RegWriteValue[7]~10_combout  & ( (!\RegWriteValue[7]~3_combout  & (((\RF1|Mux5~4_combout  & \RegWriteValue[7]~4_combout )))) 
// # (\RegWriteValue[7]~3_combout  & (\RF1|Mux6~4_combout  & ((!\RegWriteValue[7]~4_combout )))) ) ) )

	.dataa(!\RF1|Mux6~4_combout ),
	.datab(!\RegWriteValue[7]~3_combout ),
	.datac(!\RF1|Mux5~4_combout ),
	.datad(!\RegWriteValue[7]~4_combout ),
	.datae(!\RF1|DataOutB[2]~2_combout ),
	.dataf(!\RegWriteValue[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[2]~11 .extended_lut = "off";
defparam \RegWriteValue[2]~11 .lut_mask = 64'h00000000110C11CF;
defparam \RegWriteValue[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N32
arriaii_lcell_comb \RegWriteValue[2]~9 (
// Equation(s):
// \RegWriteValue[2]~9_combout  = ( \RF1|DataOutB[2]~2_combout  & ( \RegWriteValue[7]~8_combout  & ( !\RF1|Mux5~4_combout  ) ) ) # ( !\RF1|DataOutB[2]~2_combout  & ( \RegWriteValue[7]~8_combout  & ( \RF1|Mux5~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RF1|Mux5~4_combout ),
	.datae(!\RF1|DataOutB[2]~2_combout ),
	.dataf(!\RegWriteValue[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[2]~9 .extended_lut = "off";
defparam \RegWriteValue[2]~9 .lut_mask = 64'h0000000000FFFF00;
defparam \RegWriteValue[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N10
arriaii_lcell_comb \RegWriteValue[2]~12 (
// Equation(s):
// \RegWriteValue[2]~12_combout  = ( \RegWriteValue[7]~7_combout  & ( ((\RegWriteValue[2]~9_combout ) # (\RegWriteValue[2]~11_combout )) # (\ALU1|Add0~9_sumout ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( (\RegWriteValue[2]~9_combout ) # 
// (\RegWriteValue[2]~11_combout ) ) )

	.dataa(!\ALU1|Add0~9_sumout ),
	.datab(!\RegWriteValue[2]~11_combout ),
	.datac(!\RegWriteValue[2]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegWriteValue[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[2]~12 .extended_lut = "off";
defparam \RegWriteValue[2]~12 .lut_mask = 64'h3F3F3F3F7F7F7F7F;
defparam \RegWriteValue[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N11
dffeas \RF1|Registers[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[2]~12_combout ),
	.asdata(\RF1|Registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][2] .is_wysiwyg = "true";
defparam \RF1|Registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N16
arriaii_lcell_comb \RF1|DataOutB[2]~2 (
// Equation(s):
// \RF1|DataOutB[2]~2_combout  = ( \InstROM1|inst_rom~11_combout  & ( \RF1|Registers[1][2]~q  ) ) # ( !\InstROM1|inst_rom~11_combout  & ( \RF1|Registers[0][2]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|Registers[1][2]~q ),
	.datad(!\RF1|Registers[0][2]~q ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[2]~2 .extended_lut = "off";
defparam \RF1|DataOutB[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \RF1|DataOutB[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N30
arriaii_lcell_comb \RF1|Registers~28 (
// Equation(s):
// \RF1|Registers~28_combout  = ( \RegWriteValue[7]~7_combout  & ( \ALU1|Add0~9_sumout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[2]~2_combout ) ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( \ALU1|Add0~9_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[2]~9_combout ) # (\RegWriteValue[2]~11_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[2]~2_combout )) ) ) ) # ( \RegWriteValue[7]~7_combout  & ( !\ALU1|Add0~9_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[2]~9_combout ) # (\RegWriteValue[2]~11_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[2]~2_combout )) ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( !\ALU1|Add0~9_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[2]~9_combout ) # (\RegWriteValue[2]~11_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[2]~2_combout )) ) ) )

	.dataa(!\RF1|DataOutB[2]~2_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\RegWriteValue[2]~11_combout ),
	.datad(!\RegWriteValue[2]~9_combout ),
	.datae(!\RegWriteValue[7]~7_combout ),
	.dataf(!\ALU1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~28 .extended_lut = "off";
defparam \RF1|Registers~28 .lut_mask = 64'h1DDD1DDD1DDDDDDD;
defparam \RF1|Registers~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N2
arriaii_lcell_comb \RF1|Registers~29 (
// Equation(s):
// \RF1|Registers~29_combout  = (\RF1|Registers~28_combout  & !\LoadInst~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|Registers~28_combout ),
	.datad(!\LoadInst~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~29 .extended_lut = "off";
defparam \RF1|Registers~29 .lut_mask = 64'h0F000F000F000F00;
defparam \RF1|Registers~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N3
dffeas \RF1|Registers[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][2] .is_wysiwyg = "true";
defparam \RF1|Registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N6
arriaii_lcell_comb \ALU1|Add0~13 (
// Equation(s):
// \ALU1|Add0~13_sumout  = SUM(( \RF1|Mux4~4DUPLICATE_combout  ) + ( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][3]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][3]~q )) # (\InstFetch1|ProgCtr [9] & 
// ((\RF1|Registers[0][3]~q ))))) ) + ( \ALU1|Add0~10  ))
// \ALU1|Add0~14  = CARRY(( \RF1|Mux4~4DUPLICATE_combout  ) + ( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][3]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][3]~q )) # (\InstFetch1|ProgCtr [9] & 
// ((\RF1|Registers[0][3]~q ))))) ) + ( \ALU1|Add0~10  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][3]~q ),
	.datad(!\RF1|Mux4~4DUPLICATE_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers[0][3]~q ),
	.datag(gnd),
	.cin(\ALU1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~13_sumout ),
	.cout(\ALU1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~13 .extended_lut = "off";
defparam \ALU1|Add0~13 .lut_mask = 64'h0000FB40000000FF;
defparam \ALU1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N14
arriaii_lcell_comb \RegWriteValue[3]~13 (
// Equation(s):
// \RegWriteValue[3]~13_combout  = ( \RegWriteValue[7]~8_combout  & ( !\RF1|Mux4~4DUPLICATE_combout  $ (!\RF1|DataOutB[3]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|Mux4~4DUPLICATE_combout ),
	.datad(!\RF1|DataOutB[3]~3_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[3]~13 .extended_lut = "off";
defparam \RegWriteValue[3]~13 .lut_mask = 64'h000000000FF00FF0;
defparam \RegWriteValue[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N26
arriaii_lcell_comb \RegWriteValue[3]~14 (
// Equation(s):
// \RegWriteValue[3]~14_combout  = ( \RF1|DataOutB[3]~3_combout  & ( \RegWriteValue[7]~10_combout  & ( (!\RegWriteValue[7]~3_combout  & (((\RegWriteValue[7]~4_combout )))) # (\RegWriteValue[7]~3_combout  & ((!\RegWriteValue[7]~4_combout  & 
// (\RF1|Mux5~4_combout )) # (\RegWriteValue[7]~4_combout  & ((\RF1|Mux4~4DUPLICATE_combout ))))) ) ) ) # ( !\RF1|DataOutB[3]~3_combout  & ( \RegWriteValue[7]~10_combout  & ( (!\RegWriteValue[7]~3_combout  & (((\RF1|Mux4~4DUPLICATE_combout  & 
// \RegWriteValue[7]~4_combout )))) # (\RegWriteValue[7]~3_combout  & (\RF1|Mux5~4_combout  & ((!\RegWriteValue[7]~4_combout )))) ) ) )

	.dataa(!\RF1|Mux5~4_combout ),
	.datab(!\RegWriteValue[7]~3_combout ),
	.datac(!\RF1|Mux4~4DUPLICATE_combout ),
	.datad(!\RegWriteValue[7]~4_combout ),
	.datae(!\RF1|DataOutB[3]~3_combout ),
	.dataf(!\RegWriteValue[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[3]~14 .extended_lut = "off";
defparam \RegWriteValue[3]~14 .lut_mask = 64'h00000000110C11CF;
defparam \RegWriteValue[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N4
arriaii_lcell_comb \RegWriteValue[3]~15 (
// Equation(s):
// \RegWriteValue[3]~15_combout  = ( \RegWriteValue[7]~7_combout  & ( ((\RegWriteValue[3]~14_combout ) # (\RegWriteValue[3]~13_combout )) # (\ALU1|Add0~13_sumout ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( (\RegWriteValue[3]~14_combout ) # 
// (\RegWriteValue[3]~13_combout ) ) )

	.dataa(!\ALU1|Add0~13_sumout ),
	.datab(!\RegWriteValue[3]~13_combout ),
	.datac(!\RegWriteValue[3]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegWriteValue[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[3]~15 .extended_lut = "off";
defparam \RegWriteValue[3]~15 .lut_mask = 64'h3F3F3F3F7F7F7F7F;
defparam \RegWriteValue[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N5
dffeas \RF1|Registers[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[3]~15_combout ),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][3] .is_wysiwyg = "true";
defparam \RF1|Registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N12
arriaii_lcell_comb \RF1|DataOutB[3]~3 (
// Equation(s):
// \RF1|DataOutB[3]~3_combout  = ( \InstROM1|inst_rom~11_combout  & ( \RF1|Registers[1][3]~q  ) ) # ( !\InstROM1|inst_rom~11_combout  & ( \RF1|Registers[0][3]~q  ) )

	.dataa(!\RF1|Registers[0][3]~q ),
	.datab(gnd),
	.datac(!\RF1|Registers[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[3]~3 .extended_lut = "off";
defparam \RF1|DataOutB[3]~3 .lut_mask = 64'h555555550F0F0F0F;
defparam \RF1|DataOutB[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N20
arriaii_lcell_comb \RF1|Registers~30 (
// Equation(s):
// \RF1|Registers~30_combout  = ( \RegWriteValue[7]~7_combout  & ( \ALU1|Add0~13_sumout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[3]~3_combout ) ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( \ALU1|Add0~13_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[3]~14_combout ) # (\RegWriteValue[3]~13_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[3]~3_combout )) ) ) ) # ( \RegWriteValue[7]~7_combout  & ( !\ALU1|Add0~13_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[3]~14_combout ) # (\RegWriteValue[3]~13_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[3]~3_combout )) ) ) ) # ( !\RegWriteValue[7]~7_combout  & ( !\ALU1|Add0~13_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[3]~14_combout ) # (\RegWriteValue[3]~13_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[3]~3_combout )) ) ) )

	.dataa(!\RF1|DataOutB[3]~3_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\RegWriteValue[3]~13_combout ),
	.datad(!\RegWriteValue[3]~14_combout ),
	.datae(!\RegWriteValue[7]~7_combout ),
	.dataf(!\ALU1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~30 .extended_lut = "off";
defparam \RF1|Registers~30 .lut_mask = 64'h1DDD1DDD1DDDDDDD;
defparam \RF1|Registers~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y41_N19
dffeas \RF1|Registers[10][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][3] .is_wysiwyg = "true";
defparam \RF1|Registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y41_N15
dffeas \RF1|Registers[8][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][3] .is_wysiwyg = "true";
defparam \RF1|Registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N15
dffeas \RF1|Registers[9][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][3] .is_wysiwyg = "true";
defparam \RF1|Registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y41_N13
dffeas \RF1|Registers[11][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][3] .is_wysiwyg = "true";
defparam \RF1|Registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N16
arriaii_lcell_comb \RF1|Mux4~2 (
// Equation(s):
// \RF1|Mux4~2_combout  = ( \InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[11][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( \InstROM1|inst_rom~12_combout  & ( \RF1|Registers[10][3]~q  ) ) ) # ( 
// \InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[9][3]~q  ) ) ) # ( !\InstROM1|inst_rom~13DUPLICATE_combout  & ( !\InstROM1|inst_rom~12_combout  & ( \RF1|Registers[8][3]~q  ) ) )

	.dataa(!\RF1|Registers[10][3]~q ),
	.datab(!\RF1|Registers[8][3]~q ),
	.datac(!\RF1|Registers[9][3]~q ),
	.datad(!\RF1|Registers[11][3]~q ),
	.datae(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.dataf(!\InstROM1|inst_rom~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~2 .extended_lut = "off";
defparam \RF1|Mux4~2 .lut_mask = 64'h33330F0F555500FF;
defparam \RF1|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y41_N10
arriaii_lcell_comb \RF1|Mux4~4DUPLICATE (
// Equation(s):
// \RF1|Mux4~4DUPLICATE_combout  = ( \RF1|Mux4~3_combout  & ( \RF1|Mux4~1_combout  & ( ((!\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~0_combout ))) # (\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~2_combout ))) # (\InstROM1|inst_rom~14_combout ) ) ) ) # ( 
// !\RF1|Mux4~3_combout  & ( \RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~0_combout ))) # (\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~2_combout )))) # (\InstROM1|inst_rom~14_combout  & 
// (!\InstROM1|inst_rom~15_combout )) ) ) ) # ( \RF1|Mux4~3_combout  & ( !\RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~0_combout ))) # (\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~2_combout )))) 
// # (\InstROM1|inst_rom~14_combout  & (\InstROM1|inst_rom~15_combout )) ) ) ) # ( !\RF1|Mux4~3_combout  & ( !\RF1|Mux4~1_combout  & ( (!\InstROM1|inst_rom~14_combout  & ((!\InstROM1|inst_rom~15_combout  & ((\RF1|Mux4~0_combout ))) # 
// (\InstROM1|inst_rom~15_combout  & (\RF1|Mux4~2_combout )))) ) ) )

	.dataa(!\InstROM1|inst_rom~14_combout ),
	.datab(!\InstROM1|inst_rom~15_combout ),
	.datac(!\RF1|Mux4~2_combout ),
	.datad(!\RF1|Mux4~0_combout ),
	.datae(!\RF1|Mux4~3_combout ),
	.dataf(!\RF1|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux4~4DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux4~4DUPLICATE .extended_lut = "off";
defparam \RF1|Mux4~4DUPLICATE .lut_mask = 64'h028A139B46CE57DF;
defparam \RF1|Mux4~4DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N38
arriaii_lcell_comb \RegWriteValue[4]~17 (
// Equation(s):
// \RegWriteValue[4]~17_combout  = ( \RF1|Mux4~4DUPLICATE_combout  & ( \RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RegWriteValue[7]~4_combout  & (\RegWriteValue[7]~3_combout )) # (\RegWriteValue[7]~4_combout  & 
// ((!\RegWriteValue[7]~3_combout ) # (\RF1|DataOutB[4]~4_combout ))))) ) ) ) # ( !\RF1|Mux4~4DUPLICATE_combout  & ( \RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & (\RegWriteValue[7]~4_combout  & ((!\RegWriteValue[7]~3_combout ) # 
// (\RF1|DataOutB[4]~4_combout )))) ) ) ) # ( \RF1|Mux4~4DUPLICATE_combout  & ( !\RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RegWriteValue[7]~4_combout  & (\RegWriteValue[7]~3_combout )) # (\RegWriteValue[7]~4_combout  & 
// (!\RegWriteValue[7]~3_combout  & \RF1|DataOutB[4]~4_combout )))) ) ) ) # ( !\RF1|Mux4~4DUPLICATE_combout  & ( !\RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & (\RegWriteValue[7]~4_combout  & (!\RegWriteValue[7]~3_combout  & 
// \RF1|DataOutB[4]~4_combout ))) ) ) )

	.dataa(!\RegWriteValue[7]~10_combout ),
	.datab(!\RegWriteValue[7]~4_combout ),
	.datac(!\RegWriteValue[7]~3_combout ),
	.datad(!\RF1|DataOutB[4]~4_combout ),
	.datae(!\RF1|Mux4~4DUPLICATE_combout ),
	.dataf(!\RF1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[4]~17 .extended_lut = "off";
defparam \RegWriteValue[4]~17 .lut_mask = 64'h0010041410111415;
defparam \RegWriteValue[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N8
arriaii_lcell_comb \ALU1|Add0~17 (
// Equation(s):
// \ALU1|Add0~17_sumout  = SUM(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][4]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][4]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][4]~q ))))) ) + ( 
// \RF1|Mux3~4_combout  ) + ( \ALU1|Add0~14  ))
// \ALU1|Add0~18  = CARRY(( (!\InstROM1|inst_rom~16_combout  & (((\RF1|Registers[0][4]~q )))) # (\InstROM1|inst_rom~16_combout  & ((!\InstFetch1|ProgCtr [9] & (\RF1|Registers[1][4]~q )) # (\InstFetch1|ProgCtr [9] & ((\RF1|Registers[0][4]~q ))))) ) + ( 
// \RF1|Mux3~4_combout  ) + ( \ALU1|Add0~14  ))

	.dataa(!\InstROM1|inst_rom~16_combout ),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\RF1|Registers[1][4]~q ),
	.datad(!\RF1|Registers[0][4]~q ),
	.datae(gnd),
	.dataf(!\RF1|Mux3~4_combout ),
	.datag(gnd),
	.cin(\ALU1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU1|Add0~17_sumout ),
	.cout(\ALU1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU1|Add0~17 .extended_lut = "off";
defparam \ALU1|Add0~17 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N36
arriaii_lcell_comb \RF1|Registers~32 (
// Equation(s):
// \RF1|Registers~32_combout  = ( \RegWriteValue[4]~17_combout  & ( \ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[4]~4_combout ) ) ) ) # ( !\RegWriteValue[4]~17_combout  & ( \ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\RegWriteValue[4]~16_combout ) # (\RegWriteValue[7]~7_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[4]~4_combout )) ) ) ) # ( \RegWriteValue[4]~17_combout  & ( !\ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout ) # 
// (\RF1|DataOutB[4]~4_combout ) ) ) ) # ( !\RegWriteValue[4]~17_combout  & ( !\ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout  & ((\RegWriteValue[4]~16_combout ))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[4]~4_combout )) ) ) )

	.dataa(!\RF1|DataOutB[4]~4_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\RegWriteValue[7]~7_combout ),
	.datad(!\RegWriteValue[4]~16_combout ),
	.datae(!\RegWriteValue[4]~17_combout ),
	.dataf(!\ALU1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~32 .extended_lut = "off";
defparam \RF1|Registers~32 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \RF1|Registers~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N9
dffeas \RF1|Registers[10][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[10][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[10][4] .is_wysiwyg = "true";
defparam \RF1|Registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N37
dffeas \RF1|Registers[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[6][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[6][4] .is_wysiwyg = "true";
defparam \RF1|Registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N35
dffeas \RF1|Registers[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[2][4] .is_wysiwyg = "true";
defparam \RF1|Registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N30
arriaii_lcell_comb \RF1|Registers[14][4]~feeder (
// Equation(s):
// \RF1|Registers[14][4]~feeder_combout  = ( \RF1|Registers~32DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[14][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N31
dffeas \RF1|Registers[14][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[14][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[14][4] .is_wysiwyg = "true";
defparam \RF1|Registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N10
arriaii_lcell_comb \RF1|Mux3~2 (
// Equation(s):
// \RF1|Mux3~2_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[14][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[6][4]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[10][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[2][4]~q  ) ) )

	.dataa(!\RF1|Registers[10][4]~q ),
	.datab(!\RF1|Registers[6][4]~q ),
	.datac(!\RF1|Registers[2][4]~q ),
	.datad(!\RF1|Registers[14][4]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux3~2 .extended_lut = "off";
defparam \RF1|Mux3~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \RF1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y41_N9
dffeas \RF1|Registers[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[7][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[7][4] .is_wysiwyg = "true";
defparam \RF1|Registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y41_N23
dffeas \RF1|Registers[11][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[11][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[11][4] .is_wysiwyg = "true";
defparam \RF1|Registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N18
arriaii_lcell_comb \RF1|Registers[15][4]~feeder (
// Equation(s):
// \RF1|Registers[15][4]~feeder_combout  = ( \RF1|Registers~32DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[15][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[15][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[15][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[15][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N19
dffeas \RF1|Registers[15][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[15][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[15][4] .is_wysiwyg = "true";
defparam \RF1|Registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N13
dffeas \RF1|Registers[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[3][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[3][4] .is_wysiwyg = "true";
defparam \RF1|Registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y41_N10
arriaii_lcell_comb \RF1|Mux3~3 (
// Equation(s):
// \RF1|Mux3~3_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[15][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[7][4]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[11][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[3][4]~q  ) ) )

	.dataa(!\RF1|Registers[7][4]~q ),
	.datab(!\RF1|Registers[11][4]~q ),
	.datac(!\RF1|Registers[15][4]~q ),
	.datad(!\RF1|Registers[3][4]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux3~3 .extended_lut = "off";
defparam \RF1|Mux3~3 .lut_mask = 64'h00FF333355550F0F;
defparam \RF1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N13
dffeas \RF1|Registers[13][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[13][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[13][4] .is_wysiwyg = "true";
defparam \RF1|Registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N26
arriaii_lcell_comb \RF1|Registers[9][4]~feeder (
// Equation(s):
// \RF1|Registers[9][4]~feeder_combout  = ( \RF1|Registers~32DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[9][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N27
dffeas \RF1|Registers[9][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[9][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[9][4] .is_wysiwyg = "true";
defparam \RF1|Registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N26
arriaii_lcell_comb \RF1|Registers[5][4]~feeder (
// Equation(s):
// \RF1|Registers[5][4]~feeder_combout  = ( \RF1|Registers~32DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[5][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N27
dffeas \RF1|Registers[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[5][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[5][4] .is_wysiwyg = "true";
defparam \RF1|Registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N0
arriaii_lcell_comb \RF1|Mux3~1 (
// Equation(s):
// \RF1|Mux3~1_combout  = ( \InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[13][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( \InstROM1|inst_rom~14_combout  & ( \RF1|Registers[5][4]~q  ) ) ) # ( 
// \InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[9][4]~q  ) ) ) # ( !\InstROM1|inst_rom~15_combout  & ( !\InstROM1|inst_rom~14_combout  & ( \RF1|Registers[1][4]~q  ) ) )

	.dataa(!\RF1|Registers[13][4]~q ),
	.datab(!\RF1|Registers[1][4]~q ),
	.datac(!\RF1|Registers[9][4]~q ),
	.datad(!\RF1|Registers[5][4]~q ),
	.datae(!\InstROM1|inst_rom~15_combout ),
	.dataf(!\InstROM1|inst_rom~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux3~1 .extended_lut = "off";
defparam \RF1|Mux3~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \RF1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N20
arriaii_lcell_comb \RF1|Registers[12][4]~feeder (
// Equation(s):
// \RF1|Registers[12][4]~feeder_combout  = ( \RF1|Registers~32DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[12][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N21
dffeas \RF1|Registers[12][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[12][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[12][4] .is_wysiwyg = "true";
defparam \RF1|Registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y41_N35
dffeas \RF1|Registers[8][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Registers[8][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[8][4] .is_wysiwyg = "true";
defparam \RF1|Registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X16_Y40_N30
arriaii_lcell_comb \RF1|Registers[4][4]~feeder (
// Equation(s):
// \RF1|Registers[4][4]~feeder_combout  = ( \RF1|Registers~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[4][4]~feeder .extended_lut = "off";
defparam \RF1|Registers[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RF1|Registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N31
dffeas \RF1|Registers[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[4][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[4][4] .is_wysiwyg = "true";
defparam \RF1|Registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N26
arriaii_lcell_comb \RF1|Mux3~0 (
// Equation(s):
// \RF1|Mux3~0_combout  = ( \InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[12][4]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( \InstROM1|inst_rom~15_combout  & ( \RF1|Registers[8][4]~q  ) ) ) # ( 
// \InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[4][4]~q  ) ) ) # ( !\InstROM1|inst_rom~14_combout  & ( !\InstROM1|inst_rom~15_combout  & ( \RF1|Registers[0][4]~q  ) ) )

	.dataa(!\RF1|Registers[12][4]~q ),
	.datab(!\RF1|Registers[8][4]~q ),
	.datac(!\RF1|Registers[4][4]~q ),
	.datad(!\RF1|Registers[0][4]~q ),
	.datae(!\InstROM1|inst_rom~14_combout ),
	.dataf(!\InstROM1|inst_rom~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux3~0 .extended_lut = "off";
defparam \RF1|Mux3~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \RF1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N38
arriaii_lcell_comb \RF1|Mux3~4 (
// Equation(s):
// \RF1|Mux3~4_combout  = ( \RF1|Mux3~1_combout  & ( \RF1|Mux3~0_combout  & ( (!\InstROM1|inst_rom~12_combout ) # ((!\InstROM1|inst_rom~13DUPLICATE_combout  & (\RF1|Mux3~2_combout )) # (\InstROM1|inst_rom~13DUPLICATE_combout  & ((\RF1|Mux3~3_combout )))) ) ) 
// ) # ( !\RF1|Mux3~1_combout  & ( \RF1|Mux3~0_combout  & ( (!\InstROM1|inst_rom~13DUPLICATE_combout  & ((!\InstROM1|inst_rom~12_combout ) # ((\RF1|Mux3~2_combout )))) # (\InstROM1|inst_rom~13DUPLICATE_combout  & (\InstROM1|inst_rom~12_combout  & 
// ((\RF1|Mux3~3_combout )))) ) ) ) # ( \RF1|Mux3~1_combout  & ( !\RF1|Mux3~0_combout  & ( (!\InstROM1|inst_rom~13DUPLICATE_combout  & (\InstROM1|inst_rom~12_combout  & (\RF1|Mux3~2_combout ))) # (\InstROM1|inst_rom~13DUPLICATE_combout  & 
// ((!\InstROM1|inst_rom~12_combout ) # ((\RF1|Mux3~3_combout )))) ) ) ) # ( !\RF1|Mux3~1_combout  & ( !\RF1|Mux3~0_combout  & ( (\InstROM1|inst_rom~12_combout  & ((!\InstROM1|inst_rom~13DUPLICATE_combout  & (\RF1|Mux3~2_combout )) # 
// (\InstROM1|inst_rom~13DUPLICATE_combout  & ((\RF1|Mux3~3_combout ))))) ) ) )

	.dataa(!\InstROM1|inst_rom~13DUPLICATE_combout ),
	.datab(!\InstROM1|inst_rom~12_combout ),
	.datac(!\RF1|Mux3~2_combout ),
	.datad(!\RF1|Mux3~3_combout ),
	.datae(!\RF1|Mux3~1_combout ),
	.dataf(!\RF1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Mux3~4 .extended_lut = "off";
defparam \RF1|Mux3~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \RF1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N20
arriaii_lcell_comb \RegWriteValue[4]~16 (
// Equation(s):
// \RegWriteValue[4]~16_combout  = ( \RegWriteValue[7]~8_combout  & ( \RF1|Mux3~4_combout  & ( !\RF1|DataOutB[4]~4_combout  ) ) ) # ( \RegWriteValue[7]~8_combout  & ( !\RF1|Mux3~4_combout  & ( \RF1|DataOutB[4]~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|DataOutB[4]~4_combout ),
	.datad(gnd),
	.datae(!\RegWriteValue[7]~8_combout ),
	.dataf(!\RF1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[4]~16 .extended_lut = "off";
defparam \RegWriteValue[4]~16 .lut_mask = 64'h00000F0F0000F0F0;
defparam \RegWriteValue[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N16
arriaii_lcell_comb \RegWriteValue[4]~18 (
// Equation(s):
// \RegWriteValue[4]~18_combout  = ( \ALU1|Add0~17_sumout  & ( ((\RegWriteValue[4]~17_combout ) # (\RegWriteValue[7]~7_combout )) # (\RegWriteValue[4]~16_combout ) ) ) # ( !\ALU1|Add0~17_sumout  & ( (\RegWriteValue[4]~17_combout ) # 
// (\RegWriteValue[4]~16_combout ) ) )

	.dataa(gnd),
	.datab(!\RegWriteValue[4]~16_combout ),
	.datac(!\RegWriteValue[7]~7_combout ),
	.datad(!\RegWriteValue[4]~17_combout ),
	.datae(gnd),
	.dataf(!\ALU1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[4]~18 .extended_lut = "off";
defparam \RegWriteValue[4]~18 .lut_mask = 64'h33FF33FF3FFF3FFF;
defparam \RegWriteValue[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N17
dffeas \RF1|Registers[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[4]~18_combout ),
	.asdata(\RF1|Registers~32DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][4] .is_wysiwyg = "true";
defparam \RF1|Registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N38
arriaii_lcell_comb \RF1|DataOutB[4]~4 (
// Equation(s):
// \RF1|DataOutB[4]~4_combout  = ( \InstROM1|inst_rom~11_combout  & ( \RF1|Registers[1][4]~q  ) ) # ( !\InstROM1|inst_rom~11_combout  & ( \RF1|Registers[0][4]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RF1|Registers[0][4]~q ),
	.datad(!\RF1|Registers[1][4]~q ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[4]~4 .extended_lut = "off";
defparam \RF1|DataOutB[4]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \RF1|DataOutB[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N38
arriaii_lcell_comb \RF1|Registers~32DUPLICATE (
// Equation(s):
// \RF1|Registers~32DUPLICATE_combout  = ( \RegWriteValue[4]~17_combout  & ( \ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[4]~4_combout ) ) ) ) # ( !\RegWriteValue[4]~17_combout  & ( \ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout  
// & (((\RegWriteValue[7]~7_combout ) # (\RegWriteValue[4]~16_combout )))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[4]~4_combout )) ) ) ) # ( \RegWriteValue[4]~17_combout  & ( !\ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout ) # 
// (\RF1|DataOutB[4]~4_combout ) ) ) ) # ( !\RegWriteValue[4]~17_combout  & ( !\ALU1|Add0~17_sumout  & ( (!\ALU1|Equal0~1_combout  & ((\RegWriteValue[4]~16_combout ))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[4]~4_combout )) ) ) )

	.dataa(!\RF1|DataOutB[4]~4_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\RegWriteValue[4]~16_combout ),
	.datad(!\RegWriteValue[7]~7_combout ),
	.datae(!\RegWriteValue[4]~17_combout ),
	.dataf(!\ALU1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~32DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~32DUPLICATE .extended_lut = "off";
defparam \RF1|Registers~32DUPLICATE .lut_mask = 64'h1D1DDDDD1DDDDDDD;
defparam \RF1|Registers~32DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N18
arriaii_lcell_comb \RF1|Registers~33 (
// Equation(s):
// \RF1|Registers~33_combout  = ( \RF1|Registers~32DUPLICATE_combout  & ( !\LoadInst~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LoadInst~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~32DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~33 .extended_lut = "off";
defparam \RF1|Registers~33 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RF1|Registers~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N19
dffeas \RF1|Registers[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][4] .is_wysiwyg = "true";
defparam \RF1|Registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N28
arriaii_lcell_comb \RegWriteValue[5]~20 (
// Equation(s):
// \RegWriteValue[5]~20_combout  = ( \RegWriteValue[7]~4_combout  & ( \RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RF1|Mux2~4_combout  & (!\RegWriteValue[7]~3_combout  & \RF1|DataOutB[5]~5_combout )) # (\RF1|Mux2~4_combout  & 
// ((!\RegWriteValue[7]~3_combout ) # (\RF1|DataOutB[5]~5_combout ))))) ) ) ) # ( !\RegWriteValue[7]~4_combout  & ( \RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~3_combout  & \RegWriteValue[7]~10_combout ) ) ) ) # ( \RegWriteValue[7]~4_combout  & ( 
// !\RF1|Mux3~4_combout  & ( (\RegWriteValue[7]~10_combout  & ((!\RF1|Mux2~4_combout  & (!\RegWriteValue[7]~3_combout  & \RF1|DataOutB[5]~5_combout )) # (\RF1|Mux2~4_combout  & ((!\RegWriteValue[7]~3_combout ) # (\RF1|DataOutB[5]~5_combout ))))) ) ) )

	.dataa(!\RF1|Mux2~4_combout ),
	.datab(!\RegWriteValue[7]~3_combout ),
	.datac(!\RegWriteValue[7]~10_combout ),
	.datad(!\RF1|DataOutB[5]~5_combout ),
	.datae(!\RegWriteValue[7]~4_combout ),
	.dataf(!\RF1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[5]~20 .extended_lut = "off";
defparam \RegWriteValue[5]~20 .lut_mask = 64'h0000040D0303040D;
defparam \RegWriteValue[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N30
arriaii_lcell_comb \RegWriteValue[5]~21 (
// Equation(s):
// \RegWriteValue[5]~21_combout  = ( \RegWriteValue[5]~20_combout  ) # ( !\RegWriteValue[5]~20_combout  & ( ((\RegWriteValue[7]~7_combout  & \ALU1|Add0~21_sumout )) # (\RegWriteValue[5]~19_combout ) ) )

	.dataa(!\RegWriteValue[7]~7_combout ),
	.datab(gnd),
	.datac(!\RegWriteValue[5]~19_combout ),
	.datad(!\ALU1|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[5]~21 .extended_lut = "off";
defparam \RegWriteValue[5]~21 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \RegWriteValue[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N31
dffeas \RF1|Registers[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[5]~21_combout ),
	.asdata(\RF1|Registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][5] .is_wysiwyg = "true";
defparam \RF1|Registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N10
arriaii_lcell_comb \RF1|DataOutB[5]~5 (
// Equation(s):
// \RF1|DataOutB[5]~5_combout  = ( \RF1|Registers[1][5]~q  & ( (\RF1|Registers[0][5]~q ) # (\InstROM1|inst_rom~11_combout ) ) ) # ( !\RF1|Registers[1][5]~q  & ( (!\InstROM1|inst_rom~11_combout  & \RF1|Registers[0][5]~q ) ) )

	.dataa(gnd),
	.datab(!\InstROM1|inst_rom~11_combout ),
	.datac(!\RF1|Registers[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|DataOutB[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|DataOutB[5]~5 .extended_lut = "off";
defparam \RF1|DataOutB[5]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \RF1|DataOutB[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N18
arriaii_lcell_comb \RF1|Registers~34 (
// Equation(s):
// \RF1|Registers~34_combout  = ( \ALU1|Add0~21_sumout  & ( \RegWriteValue[5]~20_combout  & ( (!\ALU1|Equal0~1_combout ) # (\RF1|DataOutB[5]~5_combout ) ) ) ) # ( !\ALU1|Add0~21_sumout  & ( \RegWriteValue[5]~20_combout  & ( (!\ALU1|Equal0~1_combout ) # 
// (\RF1|DataOutB[5]~5_combout ) ) ) ) # ( \ALU1|Add0~21_sumout  & ( !\RegWriteValue[5]~20_combout  & ( (!\ALU1|Equal0~1_combout  & (((\RegWriteValue[5]~19_combout )) # (\RegWriteValue[7]~7_combout ))) # (\ALU1|Equal0~1_combout  & 
// (((\RF1|DataOutB[5]~5_combout )))) ) ) ) # ( !\ALU1|Add0~21_sumout  & ( !\RegWriteValue[5]~20_combout  & ( (!\ALU1|Equal0~1_combout  & ((\RegWriteValue[5]~19_combout ))) # (\ALU1|Equal0~1_combout  & (\RF1|DataOutB[5]~5_combout )) ) ) )

	.dataa(!\RegWriteValue[7]~7_combout ),
	.datab(!\RF1|DataOutB[5]~5_combout ),
	.datac(!\RegWriteValue[5]~19_combout ),
	.datad(!\ALU1|Equal0~1_combout ),
	.datae(!\ALU1|Add0~21_sumout ),
	.dataf(!\RegWriteValue[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~34 .extended_lut = "off";
defparam \RF1|Registers~34 .lut_mask = 64'h0F335F33FF33FF33;
defparam \RF1|Registers~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N12
arriaii_lcell_comb \RF1|Registers~35 (
// Equation(s):
// \RF1|Registers~35_combout  = ( \RF1|Registers~34_combout  & ( !\LoadInst~0_combout  ) )

	.dataa(gnd),
	.datab(!\LoadInst~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF1|Registers~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~35 .extended_lut = "off";
defparam \RF1|Registers~35 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RF1|Registers~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N13
dffeas \RF1|Registers[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Registers[1][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][5] .is_wysiwyg = "true";
defparam \RF1|Registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N14
arriaii_lcell_comb \ALU1|Equal6~2 (
// Equation(s):
// \ALU1|Equal6~2_combout  = ( !\ALU1|Add1~17_sumout  & ( (!\ALU1|Add1~5_sumout  & (!\ALU1|Add1~13_sumout  & !\ALU1|Add1~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\ALU1|Add1~5_sumout ),
	.datac(!\ALU1|Add1~13_sumout ),
	.datad(!\ALU1|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\ALU1|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal6~2 .extended_lut = "off";
defparam \ALU1|Equal6~2 .lut_mask = 64'hC000C00000000000;
defparam \ALU1|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N4
arriaii_lcell_comb \ALU1|Equal6~3 (
// Equation(s):
// \ALU1|Equal6~3_combout  = ( !\ALU1|Add1~33_sumout  & ( \ALU1|Equal6~2_combout  & ( (!\ALU1|Add1~25_sumout  & (!\ALU1|Add1~21_sumout  & (!\ALU1|Add1~37_sumout  & !\ALU1|Add1~29_sumout ))) ) ) )

	.dataa(!\ALU1|Add1~25_sumout ),
	.datab(!\ALU1|Add1~21_sumout ),
	.datac(!\ALU1|Add1~37_sumout ),
	.datad(!\ALU1|Add1~29_sumout ),
	.datae(!\ALU1|Add1~33_sumout ),
	.dataf(!\ALU1|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal6~3 .extended_lut = "off";
defparam \ALU1|Equal6~3 .lut_mask = 64'h0000000080000000;
defparam \ALU1|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N2
arriaii_lcell_comb \RF1|Registers~4 (
// Equation(s):
// \RF1|Registers~4_combout  = ( \ALU1|Equal6~3_combout  & ( \ALU1|Out[0]~5_combout  & ( (\RegWriteValue[0]~28_combout  & !\ALU1|Equal0~1_combout ) ) ) ) # ( !\ALU1|Equal6~3_combout  & ( \ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & 
// (((\ALU1|Out[0]~0_combout  & !\LoadInst~0_combout )) # (\RegWriteValue[0]~28_combout ))) ) ) ) # ( \ALU1|Equal6~3_combout  & ( !\ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & ((!\LoadInst~0_combout ) # (\RegWriteValue[0]~28_combout ))) ) ) ) # ( 
// !\ALU1|Equal6~3_combout  & ( !\ALU1|Out[0]~5_combout  & ( (!\ALU1|Equal0~1_combout  & ((!\LoadInst~0_combout ) # (\RegWriteValue[0]~28_combout ))) ) ) )

	.dataa(!\RegWriteValue[0]~28_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\ALU1|Out[0]~0_combout ),
	.datad(!\LoadInst~0_combout ),
	.datae(!\ALU1|Equal6~3_combout ),
	.dataf(!\ALU1|Out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~4 .extended_lut = "off";
defparam \RF1|Registers~4 .lut_mask = 64'hCC44CC444C444444;
defparam \RF1|Registers~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N10
arriaii_lcell_comb \RF1|Registers[1][0]~42 (
// Equation(s):
// \RF1|Registers[1][0]~42_combout  = ( \RF1|Registers~4_combout  & ( (\RF1|Registers[1][0]~6_combout ) # (\RF1|Registers[1][0]~8_combout ) ) ) # ( !\RF1|Registers~4_combout  & ( ((\RF1|DataOutB[0]~0_combout  & (\ALU1|Equal0~1_combout  & 
// \RF1|Registers[1][0]~6_combout ))) # (\RF1|Registers[1][0]~8_combout ) ) )

	.dataa(!\RF1|DataOutB[0]~0_combout ),
	.datab(!\ALU1|Equal0~1_combout ),
	.datac(!\RF1|Registers[1][0]~8_combout ),
	.datad(!\RF1|Registers[1][0]~6_combout ),
	.datae(gnd),
	.dataf(!\RF1|Registers~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers[1][0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers[1][0]~42 .extended_lut = "off";
defparam \RF1|Registers[1][0]~42 .lut_mask = 64'h0F1F0F1F0FFF0FFF;
defparam \RF1|Registers[1][0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N11
dffeas \RF1|Registers[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RF1|Registers[1][0]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[1][0] .is_wysiwyg = "true";
defparam \RF1|Registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N38
arriaii_lcell_comb \DM1|Core~0 (
// Equation(s):
// \DM1|Core~0_combout  = ( \DM1|Core[0][0]~q  & ( !\Reset~input_o  & ( (!\ALU1|Equal0~2_combout ) # (((!\InstROM1|inst_rom~5_combout ) # (\InstROM1|inst_rom~6_combout )) # (\RF1|Registers[1][0]~q )) ) ) ) # ( !\DM1|Core[0][0]~q  & ( !\Reset~input_o  & ( 
// (\ALU1|Equal0~2_combout  & (\RF1|Registers[1][0]~q  & (\InstROM1|inst_rom~5_combout  & !\InstROM1|inst_rom~6_combout ))) ) ) )

	.dataa(!\ALU1|Equal0~2_combout ),
	.datab(!\RF1|Registers[1][0]~q ),
	.datac(!\InstROM1|inst_rom~5_combout ),
	.datad(!\InstROM1|inst_rom~6_combout ),
	.datae(!\DM1|Core[0][0]~q ),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DM1|Core~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DM1|Core~0 .extended_lut = "off";
defparam \DM1|Core~0 .lut_mask = 64'h0100FBFF00000000;
defparam \DM1|Core~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N39
dffeas \DM1|Core[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DM1|Core~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM1|Core[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DM1|Core[0][0] .is_wysiwyg = "true";
defparam \DM1|Core[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N0
arriaii_lcell_comb \RegWriteValue[0]~28 (
// Equation(s):
// \RegWriteValue[0]~28_combout  = ( !\InstFetch1|ProgCtr [3] & ( \InstROM1|inst_rom~1_combout  & ( (\DM1|Core[0][0]~q  & (!\InstFetch1|ProgCtr [1] & (\InstFetch1|ProgCtr [2] & !\InstFetch1|ProgCtr [0]))) ) ) )

	.dataa(!\DM1|Core[0][0]~q ),
	.datab(!\InstFetch1|ProgCtr [1]),
	.datac(!\InstFetch1|ProgCtr [2]),
	.datad(!\InstFetch1|ProgCtr [0]),
	.datae(!\InstFetch1|ProgCtr [3]),
	.dataf(!\InstROM1|inst_rom~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[0]~28 .extended_lut = "off";
defparam \RegWriteValue[0]~28 .lut_mask = 64'h0000000004000000;
defparam \RegWriteValue[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N8
arriaii_lcell_comb \ALU1|Equal6~1 (
// Equation(s):
// \ALU1|Equal6~1_combout  = ( !\ALU1|Add1~33_sumout  & ( (!\ALU1|Add1~37_sumout  & !\ALU1|Add1~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU1|Add1~37_sumout ),
	.datad(!\ALU1|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\ALU1|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal6~1 .extended_lut = "off";
defparam \ALU1|Equal6~1 .lut_mask = 64'hF000F00000000000;
defparam \ALU1|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y40_N18
arriaii_lcell_comb \ALU1|Equal6~0 (
// Equation(s):
// \ALU1|Equal6~0_combout  = ( !\ALU1|Add1~21_sumout  & ( !\ALU1|Add1~25_sumout  & ( (!\ALU1|Add1~5_sumout  & (!\ALU1|Add1~9_sumout  & (!\ALU1|Add1~17_sumout  & !\ALU1|Add1~13_sumout ))) ) ) )

	.dataa(!\ALU1|Add1~5_sumout ),
	.datab(!\ALU1|Add1~9_sumout ),
	.datac(!\ALU1|Add1~17_sumout ),
	.datad(!\ALU1|Add1~13_sumout ),
	.datae(!\ALU1|Add1~21_sumout ),
	.dataf(!\ALU1|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal6~0 .extended_lut = "off";
defparam \ALU1|Equal6~0 .lut_mask = 64'h8000000000000000;
defparam \ALU1|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N32
arriaii_lcell_comb \RegWriteValue[0]~0 (
// Equation(s):
// \RegWriteValue[0]~0_combout  = ( \ALU1|Equal6~0_combout  & ( \ALU1|Out[0]~5_combout  & ( ((!\LoadInst~0_combout  & (\ALU1|Out[0]~0_combout  & !\ALU1|Equal6~1_combout ))) # (\RegWriteValue[0]~28_combout ) ) ) ) # ( !\ALU1|Equal6~0_combout  & ( 
// \ALU1|Out[0]~5_combout  & ( ((!\LoadInst~0_combout  & \ALU1|Out[0]~0_combout )) # (\RegWriteValue[0]~28_combout ) ) ) ) # ( \ALU1|Equal6~0_combout  & ( !\ALU1|Out[0]~5_combout  & ( (!\LoadInst~0_combout ) # (\RegWriteValue[0]~28_combout ) ) ) ) # ( 
// !\ALU1|Equal6~0_combout  & ( !\ALU1|Out[0]~5_combout  & ( (!\LoadInst~0_combout ) # (\RegWriteValue[0]~28_combout ) ) ) )

	.dataa(!\RegWriteValue[0]~28_combout ),
	.datab(!\LoadInst~0_combout ),
	.datac(!\ALU1|Out[0]~0_combout ),
	.datad(!\ALU1|Equal6~1_combout ),
	.datae(!\ALU1|Equal6~0_combout ),
	.dataf(!\ALU1|Out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegWriteValue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegWriteValue[0]~0 .extended_lut = "off";
defparam \RegWriteValue[0]~0 .lut_mask = 64'hDDDDDDDD5D5D5D55;
defparam \RegWriteValue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N8
arriaii_lcell_comb \RF1|Registers~40 (
// Equation(s):
// \RF1|Registers~40_combout  = ( \RegWriteValue[0]~28_combout  & ( (!\RF1|DataOutB[0]~0_combout  & \ALU1|Equal0~1_combout ) ) ) # ( !\RegWriteValue[0]~28_combout  & ( (!\ALU1|Equal0~1_combout  & (\LoadInst~0_combout )) # (\ALU1|Equal0~1_combout  & 
// ((!\RF1|DataOutB[0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\LoadInst~0_combout ),
	.datac(!\RF1|DataOutB[0]~0_combout ),
	.datad(!\ALU1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[0]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~40 .extended_lut = "off";
defparam \RF1|Registers~40 .lut_mask = 64'h33F033F000F000F0;
defparam \RF1|Registers~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N6
arriaii_lcell_comb \RF1|Registers~41 (
// Equation(s):
// \RF1|Registers~41_combout  = ( !\RegWriteValue[0]~28_combout  & ( (!\ALU1|Equal0~1_combout  & ((!\ALU1|Out[0]~1_combout ) # (\ALU1|Add1~33_sumout ))) ) )

	.dataa(!\ALU1|Out[0]~1_combout ),
	.datab(gnd),
	.datac(!\ALU1|Add1~33_sumout ),
	.datad(!\ALU1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\RegWriteValue[0]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~41 .extended_lut = "off";
defparam \RF1|Registers~41 .lut_mask = 64'hAF00AF0000000000;
defparam \RF1|Registers~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N20
arriaii_lcell_comb \RF1|Registers~0 (
// Equation(s):
// \RF1|Registers~0_combout  = ( \ALU1|Equal6~1_combout  & ( \ALU1|Equal6~0_combout  & ( (!\RF1|Registers~40_combout  & ((!\RF1|Registers~41_combout ) # (\ALU1|Out[0]~4_combout ))) ) ) ) # ( !\ALU1|Equal6~1_combout  & ( \ALU1|Equal6~0_combout  & ( 
// (!\RF1|Registers~40_combout  & (((!\RF1|Registers~41_combout ) # (\ALU1|Out[0]~4_combout )) # (\ALU1|Out[0]~0_combout ))) ) ) ) # ( \ALU1|Equal6~1_combout  & ( !\ALU1|Equal6~0_combout  & ( (!\RF1|Registers~40_combout  & (((!\RF1|Registers~41_combout ) # 
// (\ALU1|Out[0]~4_combout )) # (\ALU1|Out[0]~0_combout ))) ) ) ) # ( !\ALU1|Equal6~1_combout  & ( !\ALU1|Equal6~0_combout  & ( (!\RF1|Registers~40_combout  & (((!\RF1|Registers~41_combout ) # (\ALU1|Out[0]~4_combout )) # (\ALU1|Out[0]~0_combout ))) ) ) )

	.dataa(!\RF1|Registers~40_combout ),
	.datab(!\ALU1|Out[0]~0_combout ),
	.datac(!\ALU1|Out[0]~4_combout ),
	.datad(!\RF1|Registers~41_combout ),
	.datae(!\ALU1|Equal6~1_combout ),
	.dataf(!\ALU1|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF1|Registers~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF1|Registers~0 .extended_lut = "off";
defparam \RF1|Registers~0 .lut_mask = 64'hAA2AAA2AAA2AAA0A;
defparam \RF1|Registers~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N33
dffeas \RF1|Registers[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegWriteValue[0]~0_combout ),
	.asdata(\RF1|Registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF1|Registers~1_combout ),
	.ena(\RF1|Registers[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|Registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|Registers[0][0] .is_wysiwyg = "true";
defparam \RF1|Registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N10
arriaii_lcell_comb \Jump~0 (
// Equation(s):
// \Jump~0_combout  = ( \RF1|Registers[0][0]~q  & ( \InstROM1|inst_rom~6_combout  & ( (\InstROM1|inst_rom~5_combout  & (\InstROM1|inst_rom~8_combout  & \InstROM1|inst_rom~7_combout )) ) ) ) # ( !\RF1|Registers[0][0]~q  & ( \InstROM1|inst_rom~6_combout  & ( 
// (!\InstROM1|inst_rom~5_combout  & (\InstROM1|inst_rom~8_combout  & !\InstROM1|inst_rom~7_combout )) ) ) )

	.dataa(!\InstROM1|inst_rom~5_combout ),
	.datab(!\InstROM1|inst_rom~8_combout ),
	.datac(gnd),
	.datad(!\InstROM1|inst_rom~7_combout ),
	.datae(!\RF1|Registers[0][0]~q ),
	.dataf(!\InstROM1|inst_rom~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Jump~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Jump~0 .extended_lut = "off";
defparam \Jump~0 .lut_mask = 64'h0000000022000011;
defparam \Jump~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N0
arriaii_lcell_comb \InstFetch1|ProgCtr~7 (
// Equation(s):
// \InstFetch1|ProgCtr~7_combout  = ((!\Jump~0_combout  & \InstFetch1|Add0~33_sumout )) # (\InstFetch1|ProgCtr~0_combout )

	.dataa(!\Jump~0_combout ),
	.datab(!\InstFetch1|ProgCtr~0_combout ),
	.datac(gnd),
	.datad(!\InstFetch1|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstFetch1|ProgCtr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstFetch1|ProgCtr~7 .extended_lut = "off";
defparam \InstFetch1|ProgCtr~7 .lut_mask = 64'h33BB33BB33BB33BB;
defparam \InstFetch1|ProgCtr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y41_N1
dffeas \InstFetch1|ProgCtr[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\InstFetch1|ProgCtr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\InstFetch1|ProgCtr[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstFetch1|ProgCtr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \InstFetch1|ProgCtr[8] .is_wysiwyg = "true";
defparam \InstFetch1|ProgCtr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N14
arriaii_lcell_comb \InstROM1|inst_rom~1 (
// Equation(s):
// \InstROM1|inst_rom~1_combout  = ( !\InstFetch1|ProgCtr [4] & ( !\InstFetch1|ProgCtr [6] & ( (!\InstFetch1|ProgCtr [8] & (!\InstFetch1|ProgCtr [9] & (!\InstFetch1|ProgCtr [5] & !\InstFetch1|ProgCtr [7]))) ) ) )

	.dataa(!\InstFetch1|ProgCtr [8]),
	.datab(!\InstFetch1|ProgCtr [9]),
	.datac(!\InstFetch1|ProgCtr [5]),
	.datad(!\InstFetch1|ProgCtr [7]),
	.datae(!\InstFetch1|ProgCtr [4]),
	.dataf(!\InstFetch1|ProgCtr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstROM1|inst_rom~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstROM1|inst_rom~1 .extended_lut = "off";
defparam \InstROM1|inst_rom~1 .lut_mask = 64'h8000000000000000;
defparam \InstROM1|inst_rom~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N22
arriaii_lcell_comb \ALU1|Equal0~0 (
// Equation(s):
// \ALU1|Equal0~0_combout  = ( \InstROM1|inst_rom~2_combout  & ( (\InstROM1|inst_rom~1_combout  & (\InstROM1|inst_rom~0_combout  & (!\InstROM1|inst_rom~4_combout  & \InstROM1|inst_rom~3_combout ))) ) )

	.dataa(!\InstROM1|inst_rom~1_combout ),
	.datab(!\InstROM1|inst_rom~0_combout ),
	.datac(!\InstROM1|inst_rom~4_combout ),
	.datad(!\InstROM1|inst_rom~3_combout ),
	.datae(gnd),
	.dataf(!\InstROM1|inst_rom~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1|Equal0~0 .extended_lut = "off";
defparam \ALU1|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \ALU1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

assign Ack = \Ack~output_o ;

endmodule
