// Seed: 2475782231
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign module_1.id_10 = 0;
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    output uwire id_10,
    output wire id_11,
    output wand id_12,
    output wor id_13,
    input tri0 id_14,
    input tri id_15,
    output supply1 id_16
);
  assign id_13 = id_8;
  module_0 modCall_1 ();
endmodule
