[
	{"comment" : "Dup_unit instance can be waived",
	"file_pat" : "dce_unit*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -scope {/tb_top/dut/dup_unit} -recursive"  
	},    
        {"comment" : "Excluding library element dffre",
        "file_pat" : "dffre*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element cg_prim",
        "file_pat" : "cg_prim*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element fifos",
        "file_pat" : "fifo_*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element pipe stage fifo",
        "file_pat" : "dce_stage_type3*",
        "line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -scope {/tb_top/dut/dce_func_unit/dce_dm/rr} -code e -recursive"  
        },
        {"comment" : "Excluding library element ioaiu_demux",
        "file_pat" : "ioaiu_demux*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element dce_ror",
        "file_pat" : "dce_ror*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
	{"comment" : "Excluding library element ",
	"file_pat" : "rr_arb_comb_mux_therm*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -src {%file%}"  
	},    
        {"comment" : "Excluding library element thermo_fast",
        "file_pat" : "thermo_fast*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
	{"comment" : "Excluding library element ",
	"file_pat" : "find_first_one*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -src {%file%}"  
	},    
	{"comment" : "Excluding library element ",
	"file_pat" : "find_first_rl*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -src {%file%}"  
	},    
	{"comment" : "Excluding library element ",
	"file_pat" : "find_first_lr*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -src {%file%}"  
	},    
        {"comment" : "Excluding library element ecc_dec",
        "file_pat" : "ecc_dec*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element ecc_addr_err",
        "file_pat" : "ecc_addr_err*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding library element ecc_cor",
        "file_pat" : "ecc_cor*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
	{"comment" : "PMON can be waived",
	"file_pat" : "ncr_pmon*",
	"line_pat" : "endmodule*",
	"exclusion" : "coverage exclude -scope {/tb_top/dut/dce_func_unit/u_ncr_pmon} -recursive"  
	},    
        {"comment" : "hw_cfg_3 mrd_credits are covered by other config.",
        "file_pat" : "dce_credit_var_a*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -scope {/tb_top/dut/dce_func_unit/dce_tm/mrd_credits} -code e"
        },
        {"comment" : "Excluding library element cg_prim",
        "file_pat" : "cg_prim*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -src {%file%}"
        },
        {"comment" : "Excluding Exclusive monitor since it is already covered in other configs fully and is oversized by Maestro in this config.",
        "file_pat" : "dce_excl_mon_a*",
        "line_pat" : "endmodule*",
        "exclusion" : "coverage exclude -scope {/tb_top/dut/dce_func_unit/dce_tm/exmon} -code e -recursive"
        },
  {
    "comment": "DCE exclusive monitor event will not time out",
    "file_pat": "dce_unit*",
    "line_pat": "assign\\s+dce_timeout_UCE",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 6"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+f0_cmd_req_ndp_msg_ready",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 5"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+f0_sys_req_rx_ndp_msg_ready",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 5"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+f0_rbu_req_ndp_msg_ready",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 5"
  },
	{"comment" : "Excluding conditional coverage only in apb_csr due to bug in coverage tool not displaying conditional coverage holes",
	 "file_pat" : "apb_csr*",
	 "line_pat" : "endmodule*",
	 "exclusion" : "coverage exclude -scope {/tb_top/dut/dce_func_unit/u_csr/u_apb_csr} -recursive -code c"
	},    
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_c*",
     "line_pat" : "\\=\\s+m_penable\\s+&\\s+m_psel\\s+&\\s+m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr*",
     "line_pat" : "\\=\\s+m_penable\\s+&\\s+m_psel\\s+&\\s+\\~m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_c*",
     "line_pat" : "assign sw_rd",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_c*",
     "line_pat" : "assign m_pslverr",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_c*",
     "line_pat" : "assign m_pready",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB non-secure access is not supported.",
     "file_pat" : "apb_csr_c*",
     "line_pat" : "assign m_pslverr",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 8 -comment {APB non-secure access is not supported.}"
    },
    {"comment" : "Perfmon Counter registers are not verified in this config and will be verified only in hw_cfg_7",
     "file_pat" : "apb_csr*",
     "line_pat" : "assign\\s+DCECNTCR\\d+_CountClr_d_in\\s+",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "Perfmon Counter registers are not verified in this config and will be verified only in hw_cfg_7",
     "file_pat" : "apb_csr*",
     "line_pat" : "assign\\s+DCECNTCR\\d+_OverFlowStatus_d_in\\s+",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {APB psel does not go low while penable is asserted.}"
    },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+f0_cmd_req_ndp_msg_ready",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 5"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+f0_sys_req_rx_ndp_msg_ready",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 5"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+cmd_req_CE",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 7"
  },
  {
    "comment": "Fifo is expected to be never full because of how credits and buffer sizes are configured",
    "file_pat": "concerto_mux*",
    "line_pat": "assign\\s+sys_req_rx_CE",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 7"
  },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, cmstatus_arrival_err is never 1 for Ncore3",
     "file_pat" : "sys_coh_receiver_?.*",
     "line_pat" : "ST_IDLE  \\: next_state",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 4 -comment {For sys_coh_receiver, cmstatus_arrival_err is never 1 for Ncore3.}"
    },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, cmstatus_arrival_err is never 1 for Ncore3",
     "file_pat" : "sys_coh_receiver_?.*",
     "line_pat" : "ST_IDLE  \\: next_state",
     "line_offset" : 1,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% -comment {For sys_coh_receiver, cmstatus_arrival_err is never 1 for Ncore3.}"
    },
    {"comment"  : "sysrsp_fifo__push_ready is never set because the fifo is sized so as to never get full",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "ST_DONE\\s*\\:\\s*next_state\\s*\\=",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {sysrsp_fifo__push_ready is never set because the fifo is sized so as to never get full}"
    },
    {"comment"  : "wfosc_ready is only asserted when outstanding_snoop_count_zero_matched is set",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "ST_WFOSC\\s*\\:\\s*next_state\\s*\\=",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {wfosc_ready is only asserted when outstanding_snoop_count_zero_matched is set}"
    },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, outstanding_snoop_count_zero_matched is always 1 when wfosc_ready is 1.",
     "file_pat" : "sys_coh_receiver_*",
     "line_pat" : "assign wfosc_counter_in ",
     "line_offset" : 1,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 3 -comment {For sys_coh_receiver, outstanding_snoop_count_zero_matched is always 1 when wfosc_ready is 1.}"
    },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, outstanding_snoop_count_zero_matched is always 1 when wfosc_ready is 1.",
     "file_pat" : "sys_coh_receiver_*",
     "line_pat" : "assign wfosc_counter_en ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {For sys_coh_receiver, outstanding_snoop_count_zero_matched is always 1 when wfosc_ready is 1.}"
    },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, sysreq_fifo and sysrsp_fifo is sized so that they never backpressure.",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "assign sysreq_fifo__pop_ready ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {For sys_coh_receiver, sysreq_fifo and sysrsp_fifo is sized so that they never backpressure.}"
    },
    {"comment" : "SYS_COH_RECEIVER For sys_coh_receiver, message with CMstatus transport error is filtered at the top.",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "assign csr_sys_coh_receiver_err_vld ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 2 3 4 6 -comment {For sys_coh_receiver, message with CMstatus transport error is filtered at the top.}"
    },
    {"comment"  : "cmstatus_arrival_err is never seen asserted by the sys_coh_receiver module",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "sysreq_fifo__pop_valid\\s+&\\s+cmstatus_arrival_err",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 2 -comment {cmstatus transport error is never seen asserted by the sys_coh_receiver module in DCE}"
    },
    {"comment"  : "cmstatus_arrival_err is never seen asserted by the sys_coh_receiver module",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "sysreq_fifo__pop_valid\\s+&\\s+~cmstatus_arrival_err",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 4 -comment {cmstatus transport error is never seen asserted by the sys_coh_receiver module}"
    },
    {"comment"  : "sysrsp_fifo__push_ready is never set because the fifo is sized so as to never get full",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "sysrsp_fifo__push_valid\\s+&\\s+sysrsp_fifo__push_ready",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {sysrsp_fifo__push_ready is never set because the fifo is sized so as to never get full}"
    },
    {"comment"  : "Only when sys req fifo has valid entries can the state machine go to state DONE and not cleared in this state",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "assign\\s+sysrsp_fifo__push_valid\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 -comment {}"
    },
    {"comment"  : "Only when sys req fifo has valid entries can the state machine go to SETSNP and CLRSNP states and not cleared until it gets out of these states",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "assign\\s+snoop_enables_update\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 -comment {}"
    },
    {"comment"  : "In a legal configuration, there will always be a target F unit id match",
     "file_pat" : "sys_coh_receiver*",
     "line_pat" : "assign\\s+snoop_enables_fid_matched\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {}"
    },
    {"comment"  : "cmstatus transport error is not seen by the sys co modules in DCE",
     "file_pat" : "sys_evt_coh_concerto*",
     "line_pat" : "wire\\s+sys_rsp_rx_cm_status_transport_err\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 2 4 -comment {cmstatus transport error is not seen by the sys co modules in DCE}"
    },
    {"comment"  : "cmstatus transport error is not seen by the sys co modules in DCE",
     "file_pat" : "sys_evt_coh_concerto*",
     "line_pat" : "assign\\s+sender_sysrsp_valid\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 4 -comment {cmstatus transport error is not seen by the sys co modules in DCE}"
    },
    {"comment"  : "receiver_sysreq_ready never goes low because the FIFO is sized such that it never fills up",
     "file_pat" : "sys_evt_coh_concerto*",
     "line_pat" : "assign\\s+sys_req_rx_ready\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 3 4 5 6 -comment {receiver_sysreq_ready never goes low because the FIFO is sized such that it never fills up}"
    },
    {"comment"  : "DCE sysreq_valid : when state_is_SEND, event_in_req is 1",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign sysreq_valid",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 3 -comment {DCE sysreq_valid : when state_is_SEND, event_in_req is 1}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never time out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign any_sys_rsp_error_set",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 1-8 -comment {DCE Sys Event is Exclusive Monitor Event that will never time out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never time out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign any_sys_rsp_error_en",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 2 -comment {DCE Sys Event is Exclusive Monitor Event that will never time out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never time out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign event_timeout",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 2 4 -comment {DCE Sys Event is Exclusive Monitor Event that will never time out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never time out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign csr_sys_evt_sender_err_vld",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 4 -comment {DCE Sys Event is Exclusive Monitor Event that will never time out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never time out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign event_timeout_counter_in",
     "exclusion" : "coverage exclude -src %file% -feccond %line% 4 -comment {DCE Sys Event is Exclusive Monitor Event that will never time out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never error out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign next_state_is_EVTERR",
     "exclusion" : "coverage exclude -src %file% -fecexpr %line% 2 -comment {DCE Sys Event is Exclusive Monitor Event that will never error out}"
    },
    {"comment"  : "DCE Sys Event is Exclusive Monitor Event that will never error out",
     "file_pat" : "sys_evt_sender*",
     "line_pat" : "assign state_is_EVTERR",
     "exclusion" : "coverage exclude -src %file% -fecexpr %line% 2  -comment {DCE Sys Event is Exclusive Monitor Event that will never error out}"
    },
    {"comment" : "PMON event tests are run on config5 and can be waived from this config.",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign corr_pmon_ovf_int\\[.* \\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1-4 -comment {PMON event tests are run on config5 and can be waived from this config.}"
    },
    {"comment" : "PMON event tests are run on config5 and can be waived from this config.",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign IRQ_c_sig.*\\= .*corr_pmon_ovf_int\\)\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 6 -comment {PMON event tests are run on config5 and can be waived from this config.}"
    },
    {"comment" : "Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUELR\\d+_ErrAddr_wr\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight}"
    },
    {"comment" : "Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUELR\\d+_ErrEntry_wr\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 13 -comment {Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight}"
    },
    {"comment" : "Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrInfo_wr\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 15 -comment {Not a legal scenario to disable TimeoutErrDetEn bit when transactions are in flight}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrInfo_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrInfo_in",
     "line_offset" : 4,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 3 -comment {DCE Sys Event Sender is for Exmon event that never times out}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrInfo_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrInfo_in",
     "line_offset" : 2,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 2 -comment {ErrInfo_in is captured when ErrVld is 0.}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrInfo_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrInfo_in",
     "line_offset" : 3,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 2 5 -comment {ErrInfo_in is captured when ErrVld is 0.}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrInfo_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrInfo_in",
     "line_offset" : 5,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 2 3 4 5 6 -comment {DCE Sys Event Sender is for Exmon event that never times out}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrType_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrType_in",
     "line_offset" : 3,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {DCE Sys Event Sender TimeoutErrDetEn is programmed to 1}"
    },
    {"comment" : "DCE CSR DCEUUESR_ErrType_in",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUUESR_ErrType_in",
     "line_offset" : 4,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 7 8 -comment {DCE Sys Event Sender is for Exmon event that never times out}"
    },
    {"comment" : "DCE CSR DCEUCESR_ErrType_wr",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUCESR_ErrType_wr",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 7 -comment {DCE Correctable Error Detect Enable is 1}"
    },
    {"comment" : "DCE CSR DCEUCESR_ErrInfo_wr",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUCESR_ErrInfo_wr",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 7 -comment {DCE Correctable Error Detect Enable is 1}"
    },
    {"comment" : "DCE CSR DCEUCELR0_ErrEntry_wr",
     "file_pat" : "dce_csr_?.*",
     "line_pat" : "assign DCEUCELR0_ErrEntry_wr",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {DCE Correctable Error Detect Enable is 1}"
    },
    {"comment"  : "cmd_req buffer is never full because never allocates more credits to AIUs than there are entries in the skid buffer",
     "file_pat" : "dce_skid_buffer*",
     "line_pat" : "cmd_ue_valid \\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {cmd_req buffer is never full because never allocates more credits to AIUs than there are entries in the skid buffer}"
    },
    {"comment"  : "cmd_req buffer is never full because never allocates more credits to AIUs than there are entries in the skid buffer",
     "file_pat" : "dce_skid_buffer*",
     "line_pat" : "assign cmd_req_out_valid \\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {cmd_req buffer is never full because of credits}"
    },
    {"comment"  : "att_entry_req_intf_size when snp_rsp_snarf_q0 is 1, cmd_type_stsh_once is 1 because only StashOnce is supported",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "assign att_entry_req_intf_size",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {when snp_rsp_snarf_q0 is 1, cmd_type_stsh_once is 1 because only StashOnce is supported}"
    },
    {"comment"  : "Write Clean partial command is never issued in hw_cfg_2 that does not have CHI-A",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "cmd_type_wrcln \\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 4 -comment {Write Clean partial command is never issued this config does not have CHI-A}"
    },
    {"comment"  : "cmd_wrunq_sharer is always set when cdm_wrunq_owner is set, but not the other way around",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "snp_sharer_wrbk_vec_update \\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 8 -comment {cmd_wrunq_sharer is always set when cdm_wrunq_owner is set, but not the other way around}"
    },
    {"comment"  : "snp_rsp_owner_trf is never set because there is only one coherent AIU and hence ownership cannot be trasnferred",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "snp_rsp_owner_trf\\s+\\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 2 -comment {snp_rsp_owner_trf is never set because there is only one coherent AIU and hence ownership cannot be trasnferred}"
    },
    {"comment"  : "According to Spec, CM status bits RS should be set to 0 if RV = 1",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "snp_rsp_sharer\\s+\\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 -comment {According to Spec, CM status bits RS should be set to 0 if RV = 1}"
    },
    {"comment"  : "att_req_stash_mpf1 is set then stash_targ_vec is also one",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "att_entry_agent_active_vec\\s+\\= ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {att_req_stash_mpf1 is set then stash_targ_vec is also one}"
    },
    {"comment" : "DCE ATT ENTRY when stash_once_target_snoop_err is asserted",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "assign str_req_cm_status_in",
     "line_offset" : 1,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {When stash_once_target_snoop_err is asserted, snp_rsp_err_q0 is asserted.}"
    },
    {"comment" : "DCE ATT ENTRY when stash_once_target_snoop_err is asserted",
     "file_pat" : "dce_att_entry*",
     "line_pat" : "assign str_req_cm_status_in",
     "line_offset" : 1,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 3 -comment {When stash_once_target_snoop_err is asserted, cmd_type_stash_once is asserted.}"
    },
    {"comment"  : "CmdWrClnPtl is not issued because there are no CHI-A AIUs in hw_cfg_3 config",
     "file_pat" : "dce_tm*",
     "line_pat" : "p1_att_wr_req\\s+\\=",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 12 -comment {CmdWrClnPtl is not issued because there are no CHI-A AIUs in hw_cfg_3 config}"
    },
    {"comment" : "DCE TM dm_rsp_lut is oversized",
     "file_pat" : "dce_dm_rsp_lut*",
     "line_pat" : "assign dm_rsp_lookup_vec\\[3\\]",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {DCE TM dm_rsp_lut is oversized.}"
    },
    {"comment" : "DCE TM dm_rsp_lut is oversized",
     "file_pat" : "dce_dm_rsp_lut*",
     "line_pat" : "assign dm_rtr_lookup_vec\\[3\\]",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {DCE TM dm_rsp_lut is oversized.}"
    },
    {"comment" : "DCE TM dm_rsp_lut is oversized",
     "file_pat" : "dce_dm_rsp_lut*",
     "line_pat" : "assign dm_rsp_lookup_vec\\[4\\]",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {DCE TM dm_rsp_lut is oversized.}"
    },
    {"comment" : "DCE TM dm_rsp_lut is oversized",
     "file_pat" : "dce_dm_rsp_lut*",
     "line_pat" : "assign dm_rtr_lookup_vec\\[4\\]",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% -comment {DCE TM dm_rsp_lut is oversized.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 32 -comment {q_wftm which is a disabled debug feature is never 1.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm_a.*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 33 -comment {w_rr_ready is never 0 because Retry FIFO is oversized.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm_a.*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 36 -comment {w_rr_af is never 1 because Retry FIFO is oversized.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_busy_in",
     "line_offset" : 4,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {when w_p1_valid is high, n_p1_ready is never 0.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_busy_in",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 11 -comment {when w_p1_valid is high, n_p1_ready is never 0.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_busy_in",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 6 9 10 -comment {w_p1_wakeup low when q_p2_wakeup high is not possible because q_p2_wakeup is flopped from w_p1_wakeup and not cleared immediately.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_stale_in",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 6 7 8 -comment {w_p1_wakeup low when q_p2_wakeup high is not possible because q_p2_wakeup is flopped from w_p1_wakeup and not cleared immediately.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_stale_in",
     "line_offset" : 4,
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 1 -comment {when w_p1_valid is high, n_p1_ready is never 0.}"
    },
    {"comment" : "DCE DIR",
     "file_pat" : "dce_dir_?.*",
     "line_pat" : "assign p2_stale_in",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 9 -comment {when w_p1_valid is high, n_p1_ready is never 0.}"
    },
  {
    "comment": "q_p2_busy will not be all ones because all ways can never be busy since there are more number of ways than number of ATT entries",
    "file_pat": "dce_dir_a.*",
    "line_pat": "assign t_p2_ebv",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 8"
  },
  {
    "comment": "q_p2_busy will not be all ones because all ways can never be busy since there are more number of ways than number of ATT entries",
    "file_pat": "dce_dir_b.*",
    "line_pat": "assign t_p2_ebv",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 10"
  },
  {
    "comment": "hw_cfg_2 is PARITY protection (no stall): n_p1_ready is always 1 when w_p1_valid is 1",
    "file_pat": "dce_dir_?.*",
    "line_pat": "assign\\s+p2_rindex_in",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 1"
  },
  {
    "comment": "hw_cfg_2 is PARITY protection (no stall): n_p1_ready is always 1 when w_p1_valid is 1",
    "file_pat": "dce_dir_?.*",
    "line_pat": "assign\\s+p2_ltag_in",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 1"
  },
  {
    "comment": "hw_cfg_2 is PARITY protection (no stall): n_p1_ready is always 1 when w_p1_valid is 1",
    "file_pat": "dce_dir_?.*",
    "line_pat": "\\s+\\(n_p1_ready \\& w_p1_valid\\) \\? t_p1_busy \\:",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 1"
  },
  {
    "comment": "when t_p2_error is 0, p2_stall_i cannot be 1",
    "file_pat": "dce_dir_?.*",
    "line_pat": "\\s+\\(t_p2_valid \\& q_p2_upd\\ \\& \\~t_p2_error",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 4"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[0]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[1]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[2]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[3]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[4]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[5]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[6]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[7]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[8]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[9]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[10]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[11]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[12]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[13]} -fecexprrow %line%"
  },
  {
    "comment": "Recall requests are constrained to always be allocated to only the last ATT entry",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_recall_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[14]} -fecexprrow %line%"
  },
  {
    "comment": "Non-recall requests are constrained to always be allocated to all ATT entries except for the last and penultimate one",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_req_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[14]} -fecexprrow %line%"
  },
  {
    "comment": "Non-recall requests are constrained to always be allocated to all ATT entries except for the last and penultimate one",
    "file_pat": "dce_addr_comp*",
    "line_pat": "assign\\s+att_req_match",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_tm/cmd_req_addr_comp/ADDR_MATCH[15]} -fecexprrow %line%"
  },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 6 16 -comment {hw_cfg_2 is PARITY protection, no pipeline stall.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 24 -comment {q_wftm which is a disabled debug feature is never 1.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm_a.*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 25 -comment {w_rr_ready is never 0 because Retry FIFO is oversized.}"
    },
    {"comment" : "DCE DM",
     "file_pat" : "dce_dm_a.*",
     "line_pat" : "assign t_p0_sel",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 28 -comment {w_rr_af is never 1 because Retry FIFO is oversized.}"
    },
  {
    "comment": "g_vb[10] is covered by other g_vb[0]..g_vb[7]",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_ulast",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_dm/dce_dir0/u_vb/g_vb[10]} -fecexprrow %line% 2-8"
  },
  {
    "comment": "g_vb[10] is covered by other g_vb[0]..g_vb[7]",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_shits1",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_dm/dce_dir0/u_vb/g_vb[10]} -fecexprrow %line% 2"
  },
  {
    "comment": "g_vb[9] is covered by other g_vb[0]..g_vb[7]",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_ulast",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_dm/dce_dir0/u_vb/g_vb[9]} -fecexprrow %line% 2-8"
  },
  {
    "comment": "g_vb[9] is covered by other g_vb[0]..g_vb[7]",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_shits1",
    "exclusion": "coverage exclude -src %file% -scope {/tb_top/dut/dce_func_unit/dce_dm/dce_dir0/u_vb/g_vb[9]} -fecexprrow %line% 2"
  },
  {
    "comment": "If Oval bit is set, at least one bit in the SBV will be set",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_vals",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 4"
  },
  {
    "comment": "If Oval bit is set, at least one bit in the SBV will be set",
    "file_pat": "dce_vb*",
    "line_pat": "assign\\s+t_vb_ulasts",
    "exclusion": "coverage exclude -src %file% -fecexprrow %line% 6"
  },
  {
    "comment": "q_p2_busy will not be all ones because all ways can never be busy since there are more number of ways than number of ATT entries",
    "file_pat": "dce_dir_a.*",
    "line_pat": "assign t_p2_ebv",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 8"
  },
  {
    "comment": "q_p2_busy will not be all ones because all ways can never be busy since there are more number of ways than number of ATT entries",
    "file_pat": "dce_dir_b.*",
    "line_pat": "assign t_p2_ebv",
    "exclusion": "coverage exclude -src %file% -feccondrow %line% 10"
  }
]
