# do NibbleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/alexbatista/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/single_port_ram.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/single_port_ram.v 
# -- Compiling module single_port_ram
# 
# Top level modules:
# 	single_port_ram
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/programCounter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/instructionReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/instructionReg.v 
# -- Compiling module instructionReg
# 
# Top level modules:
# 	instructionReg
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/addrReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/addrReg.v 
# -- Compiling module addrReg
# 
# Top level modules:
# 	addrReg
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/yReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/yReg.v 
# -- Compiling module yReg
# 
# Top level modules:
# 	yReg
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/opReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/opReg.v 
# -- Compiling module opReg
# 
# Top level modules:
# 	opReg
# End time: 23:58:09 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/xReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:09 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/xReg.v 
# -- Compiling module xReg
# 
# Top level modules:
# 	xReg
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/rReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:10 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/rReg.v 
# -- Compiling module rReg
# 
# Top level modules:
# 	rReg
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/centralControl_v.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:10 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/centralControl_v.v 
# -- Compiling module centralControl_v
# 
# Top level modules:
# 	centralControl_v
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/mainProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:10 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/mainProcessor.v 
# -- Compiling module mainProcessor
# 
# Top level modules:
# 	mainProcessor
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/mux2_1.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:10 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/mux2_1.v 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alexbatista/AlteraProjects/NibbleProcessor {/home/alexbatista/AlteraProjects/NibbleProcessor/single_port_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:10 on Nov 17,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alexbatista/AlteraProjects/NibbleProcessor" /home/alexbatista/AlteraProjects/NibbleProcessor/single_port_rom.v 
# -- Compiling module single_port_rom
# 
# Top level modules:
# 	single_port_rom
# End time: 23:58:10 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/alexbatista/AlteraProjects/NibbleProcessor/simulation/modelsim/mainProcessor.vt
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:58:18 on Nov 17,2016
# vlog -reportprogress 300 -work work /home/alexbatista/AlteraProjects/NibbleProcessor/simulation/modelsim/mainProcessor.vt 
# -- Compiling module mainProcessor_vlg_tst
# 
# Top level modules:
# 	mainProcessor_vlg_tst
# End time: 23:58:18 on Nov 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mainProcessor_vlg_tst
# vsim work.mainProcessor_vlg_tst 
# Start time: 23:58:21 on Nov 17,2016
# Loading work.mainProcessor_vlg_tst
# Loading work.mainProcessor
# Loading work.programCounter
# Loading work.single_port_rom
# Loading work.instructionReg
# Loading work.addrReg
# Loading work.yReg
# Loading work.opReg
# Loading work.xReg
# Loading work.centralControl_v
# Loading work.mux2_1
# Loading work.rReg
# Loading work.single_port_ram
# ** Warning: (vsim-3015) /home/alexbatista/AlteraProjects/NibbleProcessor/mainProcessor.v(33): [PCDPC] - Port size (8) does not match connection size (32) for port 'b'. The port definition is at: /home/alexbatista/AlteraProjects/NibbleProcessor/mux2_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /mainProcessor_vlg_tst/PROCESSOR/mux_op File: /home/alexbatista/AlteraProjects/NibbleProcessor/mux2_1.v
add wave -position end  sim:/mainProcessor_vlg_tst/addr
add wave -position end  sim:/mainProcessor_vlg_tst/addr_out
add wave -position end  sim:/mainProcessor_vlg_tst/clk
add wave -position end  sim:/mainProcessor_vlg_tst/errors
add wave -position end  sim:/mainProcessor_vlg_tst/op
add wave -position end  sim:/mainProcessor_vlg_tst/op_out
add wave -position end  sim:/mainProcessor_vlg_tst/r
add wave -position end  sim:/mainProcessor_vlg_tst/r_expected
add wave -position end  sim:/mainProcessor_vlg_tst/reset
add wave -position end  sim:/mainProcessor_vlg_tst/testVectors
add wave -position end  sim:/mainProcessor_vlg_tst/vectornum
add wave -position end  sim:/mainProcessor_vlg_tst/x
add wave -position end  sim:/mainProcessor_vlg_tst/x_out
add wave -position end  sim:/mainProcessor_vlg_tst/y
add wave -position end  sim:/mainProcessor_vlg_tst/y_out
run -all
# Running testbench
# Error: inputs 000000000000001000000001
# Outputs = 00000000 (00000011 expected)
# Error: inputs 001000000000101000000000
# Outputs = 00000000 (00001101 expected)
# Error: inputs 010000010000011100000010
# Outputs = 00000000 (11111011 expected)
# Error: inputs 011000010000010100000000
# Outputs = 00000000 (11110110 expected)
# Error: inputs 000001000111111000000001
# Outputs = 00000011 (01111111 expected)
# Error: inputs 011001000100000000000000
# Outputs = 00000011 (00111111 expected)
# Error: inputs 001000000000111100000000
# Outputs = 00001101 (00011100 expected)
# Error: inputs 100000000000000000000000
# Outputs = 00001101 (00011100 expected)
# Error: inputs 011000010000010100000000
# Outputs = 00001101 (00011100 expected)
# Error: inputs 001000010001000001101000
# Outputs = 11111011 (00011100 expected)
# Error: inputs 010000010110010111101010
# Outputs = 11111011 (00011100 expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 11110110 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 11110110 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 11110110 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 01111111 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 01111111 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 00111111 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 00111111 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 00111111 (xxxxxxxx expected)
# Error: inputs xxxxxxxxxxxxxxxxxxxxxxxx
# Outputs = 01001110 (xxxxxxxx expected)
#         20 tests completed with         20 errors
# ** Note: $stop    : /home/alexbatista/AlteraProjects/NibbleProcessor/simulation/modelsim/mainProcessor.vt(93)
#    Time: 200 ps  Iteration: 1  Instance: /mainProcessor_vlg_tst
# Break in Module mainProcessor_vlg_tst at /home/alexbatista/AlteraProjects/NibbleProcessor/simulation/modelsim/mainProcessor.vt line 93
# End time: 00:04:57 on Nov 18,2016, Elapsed time: 0:06:36
# Errors: 0, Warnings: 1
