
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 20000
Simulation Instructions: 50000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs dpc3_traces/603.bwaves_s-3699B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Modular Complex Hybrid Prefetcher initialized.

Warmup complete CPU 0 instructions: 20003 cycles: 6291 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 50000 cycles: 33901 cumulative IPC: 1.47488 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47488 instructions: 50000 cycles: 33901
cpu0_DTLB TOTAL     ACCESS:       7976  HIT:       7976  MISS:          0
cpu0_DTLB LOAD      ACCESS:       6949  HIT:       6949  MISS:          0
cpu0_DTLB RFO       ACCESS:       1027  HIT:       1027  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       6186  HIT:       6185  MISS:          1
cpu0_ITLB LOAD      ACCESS:       6186  HIT:       6185  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 219 cycles
cpu0_L1I TOTAL     ACCESS:         63  HIT:         45  MISS:         18
cpu0_L1I LOAD      ACCESS:         63  HIT:         45  MISS:         18
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 80.1667 cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu0_STLB LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208 cycles
cpu0_L1D TOTAL     ACCESS:       8008  HIT:       7993  MISS:         15
cpu0_L1D LOAD      ACCESS:       6374  HIT:       6365  MISS:          9
cpu0_L1D RFO       ACCESS:       1633  HIT:       1627  MISS:          6
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 145.267 cycles
cpu0_L2C TOTAL     ACCESS:         63  HIT:         27  MISS:         36
cpu0_L2C LOAD      ACCESS:         27  HIT:         14  MISS:         13
cpu0_L2C RFO       ACCESS:          6  HIT:          0  MISS:          6
cpu0_L2C PREFETCH  ACCESS:         30  HIT:         13  MISS:         17
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:         34  ISSUED:         34  USEFUL:         18  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 157.611 cycles
LLC TOTAL     ACCESS:         36  HIT:          0  MISS:         36
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          6  HIT:          0  MISS:          6
LLC PREFETCH  ACCESS:         21  HIT:          0  MISS:         21
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 156.944 cycles
Total Prefetches Issued: 140
Correct Prefetches:      67
Prefetch Accuracy:       47.8571%

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          2  ROW_BUFFER_MISS:         34
 DBUS AVG_CONGESTED_CYCLE:          1
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 80.828% MPKI: 28.6183 Average ROB Occupancy at Mispredict: 45.9574
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.08
BRANCH_DIRECT_CALL: 0.16
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.18

