<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_71d4a65e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e')">rsnoc_z_H_R_G_G2_U_U_71d4a65e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod2770.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2770.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2770.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2770.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2770.html#inst_tag_246210"  onclick="showContent('inst_tag_246210')">config_ss_tb.DUT.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></td>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod2770.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2770.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2770.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2770.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<hr>
<a name="inst_tag_246210"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_246210" >config_ss_tb.DUT.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.06</td>
<td class="s10 cl rt"><a href="mod2770.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2770.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2770.html#Toggle" > 20.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2770.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.49</td>
<td class="s8 cl rt"> 84.45</td>
<td class="s5 cl rt"> 58.93</td>
<td class="s2 cl rt"> 23.58</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1027.html#inst_tag_72352" >service_socket_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod471.html#inst_tag_30503" id="tag_urg_inst_30503">Ia</a></td>
<td class="s6 cl rt"> 63.38</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2497.html#inst_tag_211067" id="tag_urg_inst_211067">Id</a></td>
<td class="s6 cl rt"> 60.22</td>
<td class="s9 cl rt"> 94.59</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 17.73</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod720.html#inst_tag_37429" id="tag_urg_inst_37429">Igc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1318.html#inst_tag_79072" id="tag_urg_inst_79072">Ip1</a></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2957.html#inst_tag_257769" id="tag_urg_inst_257769">Ip2</a></td>
<td class="s2 cl rt"> 20.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod747.html#inst_tag_38532" id="tag_urg_inst_38532">Ip3</a></td>
<td class="s1 cl rt"> 19.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_46804" id="tag_urg_inst_46804">Ir</a></td>
<td class="s5 cl rt"> 59.52</td>
<td class="s8 cl rt"> 81.63</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 36.88</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod441.html#inst_tag_30061" id="tag_urg_inst_30061">Irspfp</a></td>
<td class="s3 cl rt"> 32.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1298.html#inst_tag_78934" id="tag_urg_inst_78934">Is</a></td>
<td class="s7 cl rt"> 73.31</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 16.84</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1239.html#inst_tag_76533" id="tag_urg_inst_76533">Ist</a></td>
<td class="s6 cl rt"> 61.22</td>
<td class="s9 cl rt"> 97.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 18.95</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69630" id="tag_urg_inst_69630">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69631" id="tag_urg_inst_69631">ud373</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69632" id="tag_urg_inst_69632">ud389</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69629" id="tag_urg_inst_69629">ud414</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69628" id="tag_urg_inst_69628">ud421</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69623" id="tag_urg_inst_69623">ud526</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_4.html#inst_tag_233682" id="tag_urg_inst_233682">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177_1.html#inst_tag_12123" id="tag_urg_inst_12123">ursrserdx01g</a></td>
<td class="s8 cl rt"> 82.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2139.html#inst_tag_180521" id="tag_urg_inst_180521">uu760145e4e5</a></td>
<td class="s1 cl rt"> 19.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2770.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>47</td><td>47</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261632</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261920</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261926</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261931</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261940</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261945</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261953</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261957</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261961</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>262020</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>262027</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>262041</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>262055</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>262069</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>262083</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
261624                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261625     1/1          		if ( ! Sys_Clk_RstN )
261626     1/1          			u_dbb5 &lt;= #1.0 ( 1'b0 );
261627     1/1          		else if ( CxtEn_Load )
261628     1/1          			u_dbb5 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
261629                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud373( .O( u_6796 ) );
261630                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud389( .O( u_dceb ) );
261631                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261632     1/1          		if ( ! Sys_Clk_RstN )
261633     1/1          			u_e44a &lt;= #1.0 ( 7'b1111111 );
261634     1/1          		else if ( u_27c7 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_dceb ) )
261635     1/1          			u_e44a &lt;= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );
                        MISSING_ELSE
261636                  	rsnoc_z_H_R_G_G2_A_U_d2e580d9 Ia(
261637                  		.CmdRx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
261638                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
261639                  	,	.CmdRx_Split( Cmd2P_Split )
261640                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
261641                  	,	.CmdRx_Vld( Cmd2P_Vld )
261642                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
261643                  	,	.CmdTx_MatchId( Cmd3_MatchId )
261644                  	,	.CmdTx_Split( Cmd3_Split )
261645                  	,	.CmdTx_Vld( Cmd3_Vld )
261646                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
261647                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
261648                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
261649                  	,	.Cxt_Used( CxtReq_Used )
261650                  	,	.Cxt_Write( CxtReq_Write )
261651                  	,	.CxtEmpty( u_2393 == 7'b1111111 )
261652                  	,	.CxtOpen( CxtOpen )
261653                  	,	.DbgStall( Dbg_Stall )
261654                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
261655                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
261656                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
261657                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
261658                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
261659                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
261660                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
261661                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
261662                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
261663                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
261664                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
261665                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
261666                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
261667                  	,	.GenTx_Req_Be( Gen4_Req_Be )
261668                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
261669                  	,	.GenTx_Req_Data( Gen4_Req_Data )
261670                  	,	.GenTx_Req_Last( Gen4_Req_Last )
261671                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
261672                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
261673                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
261674                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
261675                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
261676                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
261677                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
261678                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
261679                  	,	.IdInfo_Id( IdInfo_0_Id )
261680                  	,	.Rsp_ErrCode( Rsp_ErrCode )
261681                  	,	.Rsp_GenLast( Rsp_GenLast )
261682                  	,	.Rsp_GenNext( Rsp_GenNext )
261683                  	,	.Rsp_HeadVld( Rsp_HeadVld )
261684                  	,	.Rsp_IsErr( Rsp_IsErr )
261685                  	,	.Rsp_IsWr( Rsp_IsWr )
261686                  	,	.Rsp_LastFrag( Rsp_LastFrag )
261687                  	,	.Rsp_Opc( Rsp_Opc )
261688                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
261689                  	,	.Rsp_PktLast( Rsp_PktLast )
261690                  	,	.Rsp_PktNext( Rsp_PktNext )
261691                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
261692                  	,	.Shortage( Shortage_Allocate )
261693                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
261694                  	,	.Stall_Ordering_On( Stall_Ordering_On )
261695                  	,	.Sys_Clk( Sys_Clk )
261696                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261697                  	,	.Sys_Clk_En( Sys_Clk_En )
261698                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261699                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261700                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261701                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261702                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
261703                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
261704                  	);
261705                  	rsnoc_z_H_R_G_G2_P_U_86e7a483_A000101005101 Ip2(
261706                  		.CmdBwd_BurstAEndSubWord( Cmd2PBwd_BurstAEndSubWord )
261707                  	,	.CmdBwd_MatchId( Cmd2PBwd_MatchId )
261708                  	,	.CmdBwd_Split( Cmd2PBwd_Split )
261709                  	,	.CmdBwd_SubWord( Cmd2PBwd_SubWord )
261710                  	,	.CmdBwd_Vld( Cmd2PBwd_Vld )
261711                  	,	.CmdRx_BurstAEndSubWord( Cmd2_BurstAEndSubWord )
261712                  	,	.CmdRx_MatchId( Cmd2_MatchId )
261713                  	,	.CmdRx_Split( Cmd2_Split )
261714                  	,	.CmdRx_SubWord( Cmd2_SubWord )
261715                  	,	.CmdRx_Vld( Cmd2_Vld )
261716                  	,	.CmdTx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
261717                  	,	.CmdTx_MatchId( Cmd2P_MatchId )
261718                  	,	.CmdTx_Split( Cmd2P_Split )
261719                  	,	.CmdTx_SubWord( Cmd2P_SubWord )
261720                  	,	.CmdTx_Vld( Cmd2P_Vld )
261721                  	,	.CoutBwdVld( Cmd2PBwdVld )
261722                  	,	.Empty( Sys_Pwr_Idle )
261723                  	,	.Rx_Req_Addr( Gen3_Req_Addr )
261724                  	,	.Rx_Req_Be( Gen3_Req_Be )
261725                  	,	.Rx_Req_BurstType( Gen3_Req_BurstType )
261726                  	,	.Rx_Req_Data( Gen3_Req_Data )
261727                  	,	.Rx_Req_Last( Gen3_Req_Last )
261728                  	,	.Rx_Req_Len1( Gen3_Req_Len1 )
261729                  	,	.Rx_Req_Lock( Gen3_Req_Lock )
261730                  	,	.Rx_Req_Opc( Gen3_Req_Opc )
261731                  	,	.Rx_Req_Rdy( Gen3_Req_Rdy )
261732                  	,	.Rx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
261733                  	,	.Rx_Req_SeqUnique( Gen3_Req_SeqUnique )
261734                  	,	.Rx_Req_Vld( Gen3_Req_Vld )
261735                  	,	.Sys_Clk( Sys_Clk )
261736                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261737                  	,	.Sys_Clk_En( Sys_Clk_En )
261738                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261739                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261740                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261741                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261742                  	,	.Sys_Pwr_Idle( Pwr_Pipe2_Idle )
261743                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe2_WakeUp )
261744                  	,	.Tx_Req_Addr( Gen3P_Req_Addr )
261745                  	,	.Tx_Req_Be( Gen3P_Req_Be )
261746                  	,	.Tx_Req_BurstType( Gen3P_Req_BurstType )
261747                  	,	.Tx_Req_Data( Gen3P_Req_Data )
261748                  	,	.Tx_Req_Last( Gen3P_Req_Last )
261749                  	,	.Tx_Req_Len1( Gen3P_Req_Len1 )
261750                  	,	.Tx_Req_Lock( Gen3P_Req_Lock )
261751                  	,	.Tx_Req_Opc( Gen3P_Req_Opc )
261752                  	,	.Tx_Req_Rdy( Gen3P_Req_Rdy )
261753                  	,	.Tx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
261754                  	,	.Tx_Req_SeqUnique( Gen3P_Req_SeqUnique )
261755                  	,	.Tx_Req_Vld( Gen3P_Req_Vld )
261756                  	);
261757                  	assign Sys_Pwr_Idle = Pwr_Pipe1_Idle &amp; Pwr_Pipe2_Idle &amp; Pwr_Pipe3_Idle &amp; Pwr_Response_Idle &amp; Pwr_Stage1_Idle &amp; Pwr_Stage2_Idle &amp; Pwr_Stage3_Idle;
261758                  	rsnoc_z_H_R_G_G2_P_U_4ea69220_A0000005011 Ip1(
261759                  		.CmdBwd_MatchId( )
261760                  	,	.CmdBwd_Split( )
261761                  	,	.CmdBwd_Vld( )
261762                  	,	.CmdRx_MatchId( Cmd1_MatchId )
261763                  	,	.CmdRx_Split( Cmd1_Split )
261764                  	,	.CmdRx_Vld( Cmd1_Vld )
261765                  	,	.CmdTx_MatchId( Cmd1P_MatchId )
261766                  	,	.CmdTx_Split( Cmd1P_Split )
261767                  	,	.CmdTx_Vld( Cmd1P_Vld )
261768                  	,	.CoutBwdVld( )
261769                  	,	.Empty( Sys_Pwr_Idle )
261770                  	,	.Rx_Req_Addr( Gen2_Req_Addr )
261771                  	,	.Rx_Req_Be( Gen2_Req_Be )
261772                  	,	.Rx_Req_BurstType( Gen2_Req_BurstType )
261773                  	,	.Rx_Req_Data( Gen2_Req_Data )
261774                  	,	.Rx_Req_Last( Gen2_Req_Last )
261775                  	,	.Rx_Req_Len1( Gen2_Req_Len1 )
261776                  	,	.Rx_Req_Lock( Gen2_Req_Lock )
261777                  	,	.Rx_Req_Opc( Gen2_Req_Opc )
261778                  	,	.Rx_Req_Rdy( Gen2_Req_Rdy )
261779                  	,	.Rx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
261780                  	,	.Rx_Req_SeqUnique( Gen2_Req_SeqUnique )
261781                  	,	.Rx_Req_Vld( Gen2_Req_Vld )
261782                  	,	.Sys_Clk( Sys_Clk )
261783                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261784                  	,	.Sys_Clk_En( Sys_Clk_En )
261785                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261786                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261787                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261788                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261789                  	,	.Sys_Pwr_Idle( Pwr_Pipe1_Idle )
261790                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe1_WakeUp )
261791                  	,	.Tx_Req_Addr( Gen2P_Req_Addr )
261792                  	,	.Tx_Req_Be( Gen2P_Req_Be )
261793                  	,	.Tx_Req_BurstType( Gen2P_Req_BurstType )
261794                  	,	.Tx_Req_Data( Gen2P_Req_Data )
261795                  	,	.Tx_Req_Last( Gen2P_Req_Last )
261796                  	,	.Tx_Req_Len1( Gen2P_Req_Len1 )
261797                  	,	.Tx_Req_Lock( Gen2P_Req_Lock )
261798                  	,	.Tx_Req_Opc( Gen2P_Req_Opc )
261799                  	,	.Tx_Req_Rdy( Gen2P_Req_Rdy )
261800                  	,	.Tx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
261801                  	,	.Tx_Req_SeqUnique( Gen2P_Req_SeqUnique )
261802                  	,	.Tx_Req_Vld( Gen2P_Req_Vld )
261803                  	);
261804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261805     1/1          		if ( ! Sys_Clk_RstN )
261806     1/1          			u_921 &lt;= #1.0 ( 1'b1 );
261807     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
261808     1/1          			u_921 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
261809                  	rsnoc_z_H_R_G_G2_D_U_d2e580d9 Id(
261810                  		.CmdRx_Vld( Cmd0_Vld )
261811                  	,	.CmdTx_MatchId( Cmd1_MatchId )
261812                  	,	.CmdTx_Split( Cmd1_Split )
261813                  	,	.CmdTx_Vld( Cmd1_Vld )
261814                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
261815                  	,	.GenRx_Req_Be( Gen0_Req_Be )
261816                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
261817                  	,	.GenRx_Req_Data( Gen0_Req_Data )
261818                  	,	.GenRx_Req_Last( Gen0_Req_Last )
261819                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
261820                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
261821                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
261822                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
261823                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
261824                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
261825                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
261826                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
261827                  	,	.GenTx_Req_Be( Gen2_Req_Be )
261828                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
261829                  	,	.GenTx_Req_Data( Gen2_Req_Data )
261830                  	,	.GenTx_Req_Last( Gen2_Req_Last )
261831                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
261832                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
261833                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
261834                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
261835                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
261836                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
261837                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
261838                  	,	.Sys_Clk( Sys_Clk )
261839                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261840                  	,	.Sys_Clk_En( Sys_Clk_En )
261841                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261842                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261843                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261844                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261845                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
261846                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
261847                  	,	.Translation_Found( Translation_0_Found )
261848                  	,	.Translation_Key( Translation_0_Key )
261849                  	,	.Translation_MatchId( Translation_0_MatchId )
261850                  	);
261851                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
261852                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
261853                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
261854                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
261855                  	rsnoc_z_H_R_G_U_Q_U_760145e4e5 uu760145e4e5(
261856                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
261857                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
261858                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
261859                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
261860                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
261861                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
261862                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
261863                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
261864                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
261865                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
261866                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
261867                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
261868                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
261869                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
261870                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
261871                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
261872                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
261873                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
261874                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
261875                  	,	.GenPrt_Req_Be( Gen_Req_Be )
261876                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
261877                  	,	.GenPrt_Req_Data( Gen_Req_Data )
261878                  	,	.GenPrt_Req_Last( Gen_Req_Last )
261879                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
261880                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
261881                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
261882                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
261883                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
261884                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
261885                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
261886                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
261887                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
261888                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
261889                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
261890                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
261891                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
261892                  	,	.Sys_Clk( Sys_Clk )
261893                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261894                  	,	.Sys_Clk_En( Sys_Clk_En )
261895                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261896                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261897                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261898                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261899                  	,	.Sys_Pwr_Idle( u_Idle )
261900                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
261901                  	);
261902                  	assign ReqPending = u_8993 &amp; Gen0_Req_Vld;
261903                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
261904                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
261905                  	assign Gen0RspOpc = Gen1RspOpc;
261906                  	assign GenLclRspOpc = Gen0RspOpc;
261907                  	assign RspOpc1F = GenLclRspOpc;
261908                  	assign RdPendCntDec =
261909                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b000 | RspOpc1F == 3'b001 | RspOpc1F == 3'b010 );
261910                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
261911                  	assign u_76e9 = RdPendCnt + 1'b1;
261912                  	assign u_2ee2 = RdPendCnt - 1'b1;
261913                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
261914                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
261915                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b100 | RspOpc1F == 3'b101 );
261916                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
261917                  	assign u_9fa6 = WrPendCnt + 1'b1;
261918                  	assign u_9a19 = WrPendCnt - 1'b1;
261919                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261920     1/1          		if ( ! Sys_Clk_RstN )
261921     1/1          			u_8993 &lt;= #1.0 ( 1'b1 );
261922     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
261923     1/1          			u_8993 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
261924                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
261925                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261926     1/1          		if ( ! Sys_Clk_RstN )
261927     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
261928     1/1          		else if ( RdPendCntEn )
261929     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
261930                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
261931     1/1          		case ( uRdPendCntNext_caseSel )
261932     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
261933     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
261934     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
261935     1/1          			default : RdPendCntNext = 1'b0 ;
261936                  		endcase
261937                  	end
261938                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
261939                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261940     1/1          		if ( ! Sys_Clk_RstN )
261941     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
261942     1/1          		else if ( WrPendCntEn )
261943     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
261944                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9a19 or u_9fa6 ) begin
261945     1/1          		case ( uWrPendCntNext_caseSel )
261946     1/1          			2'b01   : WrPendCntNext = u_9fa6 ;
261947     1/1          			2'b10   : WrPendCntNext = u_9a19 ;
261948     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
261949     1/1          			default : WrPendCntNext = 1'b0 ;
261950                  		endcase
261951                  	end
261952                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261953     1/1          		if ( ! Sys_Clk_RstN )
261954     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
261955     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
261956                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261957     1/1          		if ( ! Sys_Clk_RstN )
261958     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
261959     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
261960                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261961     1/1          		if ( ! Sys_Clk_RstN )
261962     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
261963     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
261964                  	assign RxEcc_Rdy = Rx1_Rdy;
261965                  	assign Rx_Rdy = RxEcc_Rdy;
261966                  	assign WakeUp_Gen = Gen_Req_Vld;
261967                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
261968                  	assign Tx2Data = Tx1_Data [36:0];
261969                  	assign TxEcc_Data =
261970                  		{	{ Tx1_Data [76] , Tx1_Data [75:65] , Tx1_Data [64:61] , Tx1_Data [60:59] , Tx1_Data [58:57] , Tx1_Data [56:37] }
261971                  		,
261972                  		Tx2Data
261973                  		};
261974                  	assign Tx_Data = { TxEcc_Data [76:37] , TxEcc_Data [36:0] };
261975                  	assign TxEcc_Head = Tx1_Head;
261976                  	assign Tx_Head = TxEcc_Head;
261977                  	assign TxEcc_Tail = Tx1_Tail;
261978                  	assign Tx_Tail = TxEcc_Tail;
261979                  	assign TxEcc_Vld = Tx1_Vld;
261980                  	assign Tx_Vld = TxEcc_Vld;
261981                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
261982                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
261983                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
261984                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
261985                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
261986                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
261987                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
261988                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
261989                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
261990                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [60:59];
261991                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [56:37];
261992                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [76];
261993                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [58:57];
261994                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [64:61];
261995                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [75:65];
261996                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
261997                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
261998                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
261999                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
262000                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
262001                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
262002                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
262003                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
262004                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
262005                  	assign Dbg_Tx_Hdr_Status = Tx_Data [60:59];
262006                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [56:37];
262007                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [76];
262008                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [58:57];
262009                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [64:61];
262010                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [75:65];
262011                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
262012                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
262013                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
262014                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
262015                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
262016                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
262017                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
262018                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
262019                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
262020     1/1          			if ( ! Sys_Clk_RstN )
262021     1/1          				GenReqHead &lt;= #1.0 ( 1'b1 );
262022     1/1          			else if ( GenReqXfer )
262023     1/1          				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
262024                  	// synopsys translate_off
262025                  	// synthesis translate_off
262026                  	always @( posedge Sys_Clk )
262027     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
262028     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
262029     <font color = "grey">unreachable  </font>				dontStop = 0;
262030     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
262031     <font color = "grey">unreachable  </font>				if (!dontStop) begin
262032     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
262033     <font color = "grey">unreachable  </font>					$stop;
262034                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
262035                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
262036                  	// synthesis translate_on
262037                  	// synopsys translate_on
262038                  	// synopsys translate_off
262039                  	// synthesis translate_off
262040                  	always @( posedge Sys_Clk )
262041     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
262042     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
262043     <font color = "grey">unreachable  </font>				dontStop = 0;
262044     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
262045     <font color = "grey">unreachable  </font>				if (!dontStop) begin
262046     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
262047     <font color = "grey">unreachable  </font>					$stop;
262048                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
262049                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
262050                  	// synthesis translate_on
262051                  	// synopsys translate_on
262052                  	// synopsys translate_off
262053                  	// synthesis translate_off
262054                  	always @( posedge Sys_Clk )
262055     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
262056     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
262057     <font color = "grey">unreachable  </font>				dontStop = 0;
262058     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
262059     <font color = "grey">unreachable  </font>				if (!dontStop) begin
262060     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
262061     <font color = "grey">unreachable  </font>					$stop;
262062                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
262063                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
262064                  	// synthesis translate_on
262065                  	// synopsys translate_on
262066                  	// synopsys translate_off
262067                  	// synthesis translate_off
262068                  	always @( posedge Sys_Clk )
262069     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
262070     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
262071     <font color = "grey">unreachable  </font>				dontStop = 0;
262072     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
262073     <font color = "grey">unreachable  </font>				if (!dontStop) begin
262074     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
262075     <font color = "grey">unreachable  </font>					$stop;
262076                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
262077                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
262078                  	// synthesis translate_on
262079                  	// synopsys translate_on
262080                  	// synopsys translate_off
262081                  	// synthesis translate_off
262082                  	always @( posedge Sys_Clk )
262083     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
262084     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
262085     <font color = "grey">unreachable  </font>				dontStop = 0;
262086     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
262087     <font color = "grey">unreachable  </font>				if (!dontStop) begin
262088     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
262089     <font color = "grey">unreachable  </font>					$stop;
262090                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
262091                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2770.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261635
 EXPRESSION (u_27c7 ? ((Cxt_0[6:0] + 7'b1)) : ((Cxt_0[6:0] - 7'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2770.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">22</td>
<td class="rt">44.90 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">806</td>
<td class="rt">163</td>
<td class="rt">20.22 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">94</td>
<td class="rt">23.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">69</td>
<td class="rt">17.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">22</td>
<td class="rt">44.90 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">806</td>
<td class="rt">163</td>
<td class="rt">20.22 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">94</td>
<td class="rt">23.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">69</td>
<td class="rt">17.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[41:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[28:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[28:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[38:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[41:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2770.html" >rsnoc_z_H_R_G_G2_U_U_71d4a65e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261625</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261632</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261920</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261926</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">261931</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261940</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">261945</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261957</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">262020</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261625     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261626     			u_dbb5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
261627     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
261628     			u_dbb5 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261632     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261633     			u_e44a <= #1.0 ( 7'b1111111 );
           <font color = "green">			==></font>
261634     		else if ( u_27c7 ^ ( Rsp_PktLast & Rsp_PktNext & u_dceb ) )
           		     <font color = "green">-2-</font>  
261635     			u_e44a <= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261806     			u_921 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
261807     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
261808     			u_921 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261920     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261921     			u_8993 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
261922     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
261923     			u_8993 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261926     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261927     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
261928     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
261929     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261931     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
261932     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
261933     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
261934     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
261935     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261940     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261941     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
261942     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
261943     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261945     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
261946     			2'b01   : WrPendCntNext = u_9fa6 ;
           <font color = "green">			==></font>
261947     			2'b10   : WrPendCntNext = u_9a19 ;
           <font color = "green">			==></font>
261948     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
261949     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261953     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261954     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
261955     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261957     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261958     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
261959     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261961     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261962     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
261963     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262020     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
262021     				GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
262022     			else if ( GenReqXfer )
           			     <font color = "green">-2-</font>  
262023     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_246210">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_71d4a65e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
