TRACE::2022-06-10.17:36:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.17:36:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-10.17:36:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-06-10.17:36:25::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-10.17:36:25::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-06-10.17:36:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-06-10.17:36:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:25::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-10.17:36:25::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::mss does not exists at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::Creating sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::Adding the swdes entry, created swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::updating the scw layer changes to swdes at   D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::Writing mss at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:25::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.17:36:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.17:36:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-10.17:36:25::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.17:36:25::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-10.17:36:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.17:36:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-10.17:36:40::SCWMssOS::Could not open the swdb for D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2022-06-10.17:36:40::SCWMssOS::Could not open the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2022-06-10.17:36:40::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-10.17:36:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-10.17:36:40::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-10.17:36:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.17:36:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.17:36:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.17:36:40::SCWSystem::Not a boot domain 
LOG::2022-06-10.17:36:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.17:36:40::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.17:36:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.17:36:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.17:36:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.17:36:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.17:36:40::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-10.17:36:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-10.17:36:40::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.17:36:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.17:36:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.17:36:40::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.17:36:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.17:36:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.17:36:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWSystem::dir created 
TRACE::2022-06-10.17:36:40::SCWSystem::Writing the bif 
TRACE::2022-06-10.17:36:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.17:36:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.17:36:40::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.17:36:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.17:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.17:36:40::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.17:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.17:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-10.17:36:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.17:36:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.17:36:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.17:36:40::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.17:36:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.17:36:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.17:36:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.17:36:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.17:36:40::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-10.17:36:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-10.17:36:40::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.17:36:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.17:36:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.17:36:40::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.17:36:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.17:36:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.17:36:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.17:36:40::SCWSystem::dir created 
TRACE::2022-06-10.17:36:40::SCWSystem::Writing the bif 
TRACE::2022-06-10.17:36:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.17:36:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.17:36:40::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.17:36:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.17:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.17:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.17:36:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.17:36:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.17:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.17:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.17:36:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.17:36:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.17:36:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.17:36:40::SCWPlatform::updated the xpfm file.
LOG::2022-06-10.18:04:36::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.18:04:36::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.18:04:36::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.18:04:36::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.18:04:36::SCWSystem::Not a boot domain 
LOG::2022-06-10.18:04:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.18:04:36::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.18:04:36::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.18:04:36::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.18:04:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:04:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:04:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:04:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:04:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:04:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:04:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:36::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.18:04:36::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.18:04:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.18:04:36::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-10.18:04:36::SCWMssOS::doing bsp build ... 
TRACE::2022-06-10.18:04:36::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-10.18:04:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-10.18:04:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-10.18:04:37::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:04:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:04:37::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:04:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:04:37::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:04:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:04:37::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.18:04:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.18:04:37::SCWMssOS:: -Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-10.18:04:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-10.18:04:37::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-10.18:04:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-10.18:04:37::SCWMssOS::l -Wextra"

TRACE::2022-06-10.18:04:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.18:04:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-10.18:04:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-10.18:04:37::SCWMssOS::all -Wextra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:04:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:04:38::SCWMssOS::xtra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:04:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:04:38::SCWMssOS::xtra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:04:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:04:38::SCWMssOS::xtra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-10.18:04:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-10.18:04:38::SCWMssOS::extra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-10.18:04:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-10.18:04:38::SCWMssOS::ll -Wextra"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-10.18:04:38::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-10.18:04:38::SCWMssOS::Wextra"

TRACE::2022-06-10.18:04:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.18:04:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.18:04:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.18:04:38::SCWMssOS:: -Wextra"

TRACE::2022-06-10.18:04:39::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-10.18:04:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-10.18:04:42::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-10.18:04:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-10.18:04:42::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-10.18:04:42::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-10.18:04:42::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-10.18:04:43::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-10.18:04:43::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-10.18:04:43::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-10.18:04:43::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-10.18:04:43::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-10.18:04:43::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-10.18:04:43::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-10.18:04:43::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-10.18:04:43::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-10.18:04:43::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-10.18:04:43::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-10.18:04:43::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-10.18:04:43::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-10.18:04:43::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-10.18:04:43::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-10.18:04:43::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-10.18:04:43::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-10.18:04:43::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-10.18:04:43::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-10.18:04:43::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-10.18:04:43::SCWMssOS::'Finished building libraries'

TRACE::2022-06-10.18:04:45::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.18:04:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.18:04:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.18:04:46::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.18:04:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.18:04:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.18:04:46::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.18:04:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.18:04:46::SCWSystem::dir created 
TRACE::2022-06-10.18:04:46::SCWSystem::Writing the bif 
TRACE::2022-06-10.18:04:46::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.18:04:46::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.18:04:46::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.18:04:46::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.18:04:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.18:04:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:04:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:04:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:04:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:04:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:04:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:04:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:04:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:04:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:04:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.18:04:46::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:04:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:04:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:04:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:04:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:04:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:04:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:21::SCWMssOS::cleaning the bsp 
TRACE::2022-06-10.18:13:21::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-10.18:13:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-10.18:13:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-10.18:13:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-10.18:13:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-10.18:13:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-10.18:13:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-10.18:13:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-10.18:13:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-10.18:13:26::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.18:13:26::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.18:13:26::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.18:13:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.18:13:27::SCWSystem::Not a boot domain 
LOG::2022-06-10.18:13:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.18:13:27::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.18:13:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.18:13:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.18:13:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:13:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:13:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:13:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:13:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:13:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:27::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:13:27::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:27::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.18:13:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.18:13:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.18:13:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-10.18:13:27::SCWMssOS::doing bsp build ... 
TRACE::2022-06-10.18:13:27::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-10.18:13:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-10.18:13:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-10.18:13:27::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:13:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:13:27::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:13:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:13:27::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.18:13:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.18:13:27::SCWMssOS::-Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.18:13:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.18:13:27::SCWMssOS:: -Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-10.18:13:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-10.18:13:27::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-10.18:13:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-10.18:13:27::SCWMssOS::l -Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-10.18:13:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-10.18:13:27::SCWMssOS::all -Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:13:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:13:27::SCWMssOS::xtra"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:13:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:13:27::SCWMssOS::xtra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.18:13:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.18:13:27::SCWMssOS::xtra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-10.18:13:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-10.18:13:27::SCWMssOS::extra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.18:13:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-10.18:13:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-10.18:13:27::SCWMssOS::ll -Wextra"

TRACE::2022-06-10.18:13:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.18:13:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.18:13:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.18:13:28::SCWMssOS:: -Wextra"

TRACE::2022-06-10.18:13:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.18:13:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-10.18:13:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-10.18:13:28::SCWMssOS::Wextra"

TRACE::2022-06-10.18:13:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-10.18:13:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-10.18:13:33::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-10.18:13:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-10.18:13:33::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-10.18:13:33::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-10.18:13:33::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-10.18:13:33::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-10.18:13:33::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-10.18:13:33::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-10.18:13:33::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-10.18:13:33::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-10.18:13:33::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-10.18:13:33::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-10.18:13:33::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-10.18:13:33::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-10.18:13:33::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-10.18:13:33::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-10.18:13:33::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-10.18:13:33::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-10.18:13:33::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-10.18:13:33::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-10.18:13:33::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-10.18:13:33::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-10.18:13:33::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-10.18:13:33::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-10.18:13:33::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-10.18:13:33::SCWMssOS::'Finished building libraries'

TRACE::2022-06-10.18:13:35::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.18:13:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.18:13:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.18:13:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.18:13:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.18:13:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.18:13:36::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.18:13:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.18:13:36::SCWSystem::dir created 
TRACE::2022-06-10.18:13:36::SCWSystem::Writing the bif 
TRACE::2022-06-10.18:13:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.18:13:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.18:13:36::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.18:13:36::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.18:13:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.18:13:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:13:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:13:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:13:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:13:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:13:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:13:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:13:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:13:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:13:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.18:13:36::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.18:13:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.18:13:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.18:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-10.18:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.18:13:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.18:13:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.18:13:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:25::SCWPlatform::Clearing the existing platform
TRACE::2022-06-10.19:15:25::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-10.19:15:25::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:25::SCWSystem::Clearing the domains completed.
TRACE::2022-06-10.19:15:26::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.19:15:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-10.19:15:26::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-10.19:15:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-10.19:15:26::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:26::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-10.19:15:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-10.19:15:27::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:15:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:15:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:15:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-10.19:15:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-10.19:15:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:15:27::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:27::SCWReader::No isolation master present  
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-10.19:15:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-10.19:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-10.19:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:29::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:29::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:15:29::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:29::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-10.19:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:15:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:15:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:15:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-10.19:15:30::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.19:15:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-06-10.19:15:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-10.19:15:30::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:15:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:15:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:15:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:15:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-10.19:15:30::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-10.19:15:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:15:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:15:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:15:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-10.19:20:27::SCWPlatform::Clearing the existing platform
TRACE::2022-06-10.19:20:27::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-10.19:20:27::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWSystem::Clearing the domains completed.
TRACE::2022-06-10.19:20:27::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-10.19:20:27::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-10.19:20:27::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-10.19:20:27::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-10.19:20:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-10.19:20:27::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:20:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:20:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:20:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-10.19:20:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:20:27::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:27::SCWReader::No isolation master present  
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-10.19:20:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-10.19:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:20:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-10.19:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:20:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:20:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:20:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-10.19:20:31::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-10.19:20:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-06-10.19:20:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-10.19:20:31::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:20:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:20:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-10.19:20:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.19:20:55::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.19:20:55::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.19:20:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.19:20:55::SCWSystem::Not a boot domain 
LOG::2022-06-10.19:20:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.19:20:55::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.19:20:55::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.19:20:55::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.19:20:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:20:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:20:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:20:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:20:55::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:20:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:20:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:55::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.19:20:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:20:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.19:20:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.19:20:55::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-10.19:20:55::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-10.19:20:55::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.19:21:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.19:21:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.19:21:00::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.19:21:00::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.19:21:00::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.19:21:00::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.19:21:00::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.19:21:00::SCWSystem::dir created 
TRACE::2022-06-10.19:21:00::SCWSystem::Writing the bif 
TRACE::2022-06-10.19:21:00::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.19:21:00::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.19:21:00::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.19:21:00::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:21:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:21:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:21:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:21:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:21:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:21:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:21:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:21:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:21:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.19:21:00::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.19:21:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:21:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:21:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:21:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:21:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:21:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:21:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:09::SCWMssOS::cleaning the bsp 
TRACE::2022-06-10.19:21:09::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-10.19:21:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-10.19:21:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-10.19:21:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-10.19:21:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-10.19:21:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-10.19:21:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-10.19:21:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-10.19:21:12::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-10.19:21:16::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.19:21:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.19:21:16::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.19:21:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.19:21:16::SCWSystem::Not a boot domain 
LOG::2022-06-10.19:21:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.19:21:16::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.19:21:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.19:21:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.19:21:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:21:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:21:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:21:16::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:21:16::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:16::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:21:16::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:16::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.19:21:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.19:21:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.19:21:16::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-10.19:21:16::SCWMssOS::doing bsp build ... 
TRACE::2022-06-10.19:21:16::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-10.19:21:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-10.19:21:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-10.19:21:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:21:17::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:21:17::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:21:17::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.19:21:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.19:21:17::SCWMssOS:: -Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-10.19:21:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-10.19:21:17::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-10.19:21:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-10.19:21:17::SCWMssOS::l -Wextra"

TRACE::2022-06-10.19:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.19:21:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-10.19:21:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-10.19:21:17::SCWMssOS::all -Wextra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:21:18::SCWMssOS::xtra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:21:18::SCWMssOS::xtra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:21:18::SCWMssOS::xtra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-10.19:21:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-10.19:21:18::SCWMssOS::extra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-10.19:21:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-10.19:21:18::SCWMssOS::ll -Wextra"

TRACE::2022-06-10.19:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.19:21:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-10.19:21:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-10.19:21:18::SCWMssOS::Wextra"

TRACE::2022-06-10.19:21:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.19:21:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.19:21:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.19:21:19::SCWMssOS:: -Wextra"

TRACE::2022-06-10.19:21:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-10.19:21:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-10.19:21:23::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-10.19:21:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-10.19:21:24::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-10.19:21:24::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-10.19:21:24::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-10.19:21:24::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-10.19:21:24::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-10.19:21:24::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-10.19:21:24::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-10.19:21:24::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-10.19:21:24::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-10.19:21:24::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-10.19:21:24::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-10.19:21:24::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-10.19:21:24::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-10.19:21:24::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-10.19:21:24::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-10.19:21:24::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-10.19:21:24::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-10.19:21:24::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-10.19:21:24::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-10.19:21:24::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-10.19:21:24::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-10.19:21:24::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-10.19:21:24::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-10.19:21:24::SCWMssOS::'Finished building libraries'

TRACE::2022-06-10.19:21:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.19:21:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.19:21:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.19:21:26::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.19:21:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.19:21:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.19:21:26::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.19:21:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.19:21:26::SCWSystem::dir created 
TRACE::2022-06-10.19:21:26::SCWSystem::Writing the bif 
TRACE::2022-06-10.19:21:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.19:21:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.19:21:26::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.19:21:26::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:21:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:21:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:21:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:21:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:21:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:21:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:21:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:21:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:21:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.19:21:26::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.19:21:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:21:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:21:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:21:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:21:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:21:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:21:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:21:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:21:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:22:48::SCWMssOS::cleaning the bsp 
TRACE::2022-06-10.19:22:48::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-10.19:22:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-10.19:22:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-10.19:22:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-10.19:22:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-10.19:22:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-10.19:22:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-10.19:22:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-10.19:22:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-10.19:22:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-10.19:22:55::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-10.19:22:55::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-10.19:22:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-10.19:22:55::SCWSystem::Not a boot domain 
LOG::2022-06-10.19:22:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-10.19:22:55::SCWDomain::Generating domain artifcats
TRACE::2022-06-10.19:22:55::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-10.19:22:55::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-10.19:22:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:22:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:22:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:22:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:22:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:22:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:22:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:22:55::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:22:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:22:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:22:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:22:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:22:55::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-10.19:22:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:22:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-10.19:22:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-10.19:22:55::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-10.19:22:55::SCWMssOS::doing bsp build ... 
TRACE::2022-06-10.19:22:55::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-10.19:22:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-10.19:22:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-10.19:22:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:22:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:22:56::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:22:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:22:56::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-10.19:22:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-10.19:22:56::SCWMssOS::-Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.19:22:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.19:22:56::SCWMssOS:: -Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-10.19:22:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-10.19:22:56::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-10.19:22:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-10.19:22:56::SCWMssOS::l -Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-10.19:22:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-10.19:22:56::SCWMssOS::all -Wextra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:22:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:22:56::SCWMssOS::xtra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:22:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:22:56::SCWMssOS::xtra"

TRACE::2022-06-10.19:22:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-10.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-10.19:22:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-10.19:22:56::SCWMssOS::xtra"

TRACE::2022-06-10.19:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-10.19:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-10.19:22:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-10.19:22:57::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-10.19:22:57::SCWMssOS::extra"

TRACE::2022-06-10.19:22:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-10.19:22:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-10.19:22:57::SCWMssOS::ll -Wextra"

TRACE::2022-06-10.19:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-10.19:22:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-10.19:22:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-10.19:22:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-10.19:22:58::SCWMssOS::Wextra"

TRACE::2022-06-10.19:22:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-10.19:22:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-10.19:22:58::SCWMssOS:: -Wextra"

TRACE::2022-06-10.19:23:00::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-10.19:23:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-10.19:23:01::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-10.19:23:01::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-10.19:23:01::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-10.19:23:01::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-10.19:23:01::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-10.19:23:01::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-10.19:23:01::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-10.19:23:01::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-10.19:23:01::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-10.19:23:01::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-10.19:23:01::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-10.19:23:01::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-10.19:23:01::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-10.19:23:01::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-10.19:23:01::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-10.19:23:01::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-10.19:23:01::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-10.19:23:01::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-10.19:23:01::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-10.19:23:01::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-10.19:23:01::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-10.19:23:01::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-10.19:23:01::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-10.19:23:01::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-10.19:23:01::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-10.19:23:01::SCWMssOS::'Finished building libraries'

TRACE::2022-06-10.19:23:03::SCWMssOS::Copying to export directory.
TRACE::2022-06-10.19:23:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-10.19:23:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-10.19:23:04::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-10.19:23:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-10.19:23:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-10.19:23:04::SCWPlatform::Started preparing the platform 
TRACE::2022-06-10.19:23:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-10.19:23:04::SCWSystem::dir created 
TRACE::2022-06-10.19:23:04::SCWSystem::Writing the bif 
TRACE::2022-06-10.19:23:04::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-10.19:23:04::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-10.19:23:04::SCWPlatform::Completed generating the platform
TRACE::2022-06-10.19:23:04::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:23:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-10.19:23:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-10.19:23:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-10.19:23:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:23:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:23:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:23:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:23:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:23:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-10.19:23:04::SCWPlatform::updated the xpfm file.
TRACE::2022-06-10.19:23:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-10.19:23:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-10.19:23:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-10.19:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-10.19:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-10.19:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-10.19:23:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-10.19:23:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-10.19:23:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.11:59:48::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:49::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-12.11:59:49::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.11:59:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-12.11:59:49::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.11:59:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.11:59:49::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.11:59:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-12.11:59:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-12.11:59:49::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:49::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:49::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:49::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:49::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:49::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:49::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.11:59:49::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:49::SCWReader::No isolation master present  
TRACE::2022-06-12.11:59:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:51::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.11:59:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-12.11:59:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-12.11:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.11:59:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-12.11:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:52::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.11:59:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.11:59:52::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.11:59:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.11:59:52::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.11:59:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-12.11:59:52::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.11:59:52::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.11:59:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.11:59:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.11:59:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.11:59:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.11:59:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.11:59:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.11:59:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.11:59:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-12.12:00:05::SCWMssOS::cleaning the bsp 
TRACE::2022-06-12.12:00:05::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-12.12:00:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-12.12:00:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-12.12:00:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-12.12:00:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-12.12:00:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-12.12:00:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-12.12:00:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-12.12:00:12::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-12.12:00:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.12:00:48::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.12:00:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.12:00:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.12:00:48::SCWSystem::Not a boot domain 
LOG::2022-06-12.12:00:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.12:00:48::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.12:00:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.12:00:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.12:00:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:00:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:00:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:00:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:00:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:00:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:00:48::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:00:48::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:00:48::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:00:48::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.12:00:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:00:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.12:00:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.12:00:48::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-12.12:00:48::SCWMssOS::doing bsp build ... 
TRACE::2022-06-12.12:00:48::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-12.12:00:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-12.12:00:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-12.12:00:49::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-12.12:00:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:00:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:00:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:00:49::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:00:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:00:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:00:50::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:00:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:00:50::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:00:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:00:50::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-12.12:00:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-12.12:00:50::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-12.12:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-12.12:00:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-12.12:00:50::SCWMssOS::l -Wextra"

TRACE::2022-06-12.12:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:00:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-12.12:00:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-12.12:00:50::SCWMssOS::all -Wextra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:00:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:00:51::SCWMssOS::xtra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:00:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:00:51::SCWMssOS::xtra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:00:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:00:51::SCWMssOS::xtra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-12.12:00:51::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-12.12:00:51::SCWMssOS::extra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-12.12:00:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-12.12:00:51::SCWMssOS::ll -Wextra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:00:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-12.12:00:51::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-12.12:00:51::SCWMssOS::Wextra"

TRACE::2022-06-12.12:00:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:00:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:00:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:00:52::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:00:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-12.12:01:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-12.12:01:01::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-12.12:01:01::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-12.12:01:01::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-12.12:01:01::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-12.12:01:01::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-12.12:01:01::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-12.12:01:01::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:01:01::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-12.12:01:01::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-12.12:01:01::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-12.12:01:01::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-12.12:01:01::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-12.12:01:01::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-12.12:01:01::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-12.12:01:01::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:01:01::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-12.12:01:01::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-12.12:01:01::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-12.12:01:01::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-12.12:01:01::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-12.12:01:01::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-12.12:01:01::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-12.12:01:01::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-12.12:01:01::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-12.12:01:01::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-12.12:01:02::SCWMssOS::'Finished building libraries'

TRACE::2022-06-12.12:01:05::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.12:01:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.12:01:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.12:01:07::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.12:01:07::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.12:01:07::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.12:01:07::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.12:01:07::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.12:01:07::SCWSystem::dir created 
TRACE::2022-06-12.12:01:07::SCWSystem::Writing the bif 
TRACE::2022-06-12.12:01:07::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.12:01:07::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.12:01:07::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.12:01:07::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:01:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:01:07::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:01:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:01:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:01:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:01:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:01:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:01:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:01:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.12:01:07::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.12:01:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:01:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:01:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:01:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:01:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:01:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:01:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:16::SCWMssOS::cleaning the bsp 
TRACE::2022-06-12.12:01:16::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-12.12:01:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-12.12:01:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-12.12:01:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-12.12:01:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-12.12:01:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-12.12:01:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-12.12:01:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-12.12:01:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-12.12:01:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.12:01:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.12:01:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.12:01:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.12:01:28::SCWSystem::Not a boot domain 
LOG::2022-06-12.12:01:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.12:01:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.12:01:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.12:01:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.12:01:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:01:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:01:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:01:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:01:28::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:28::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:01:28::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:28::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.12:01:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.12:01:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.12:01:28::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-12.12:01:28::SCWMssOS::doing bsp build ... 
TRACE::2022-06-12.12:01:28::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-12.12:01:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-12.12:01:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-12.12:01:29::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:01:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:01:29::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:01:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:01:29::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:01:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:01:29::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:01:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:01:29::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-12.12:01:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-12.12:01:29::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-12.12:01:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-12.12:01:29::SCWMssOS::l -Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-12.12:01:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-12.12:01:29::SCWMssOS::all -Wextra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:01:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:01:29::SCWMssOS::xtra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:01:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:01:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:01:29::SCWMssOS::xtra"

TRACE::2022-06-12.12:01:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:01:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:01:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:01:30::SCWMssOS::xtra"

TRACE::2022-06-12.12:01:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:01:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:01:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-12.12:01:30::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-12.12:01:30::SCWMssOS::extra"

TRACE::2022-06-12.12:01:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-12.12:01:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-12.12:01:30::SCWMssOS::ll -Wextra"

TRACE::2022-06-12.12:01:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:01:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-12.12:01:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-12.12:01:30::SCWMssOS::Wextra"

TRACE::2022-06-12.12:01:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:01:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:01:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:01:32::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:01:36::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-12.12:01:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-12.12:01:36::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-12.12:01:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-12.12:01:36::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-12.12:01:36::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-12.12:01:36::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-12.12:01:36::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-12.12:01:36::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:01:36::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-12.12:01:36::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-12.12:01:36::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-12.12:01:36::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-12.12:01:36::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-12.12:01:36::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-12.12:01:36::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-12.12:01:36::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:01:36::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-12.12:01:36::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-12.12:01:36::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-12.12:01:36::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-12.12:01:36::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-12.12:01:36::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-12.12:01:36::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-12.12:01:36::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-12.12:01:36::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-12.12:01:36::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-12.12:01:37::SCWMssOS::'Finished building libraries'

TRACE::2022-06-12.12:01:38::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.12:01:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.12:01:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.12:01:40::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.12:01:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.12:01:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.12:01:40::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.12:01:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.12:01:40::SCWSystem::dir created 
TRACE::2022-06-12.12:01:40::SCWSystem::Writing the bif 
TRACE::2022-06-12.12:01:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.12:01:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.12:01:40::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.12:01:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:01:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:01:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:01:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:01:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:01:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:01:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:01:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:01:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.12:01:40::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.12:01:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:01:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:01:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:01:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-12.12:01:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-12.12:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:01:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:01:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:01:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:54::SCWPlatform::Clearing the existing platform
TRACE::2022-06-12.12:35:54::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-12.12:35:55::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:55::SCWSystem::Clearing the domains completed.
TRACE::2022-06-12.12:35:55::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-12.12:35:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:55::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-12.12:35:56::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-12.12:35:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:35:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-12.12:35:56::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.12:35:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-12.12:35:56::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:35:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:35:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:35:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-12.12:35:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:35:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:35:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:35:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:35:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:35:56::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:35:56::SCWReader::No isolation master present  
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-12.12:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-12.12:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:36:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:02::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-12.12:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:36:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:36:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:36:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.12:36:02::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:36:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.12:36:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-06-12.12:36:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.12:36:03::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:36:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:36:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:36:03::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:36:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:36:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-12.12:36:23::SCWMssOS::cleaning the bsp 
TRACE::2022-06-12.12:36:23::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-12.12:36:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-12.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-12.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-12.12:36:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-12.12:36:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-12.12:36:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-12.12:36:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-12.12:36:30::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-12.12:36:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.12:36:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.12:36:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.12:36:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.12:36:47::SCWSystem::Not a boot domain 
LOG::2022-06-12.12:36:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.12:36:47::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.12:36:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.12:36:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.12:36:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:36:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:36:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:36:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:36:47::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:36:47::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:47::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:36:47::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:47::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.12:36:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:36:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.12:36:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.12:36:47::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-12.12:36:47::SCWMssOS::doing bsp build ... 
TRACE::2022-06-12.12:36:47::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-12.12:36:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-12.12:36:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-12.12:36:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:36:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:36:48::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:36:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:36:48::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:36:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:36:48::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:36:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:36:48::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-12.12:36:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-12.12:36:48::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-12.12:36:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:36:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-12.12:36:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-12.12:36:49::SCWMssOS::l -Wextra"

TRACE::2022-06-12.12:36:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:36:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-12.12:36:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-12.12:36:49::SCWMssOS::all -Wextra"

TRACE::2022-06-12.12:36:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:36:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:36:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:36:49::SCWMssOS::xtra"

TRACE::2022-06-12.12:36:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:36:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:36:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:36:49::SCWMssOS::xtra"

TRACE::2022-06-12.12:36:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:36:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:36:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:36:50::SCWMssOS::xtra"

TRACE::2022-06-12.12:36:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:36:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-12.12:36:50::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-12.12:36:50::SCWMssOS::extra"

TRACE::2022-06-12.12:36:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:36:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-12.12:36:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-12.12:36:50::SCWMssOS::ll -Wextra"

TRACE::2022-06-12.12:36:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:36:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-12.12:36:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-12.12:36:50::SCWMssOS::Wextra"

TRACE::2022-06-12.12:36:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:36:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:36:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:36:50::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:36:55::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-12.12:37:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-12.12:37:03::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-12.12:37:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-12.12:37:04::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-12.12:37:04::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-12.12:37:04::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-12.12:37:04::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-12.12:37:04::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:37:04::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-12.12:37:04::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-12.12:37:04::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-12.12:37:04::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-12.12:37:04::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-12.12:37:04::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-12.12:37:04::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-12.12:37:04::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:37:04::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-12.12:37:04::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-12.12:37:04::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-12.12:37:04::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-12.12:37:04::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-12.12:37:04::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-12.12:37:04::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-12.12:37:04::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-12.12:37:04::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-12.12:37:04::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-12.12:37:04::SCWMssOS::'Finished building libraries'

TRACE::2022-06-12.12:37:08::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.12:37:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.12:37:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.12:37:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.12:37:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.12:37:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.12:37:10::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.12:37:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.12:37:10::SCWSystem::dir created 
TRACE::2022-06-12.12:37:10::SCWSystem::Writing the bif 
TRACE::2022-06-12.12:37:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.12:37:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.12:37:10::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.12:37:10::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:37:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:37:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:37:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:37:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:37:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:37:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:37:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:37:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:37:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:37:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:37:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.12:37:10::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.12:37:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:37:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:37:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:37:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:37:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:37:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:37:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:37:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:37:25::SCWMssOS::cleaning the bsp 
TRACE::2022-06-12.12:37:25::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-12.12:37:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-12.12:37:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-12.12:37:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-12.12:37:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-12.12:37:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-12.12:37:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-12.12:37:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-12.12:37:28::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-12.12:38:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.12:38:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.12:38:22::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.12:38:22::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.12:38:22::SCWSystem::Not a boot domain 
LOG::2022-06-12.12:38:22::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.12:38:22::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.12:38:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.12:38:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.12:38:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:38:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:38:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:22::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:38:22::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:22::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.12:38:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.12:38:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.12:38:22::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-12.12:38:22::SCWMssOS::doing bsp build ... 
TRACE::2022-06-12.12:38:22::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-12.12:38:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-12.12:38:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-12.12:38:22::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-12.12:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:38:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:38:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:38:22::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:38:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:38:23::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-12.12:38:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-12.12:38:23::SCWMssOS::-Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:38:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:38:23::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-12.12:38:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-12.12:38:23::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-12.12:38:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-12.12:38:23::SCWMssOS::l -Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-12.12:38:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-12.12:38:23::SCWMssOS::all -Wextra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:38:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:38:23::SCWMssOS::xtra"

TRACE::2022-06-12.12:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-12.12:38:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:38:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:38:23::SCWMssOS::xtra"

TRACE::2022-06-12.12:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-12.12:38:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-12.12:38:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-12.12:38:24::SCWMssOS::xtra"

TRACE::2022-06-12.12:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-12.12:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-12.12:38:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-12.12:38:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-12.12:38:24::SCWMssOS::extra"

TRACE::2022-06-12.12:38:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-12.12:38:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-12.12:38:24::SCWMssOS::ll -Wextra"

TRACE::2022-06-12.12:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-12.12:38:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-12.12:38:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-12.12:38:24::SCWMssOS::Wextra"

TRACE::2022-06-12.12:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-12.12:38:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-12.12:38:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-12.12:38:24::SCWMssOS:: -Wextra"

TRACE::2022-06-12.12:38:32::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-12.12:38:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-12.12:38:33::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-12.12:38:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-12.12:38:33::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-12.12:38:33::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-12.12:38:33::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-12.12:38:33::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-12.12:38:33::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:38:33::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-12.12:38:33::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-12.12:38:33::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-12.12:38:33::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-12.12:38:33::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-12.12:38:33::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-12.12:38:33::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-12.12:38:33::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-12.12:38:33::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-12.12:38:33::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-12.12:38:33::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-12.12:38:33::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-12.12:38:33::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-12.12:38:33::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-12.12:38:33::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-12.12:38:33::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-12.12:38:33::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-12.12:38:33::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-12.12:38:33::SCWMssOS::'Finished building libraries'

TRACE::2022-06-12.12:38:35::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.12:38:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.12:38:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.12:38:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.12:38:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.12:38:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.12:38:36::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.12:38:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.12:38:36::SCWSystem::dir created 
TRACE::2022-06-12.12:38:36::SCWSystem::Writing the bif 
TRACE::2022-06-12.12:38:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.12:38:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.12:38:36::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.12:38:36::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.12:38:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.12:38:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.12:38:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:38:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:38:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:38:36::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:38:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:38:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.12:38:36::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.12:38:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.12:38:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.12:38:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.12:38:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-12.12:38:36::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-12.12:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.12:38:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.12:38:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.12:38:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:25::SCWPlatform::Clearing the existing platform
TRACE::2022-06-12.13:03:25::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-12.13:03:25::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:25::SCWSystem::Clearing the domains completed.
TRACE::2022-06-12.13:03:25::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-12.13:03:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:25::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-12.13:03:26::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-12.13:03:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-12.13:03:26::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.13:03:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-12.13:03:26::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:03:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:03:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:03:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-12.13:03:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:26::SCWReader::No isolation master present  
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-12.13:03:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-12.13:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:29::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:29::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:29::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:29::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-12.13:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:29::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:03:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:03:29::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:03:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.13:03:29::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.13:03:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2022-06-12.13:03:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.13:03:30::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:03:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-12.13:03:30::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-12.13:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-12.13:03:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.13:03:45::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.13:03:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.13:03:46::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.13:03:46::SCWSystem::Not a boot domain 
LOG::2022-06-12.13:03:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.13:03:46::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.13:03:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.13:03:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.13:03:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-12.13:03:46::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-12.13:03:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:46::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.13:03:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.13:03:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.13:03:46::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-12.13:03:46::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-12.13:03:46::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.13:03:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.13:03:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.13:03:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.13:03:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.13:03:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.13:03:54::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.13:03:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.13:03:54::SCWSystem::dir created 
TRACE::2022-06-12.13:03:54::SCWSystem::Writing the bif 
TRACE::2022-06-12.13:03:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.13:03:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.13:03:54::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.13:03:54::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:03:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:03:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:03:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-12.13:03:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-12.13:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.13:03:54::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.13:03:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:03:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:03:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:03:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-12.13:03:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-12.13:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:03:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:03:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:03:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:17::SCWPlatform::Clearing the existing platform
TRACE::2022-06-12.13:36:17::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-12.13:36:17::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:17::SCWSystem::Clearing the domains completed.
TRACE::2022-06-12.13:36:17::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-12.13:36:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:17::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-12.13:36:18::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-12.13:36:18::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-12.13:36:18::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.13:36:18::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-12.13:36:18::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:36:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:36:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:36:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-12.13:36:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:18::SCWReader::No isolation master present  
TRACE::2022-06-12.13:36:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:29::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:30::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-12.13:36:30::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-12.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-12.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:36:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:36:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:36:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.13:36:30::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.13:36:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-06-12.13:36:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.13:36:30::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-12.13:36:30::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-12.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-12.13:36:49::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.13:36:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.13:36:49::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.13:36:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.13:36:49::SCWSystem::Not a boot domain 
LOG::2022-06-12.13:36:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.13:36:49::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.13:36:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.13:36:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.13:36:49::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:49::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:49::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:49::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:49::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:49::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-12.13:36:49::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-12.13:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:49::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:49::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:49::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:49::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.13:36:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.13:36:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.13:36:49::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-12.13:36:49::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-12.13:36:49::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.13:36:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.13:36:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.13:36:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.13:36:56::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.13:36:56::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.13:36:56::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.13:36:56::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.13:36:56::SCWSystem::dir created 
TRACE::2022-06-12.13:36:56::SCWSystem::Writing the bif 
TRACE::2022-06-12.13:36:56::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.13:36:56::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.13:36:56::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.13:36:56::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.13:36:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.13:36:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.13:36:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-12.13:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-12.13:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:56::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:56::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.13:36:56::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.13:36:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.13:36:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.13:36:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.13:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-12.13:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-12.13:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.13:36:57::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.13:36:57::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.13:36:57::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:36::SCWPlatform::Clearing the existing platform
TRACE::2022-06-12.14:01:36::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-12.14:01:36::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:36::SCWSystem::Clearing the domains completed.
TRACE::2022-06-12.14:01:36::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-12.14:01:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:36::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.14:01:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-12.14:01:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-12.14:01:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:37::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-12.14:01:37::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:37::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:37::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:37::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.14:01:37::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-12.14:01:38::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.14:01:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.14:01:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.14:01:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-12.14:01:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-12.14:01:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:01:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:38::SCWReader::No isolation master present  
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-06-12.14:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-12.14:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:01:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-12.14:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:54::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.14:01:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.14:01:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.14:01:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-12.14:01:54::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-12.14:01:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2022-06-12.14:01:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-12.14:01:55::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.14:01:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:01:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:01:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:01:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-06-12.14:01:55::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-06-12.14:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:01:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:01:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:01:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-12.14:02:19::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-12.14:02:19::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-12.14:02:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-12.14:02:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-12.14:02:21::SCWSystem::Not a boot domain 
LOG::2022-06-12.14:02:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-12.14:02:21::SCWDomain::Generating domain artifcats
TRACE::2022-06-12.14:02:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-12.14:02:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-12.14:02:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:02:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:02:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-06-12.14:02:21::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-06-12.14:02:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:02:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:02:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:21::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-12.14:02:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-12.14:02:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-12.14:02:21::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-12.14:02:21::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-12.14:02:21::SCWMssOS::Copying to export directory.
TRACE::2022-06-12.14:02:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-12.14:02:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-12.14:02:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-12.14:02:34::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-12.14:02:34::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-12.14:02:34::SCWPlatform::Started preparing the platform 
TRACE::2022-06-12.14:02:34::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-12.14:02:34::SCWSystem::dir created 
TRACE::2022-06-12.14:02:34::SCWSystem::Writing the bif 
TRACE::2022-06-12.14:02:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-12.14:02:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-12.14:02:34::SCWPlatform::Completed generating the platform
TRACE::2022-06-12.14:02:34::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-12.14:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-12.14:02:35::SCWMssOS::Commit changes completed.
TRACE::2022-06-12.14:02:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:02:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:02:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-06-12.14:02:35::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-06-12.14:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:02:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:02:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-12.14:02:35::SCWPlatform::updated the xpfm file.
TRACE::2022-06-12.14:02:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-12.14:02:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-12.14:02:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-12.14:02:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-06-12.14:02:35::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-06-12.14:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-12.14:02:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-12.14:02:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-12.14:02:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:39:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:39:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:39:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.11:40:00::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-15.11:40:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.11:40:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.11:40:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.11:40:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.11:40:01::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.11:40:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.11:40:01::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:40:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:40:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:40:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.11:40:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:01::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:01::SCWReader::No isolation master present  
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.11:40:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.11:40:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.11:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.11:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.11:40:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-15.11:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:05::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:40:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:40:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:40:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.11:40:05::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.11:40:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-15.11:40:05::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.11:40:05::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:40:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.11:40:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.11:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:05::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:05::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.11:40:14::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.11:40:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.11:40:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.11:40:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.11:40:17::SCWSystem::Not a boot domain 
LOG::2022-06-15.11:40:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.11:40:17::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.11:40:17::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.11:40:17::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.11:40:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.11:40:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.11:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:18::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.11:40:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.11:40:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.11:40:18::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.11:40:18::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.11:40:18::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.11:40:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.11:40:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.11:40:29::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.11:40:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.11:40:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.11:40:29::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.11:40:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.11:40:29::SCWSystem::dir created 
TRACE::2022-06-15.11:40:29::SCWSystem::Writing the bif 
TRACE::2022-06-15.11:40:29::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.11:40:29::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.11:40:29::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.11:40:29::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:40:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:40:29::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:40:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.11:40:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.11:40:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:29::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:29::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:29::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.11:40:29::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.11:40:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:40:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:40:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:40:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.11:40:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.11:40:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:40:29::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:40:29::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:40:29::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:49::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.11:56:50::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.11:56:50::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:50::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.11:56:50::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:50::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.11:56:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-06-15.11:56:50::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.11:56:50::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.11:56:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.11:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.11:56:51::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.11:56:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.11:56:51::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:56:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:56:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.11:56:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:56:51::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:51::SCWReader::No isolation master present  
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-15.11:56:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-15.11:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:56:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.11:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:54::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:56:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:56:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:56:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.11:56:54::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.11:56:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-06-15.11:56:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.11:56:55::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:56:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:56:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:56:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:56:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-15.11:56:55::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-15.11:56:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:56:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:56:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:56:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.11:57:06::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.11:57:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.11:57:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.11:57:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.11:57:09::SCWSystem::Not a boot domain 
LOG::2022-06-15.11:57:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.11:57:09::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.11:57:09::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.11:57:09::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.11:57:09::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:09::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:09::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:09::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:57:09::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:57:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-15.11:57:09::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-15.11:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:57:09::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:09::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:57:09::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:09::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.11:57:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.11:57:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.11:57:09::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.11:57:09::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.11:57:09::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.11:57:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.11:57:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.11:57:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.11:57:16::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.11:57:16::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.11:57:16::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.11:57:16::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.11:57:16::SCWSystem::dir created 
TRACE::2022-06-15.11:57:17::SCWSystem::Writing the bif 
TRACE::2022-06-15.11:57:17::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.11:57:17::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.11:57:17::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.11:57:17::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.11:57:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.11:57:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.11:57:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:57:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:57:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-15.11:57:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-15.11:57:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:57:17::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:17::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:57:17::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.11:57:17::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.11:57:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.11:57:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.11:57:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.11:57:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-15.11:57:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-15.11:57:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.11:57:17::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.11:57:17::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.11:57:17::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.15:06:43::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.15:06:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.15:06:43::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:06:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:06:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.15:06:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:06:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:43::SCWReader::No isolation master present  
TRACE::2022-06-15.15:06:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:47::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.15:06:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-15.15:06:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-15.15:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:48::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:06:48::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-15.15:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:48::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:06:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:06:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:06:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.15:06:48::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.15:06:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-15.15:06:48::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.15:06:48::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:06:48::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:06:48::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:06:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.15:06:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.15:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:06:48::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:06:48::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:06:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.15:07:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.15:07:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.15:07:14::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.15:07:14::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.15:07:14::SCWSystem::Not a boot domain 
LOG::2022-06-15.15:07:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.15:07:14::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.15:07:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.15:07:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.15:07:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:07:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.15:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.15:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:07:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:07:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:14::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.15:07:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.15:07:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.15:07:14::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.15:07:14::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.15:07:14::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.15:07:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.15:07:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.15:07:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.15:07:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.15:07:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.15:07:23::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.15:07:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.15:07:23::SCWSystem::dir created 
TRACE::2022-06-15.15:07:23::SCWSystem::Writing the bif 
TRACE::2022-06-15.15:07:24::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.15:07:24::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.15:07:24::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.15:07:24::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:07:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:07:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:07:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:07:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:07:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.15:07:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.15:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:07:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:07:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.15:07:24::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.15:07:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:07:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:07:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:07:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-15.15:07:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-15.15:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:07:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:07:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:07:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:41::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.15:23:41::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.15:23:41::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:41::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.15:23:41::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.15:23:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:41::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:41::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.15:23:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.15:23:42::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.15:23:42::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.15:23:43::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.15:23:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.15:23:43::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:23:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:23:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:23:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.15:23:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.15:23:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:23:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:43::SCWReader::No isolation master present  
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-15.15:23:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-15.15:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:23:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-15.15:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:46::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:23:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:23:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:23:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.15:23:46::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.15:23:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-06-15.15:23:46::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.15:23:46::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:23:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:23:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:23:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-15.15:23:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-15.15:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:23:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:23:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:23:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.15:24:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.15:24:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.15:24:02::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.15:24:02::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.15:24:02::SCWSystem::Not a boot domain 
LOG::2022-06-15.15:24:02::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.15:24:02::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.15:24:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.15:24:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.15:24:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:24:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:24:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-15.15:24:02::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-15.15:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:24:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:24:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:02::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.15:24:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.15:24:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.15:24:02::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.15:24:02::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.15:24:02::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.15:24:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.15:24:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.15:24:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.15:24:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.15:24:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.15:24:09::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.15:24:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.15:24:09::SCWSystem::dir created 
TRACE::2022-06-15.15:24:09::SCWSystem::Writing the bif 
TRACE::2022-06-15.15:24:09::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.15:24:09::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.15:24:09::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.15:24:09::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.15:24:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.15:24:09::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.15:24:09::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:24:09::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-15.15:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-15.15:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:24:09::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:09::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:24:09::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.15:24:09::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.15:24:09::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.15:24:09::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.15:24:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.15:24:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-15.15:24:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-15.15:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.15:24:09::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.15:24:09::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.15:24:09::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:20::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.16:20:20::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.16:20:20::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:20::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.16:20:20::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.16:20:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.16:20:21::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.16:20:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.16:20:21::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:20:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.16:20:21::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:20:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:20:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:20:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.16:20:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:21::SCWReader::No isolation master present  
TRACE::2022-06-15.16:20:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:24::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:20:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-15.16:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:25::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:25::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:20:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:20:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:20:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:20:25::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:20:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-06-15.16:20:25::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:20:25::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-15.16:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-15.16:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:25::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.16:20:41::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.16:20:41::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.16:20:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.16:20:42::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.16:20:42::SCWSystem::Not a boot domain 
LOG::2022-06-15.16:20:42::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.16:20:42::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.16:20:42::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.16:20:42::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.16:20:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-15.16:20:42::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-15.16:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:42::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:42::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:42::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:42::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.16:20:42::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.16:20:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.16:20:42::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.16:20:42::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.16:20:42::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.16:20:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.16:20:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.16:20:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.16:20:50::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.16:20:50::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.16:20:50::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.16:20:50::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.16:20:50::SCWSystem::dir created 
TRACE::2022-06-15.16:20:50::SCWSystem::Writing the bif 
TRACE::2022-06-15.16:20:50::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.16:20:50::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.16:20:50::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.16:20:50::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:20:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:20:50::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:20:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-15.16:20:50::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-15.16:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:50::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:50::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.16:20:50::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.16:20:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:20:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:20:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-15.16:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-15.16:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:20:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:20:51::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:20:51::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:13::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.16:24:13::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.16:24:13::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:14::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.16:24:14::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.16:24:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:14::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.16:24:15::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.16:24:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:15::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.16:24:15::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:24:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.16:24:15::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:24:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:24:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:24:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.16:24:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:15::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:24:15::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:15::SCWReader::No isolation master present  
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-15.16:24:18::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-15.16:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:24:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-15.16:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:24:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:24:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:24:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:24:18::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:24:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-06-15.16:24:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:24:19::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:24:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:24:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:24:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:24:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-15.16:24:19::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-15.16:24:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:24:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:24:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:24:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-15.16:43:10::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.16:43:10::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.16:43:10::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:10::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.16:43:10::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.16:43:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:10::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.16:43:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.16:43:11::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.16:43:11::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:43:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.16:43:11::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:43:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:43:11::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:43:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.16:43:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:11::SCWReader::No isolation master present  
TRACE::2022-06-15.16:43:13::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:13::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:13::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:43:13::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:13::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-15.16:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-15.16:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2022-06-15.16:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:14::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:43:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:43:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:43:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.16:43:14::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.16:43:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2022-06-15.16:43:14::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.16:43:14::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-15.16:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-15.16:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.16:43:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.16:43:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.16:43:29::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.16:43:29::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.16:43:29::SCWSystem::Not a boot domain 
LOG::2022-06-15.16:43:29::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.16:43:29::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.16:43:29::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.16:43:29::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.16:43:29::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:29::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:29::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:29::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:29::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-15.16:43:29::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-15.16:43:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:29::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:29::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:29::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:29::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.16:43:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.16:43:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.16:43:29::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.16:43:29::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.16:43:29::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.16:43:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.16:43:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.16:43:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.16:43:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.16:43:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.16:43:36::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.16:43:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.16:43:36::SCWSystem::dir created 
TRACE::2022-06-15.16:43:36::SCWSystem::Writing the bif 
TRACE::2022-06-15.16:43:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.16:43:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.16:43:36::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.16:43:36::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.16:43:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.16:43:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.16:43:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-15.16:43:36::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-15.16:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.16:43:36::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.16:43:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.16:43:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.16:43:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.16:43:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-15.16:43:36::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-15.16:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.16:43:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.16:43:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.16:43:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:27::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.17:03:27::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.17:03:27::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:27::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.17:03:27::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.17:03:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:27::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.17:03:28::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.17:03:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:28::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.17:03:28::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:03:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.17:03:28::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:03:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:03:28::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.17:03:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:28::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:28::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:28::SCWReader::No isolation master present  
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-15.17:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-15.17:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2022-06-15.17:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:03:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:03:31::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:03:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2022-06-15.17:03:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:03:31::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-15.17:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-15.17:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-15.17:03:37::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.17:03:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.17:03:37::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.17:03:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.17:03:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.17:03:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:37::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.17:03:37::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:03:37::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.17:03:37::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:03:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:03:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.17:03:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:37::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:37::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:37::SCWReader::No isolation master present  
TRACE::2022-06-15.17:03:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:39::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:03:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-06-15.17:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-15.17:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_22
TRACE::2022-06-15.17:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:03:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:03:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:03:40::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:03:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_23
TRACE::2022-06-15.17:03:40::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:03:40::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2022-06-15.17:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2022-06-15.17:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.17:03:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.17:03:55::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.17:03:55::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.17:03:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.17:03:55::SCWSystem::Not a boot domain 
LOG::2022-06-15.17:03:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.17:03:56::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.17:03:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.17:03:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.17:03:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:03:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:03:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:03:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2022-06-15.17:03:56::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2022-06-15.17:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:03:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:56::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:03:56::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:56::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.17:03:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:03:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.17:03:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.17:03:56::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.17:03:56::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.17:03:56::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.17:04:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.17:04:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.17:04:02::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.17:04:02::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.17:04:02::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.17:04:02::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.17:04:02::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.17:04:02::SCWSystem::dir created 
TRACE::2022-06-15.17:04:02::SCWSystem::Writing the bif 
TRACE::2022-06-15.17:04:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.17:04:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.17:04:02::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.17:04:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:04:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:04:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:04:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:04:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:04:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:04:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2022-06-15.17:04:02::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2022-06-15.17:04:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:04:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:04:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:04:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:04:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.17:04:02::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.17:04:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:04:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:04:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:04:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2022-06-15.17:04:02::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2022-06-15.17:04:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:04:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:04:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:04:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:35::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.17:16:35::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.17:16:35::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:35::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.17:16:35::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.17:16:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:35::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.17:16:36::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.17:16:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.17:16:36::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:16:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.17:16:36::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:16:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:16:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:16:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.17:16:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:36::SCWReader::No isolation master present  
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-06-15.17:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-15.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::update - Opened existing hwdb design_1_wrapper_26
TRACE::2022-06-15.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:16:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:16:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:16:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.17:16:38::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.17:16:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_27
TRACE::2022-06-15.17:16:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.17:16:38::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2022-06-15.17:16:38::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2022-06-15.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.17:16:50::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.17:16:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.17:16:50::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.17:16:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.17:16:50::SCWSystem::Not a boot domain 
LOG::2022-06-15.17:16:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.17:16:50::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.17:16:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.17:16:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.17:16:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2022-06-15.17:16:50::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2022-06-15.17:16:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:50::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:50::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:50::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.17:16:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.17:16:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.17:16:50::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.17:16:50::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.17:16:50::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.17:16:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.17:16:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.17:16:55::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.17:16:55::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.17:16:55::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.17:16:55::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.17:16:55::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.17:16:55::SCWSystem::dir created 
TRACE::2022-06-15.17:16:55::SCWSystem::Writing the bif 
TRACE::2022-06-15.17:16:55::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.17:16:55::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.17:16:55::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.17:16:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.17:16:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.17:16:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.17:16:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2022-06-15.17:16:55::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2022-06-15.17:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.17:16:55::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.17:16:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.17:16:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.17:16:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.17:16:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2022-06-15.17:16:55::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2022-06-15.17:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.17:16:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.17:16:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.17:16:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:56::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.20:47:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.20:47:57::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:57::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.20:47:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.20:47:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:57::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.20:47:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.20:47:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.20:47:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:47:58::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:47:59::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:59::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:47:59::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.20:47:59::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.20:47:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.20:47:59::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.20:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.20:47:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.20:47:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.20:47:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.20:47:59::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:47:59::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:47:59::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:47:59::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:47:59::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:00::SCWReader::No isolation master present  
TRACE::2022-06-15.20:48:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.20:48:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.20:48:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-06-15.20:48:03::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-15.20:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.20:48:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_30
TRACE::2022-06-15.20:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.20:48:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.20:48:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.20:48:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.20:48:03::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.20:48:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_31
TRACE::2022-06-15.20:48:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.20:48:03::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2022-06-15.20:48:03::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2022-06-15.20:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.20:48:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.20:48:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.20:48:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.20:48:30::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.20:48:30::SCWSystem::Not a boot domain 
LOG::2022-06-15.20:48:30::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.20:48:30::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.20:48:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.20:48:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.20:48:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2022-06-15.20:48:30::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2022-06-15.20:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:31::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.20:48:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.20:48:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.20:48:31::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.20:48:31::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.20:48:31::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.20:48:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.20:48:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.20:48:51::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.20:48:51::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.20:48:51::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.20:48:51::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.20:48:51::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.20:48:51::SCWSystem::dir created 
TRACE::2022-06-15.20:48:51::SCWSystem::Writing the bif 
TRACE::2022-06-15.20:48:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.20:48:51::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.20:48:51::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.20:48:51::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.20:48:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.20:48:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.20:48:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2022-06-15.20:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2022-06-15.20:48:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.20:48:52::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.20:48:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.20:48:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.20:48:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.20:48:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2022-06-15.20:48:52::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2022-06-15.20:48:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.20:48:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.20:48:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.20:48:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:15::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.21:14:15::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.21:14:15::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:15::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.21:14:15::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.21:14:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:15::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:15::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:14:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_33
TRACE::2022-06-15.21:14:16::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.21:14:16::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.21:14:16::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.21:14:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:16::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:17::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.21:14:17::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:14:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.21:14:17::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:14:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:14:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.21:14:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:17::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:17::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:14:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:18::SCWReader::No isolation master present  
TRACE::2022-06-15.21:14:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:20::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:14:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:21::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-06-15.21:14:21::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-15.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:14:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_34
TRACE::2022-06-15.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:21::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:14:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:14:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:14:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:14:21::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:14:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_35
TRACE::2022-06-15.21:14:21::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:14:21::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2022-06-15.21:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2022-06-15.21:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:22::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:14:22::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.21:14:44::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.21:14:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.21:14:52::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.21:14:52::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.21:14:52::SCWSystem::Not a boot domain 
LOG::2022-06-15.21:14:52::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.21:14:52::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.21:14:52::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.21:14:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.21:14:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:14:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:14:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:14:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2022-06-15.21:14:52::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2022-06-15.21:14:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:14:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:14:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:53::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.21:14:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:14:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.21:14:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.21:14:53::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.21:14:53::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.21:14:53::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.21:15:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.21:15:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.21:15:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.21:15:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.21:15:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.21:15:09::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.21:15:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.21:15:09::SCWSystem::dir created 
TRACE::2022-06-15.21:15:09::SCWSystem::Writing the bif 
TRACE::2022-06-15.21:15:09::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.21:15:09::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.21:15:09::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.21:15:09::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:15:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:15:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:15:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:15:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:15:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:15:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2022-06-15.21:15:10::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2022-06-15.21:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:15:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:15:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:15:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:15:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.21:15:10::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.21:15:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:15:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:15:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2022-06-15.21:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2022-06-15.21:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:15:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:15:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:15:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:06::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.21:35:06::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.21:35:06::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:06::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.21:35:06::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.21:35:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:06::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.21:35:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.21:35:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.21:35:07::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:35:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.21:35:07::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:35:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:35:07::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:35:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.21:35:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:07::SCWReader::No isolation master present  
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:35:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:11::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-06-15.21:35:11::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-15.21:35:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_38
TRACE::2022-06-15.21:35:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:12::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:35:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:35:12::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:35:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:35:12::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:12::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:35:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_39
TRACE::2022-06-15.21:35:12::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:35:12::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:35:12::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:12::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:12::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2022-06-15.21:35:12::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2022-06-15.21:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:12::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:12::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.21:35:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.21:35:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.21:35:38::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.21:35:38::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.21:35:38::SCWSystem::Not a boot domain 
LOG::2022-06-15.21:35:38::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.21:35:38::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.21:35:38::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.21:35:39::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.21:35:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2022-06-15.21:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2022-06-15.21:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:39::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:39::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:39::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:39::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.21:35:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.21:35:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.21:35:39::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.21:35:39::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.21:35:39::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.21:35:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.21:35:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.21:35:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.21:35:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.21:35:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.21:35:54::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.21:35:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.21:35:54::SCWSystem::dir created 
TRACE::2022-06-15.21:35:54::SCWSystem::Writing the bif 
TRACE::2022-06-15.21:35:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.21:35:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.21:35:54::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.21:35:54::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:35:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:35:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:35:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2022-06-15.21:35:55::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2022-06-15.21:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.21:35:55::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.21:35:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:35:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:35:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:35:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2022-06-15.21:35:55::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2022-06-15.21:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:35:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:35:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:35:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:24::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.21:56:24::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.21:56:24::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:24::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.21:56:24::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.21:56:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:24::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:24::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:56:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_41
TRACE::2022-06-15.21:56:25::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.21:56:25::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.21:56:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.21:56:26::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:26::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:26::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:27::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:56:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.21:56:27::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:27::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:56:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:56:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:56:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.21:56:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.21:56:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:27::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:56:27::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:27::SCWReader::No isolation master present  
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:56:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:56:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:30::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-06-15.21:56:30::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-15.21:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:56:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.21:56:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_42
TRACE::2022-06-15.21:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:56:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:56:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:56:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.21:56:31::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.21:56:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_43
TRACE::2022-06-15.21:56:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.21:56:31::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:56:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:56:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:56:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:56:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-06-15.21:56:31::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-06-15.21:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:56:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:56:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:56:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.21:56:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.21:56:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.21:56:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.21:56:59::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.21:56:59::SCWSystem::Not a boot domain 
LOG::2022-06-15.21:57:00::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.21:57:00::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.21:57:00::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.21:57:00::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.21:57:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:57:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:57:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-06-15.21:57:00::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-06-15.21:57:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:57:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:57:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:00::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.21:57:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.21:57:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.21:57:00::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.21:57:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.21:57:01::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.21:57:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.21:57:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.21:57:20::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.21:57:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.21:57:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.21:57:20::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.21:57:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.21:57:20::SCWSystem::dir created 
TRACE::2022-06-15.21:57:20::SCWSystem::Writing the bif 
TRACE::2022-06-15.21:57:20::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.21:57:20::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.21:57:20::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.21:57:20::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.21:57:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.21:57:20::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.21:57:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:57:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-06-15.21:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-06-15.21:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:57:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:57:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.21:57:21::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.21:57:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.21:57:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.21:57:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.21:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-06-15.21:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-06-15.21:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.21:57:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.21:57:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.21:57:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:00::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.22:25:00::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.22:25:00::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:00::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.22:25:00::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.22:25:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:00::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:25:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.22:25:01::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.22:25:01::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:02::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.22:25:02::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:25:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.22:25:02::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:25:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:25:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:25:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.22:25:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.22:25:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:02::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:02::SCWReader::No isolation master present  
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:25:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:25:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:05::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2022-06-15.22:25:06::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-15.22:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:06::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:06::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:25:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_46
TRACE::2022-06-15.22:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:06::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:25:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:25:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:25:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:25:06::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:25:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_47
TRACE::2022-06-15.22:25:06::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:25:06::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:25:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-06-15.22:25:07::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-06-15.22:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.22:25:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.22:25:20::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.22:25:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.22:25:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.22:25:28::SCWSystem::Not a boot domain 
LOG::2022-06-15.22:25:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.22:25:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.22:25:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.22:25:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.22:25:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-06-15.22:25:28::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-06-15.22:25:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:28::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:28::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:28::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:28::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.22:25:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.22:25:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.22:25:29::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.22:25:29::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.22:25:29::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.22:25:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.22:25:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.22:25:44::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.22:25:44::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.22:25:44::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.22:25:44::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.22:25:44::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.22:25:44::SCWSystem::dir created 
TRACE::2022-06-15.22:25:44::SCWSystem::Writing the bif 
TRACE::2022-06-15.22:25:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.22:25:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.22:25:45::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.22:25:45::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:25:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:25:45::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:25:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-06-15.22:25:45::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-06-15.22:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.22:25:46::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.22:25:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:25:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:25:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-06-15.22:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-06-15.22:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:25:47::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:25:47::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:25:47::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:49::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.22:27:49::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.22:27:49::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:49::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.22:27:49::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.22:27:49::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:49::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:27:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.22:27:50::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.22:27:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.22:27:51::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:27:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.22:27:51::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:27:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:27:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:27:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.22:27:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.22:27:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:51::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:27:51::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:51::SCWReader::No isolation master present  
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:27:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:27:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:54::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_49
TRACE::2022-06-15.22:27:54::SCWPlatform::Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-15.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:27:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:27:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_50
TRACE::2022-06-15.22:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:27:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:27:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:27:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:27:55::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:27:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_51
TRACE::2022-06-15.22:27:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:27:55::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:27:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:27:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:27:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:27:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-06-15.22:27:55::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-06-15.22:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:27:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:27:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:27:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.22:28:15::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.22:28:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.22:28:18::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.22:28:18::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.22:28:18::SCWSystem::Not a boot domain 
LOG::2022-06-15.22:28:18::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.22:28:18::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.22:28:18::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.22:28:18::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.22:28:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:28:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:28:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-06-15.22:28:18::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-06-15.22:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:28:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:28:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:18::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.22:28:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.22:28:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.22:28:18::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.22:28:18::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.22:28:18::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.22:28:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.22:28:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.22:28:26::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.22:28:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.22:28:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.22:28:26::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.22:28:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.22:28:26::SCWSystem::dir created 
TRACE::2022-06-15.22:28:26::SCWSystem::Writing the bif 
TRACE::2022-06-15.22:28:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.22:28:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.22:28:26::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.22:28:26::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:28:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:28:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:28:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:28:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:28:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-06-15.22:28:26::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-06-15.22:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:28:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:28:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.22:28:26::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.22:28:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:27::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:28:27::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:28:27::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:28:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-06-15.22:28:27::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-06-15.22:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:28:27::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:28:27::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:28:27::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:51::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.22:47:51::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.22:47:51::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:51::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.22:47:51::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.22:47:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:51::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:47:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.22:47:52::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.22:47:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:53::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.22:47:53::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:47:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.22:47:53::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:47:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:47:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:47:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.22:47:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.22:47:53::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:53::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:53::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:53::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:53::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:53::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:53::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:47:53::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:53::SCWReader::No isolation master present  
TRACE::2022-06-15.22:47:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:47:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:47:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:57::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-06-15.22:47:57::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-06-15.22:47:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:57::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:57::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:47:57::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.22:47:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:57::SCWPlatform::update - Opened existing hwdb design_1_wrapper_54
TRACE::2022-06-15.22:47:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:57::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:47:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:47:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:47:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.22:47:57::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.22:47:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_55
TRACE::2022-06-15.22:47:58::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.22:47:58::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:58::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:47:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:47:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:47:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:47:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2022-06-15.22:47:58::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2022-06-15.22:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:47:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:58::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:47:58::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:47:58::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.22:48:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.22:48:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.22:48:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.22:48:59::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.22:48:59::SCWSystem::Not a boot domain 
LOG::2022-06-15.22:48:59::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.22:49:00::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.22:49:00::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.22:49:00::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.22:49:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:49:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2022-06-15.22:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2022-06-15.22:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:49:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:49:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:00::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.22:49:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.22:49:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.22:49:01::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.22:49:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.22:49:01::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.22:49:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.22:49:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.22:49:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.22:49:12::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.22:49:12::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.22:49:12::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.22:49:12::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.22:49:12::SCWSystem::dir created 
TRACE::2022-06-15.22:49:12::SCWSystem::Writing the bif 
TRACE::2022-06-15.22:49:13::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.22:49:13::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.22:49:13::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.22:49:13::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.22:49:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.22:49:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.22:49:13::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:49:13::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2022-06-15.22:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2022-06-15.22:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:49:13::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:13::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:49:13::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.22:49:13::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.22:49:13::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.22:49:13::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.22:49:13::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.22:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2022-06-15.22:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2022-06-15.22:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.22:49:13::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.22:49:13::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.22:49:13::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:16::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.23:30:16::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.23:30:16::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:16::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.23:30:16::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.23:30:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:16::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:16::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.23:30:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_57
TRACE::2022-06-15.23:30:17::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.23:30:17::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.23:30:17::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.23:30:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.23:30:18::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.23:30:18::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.23:30:18::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:30:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:30:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:30:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.23:30:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:30:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:18::SCWReader::No isolation master present  
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.23:30:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.23:30:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2022-06-15.23:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2022-06-15.23:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:22::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:30:22::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.23:30:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_58
TRACE::2022-06-15.23:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:23::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:30:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:30:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:30:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.23:30:23::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.23:30:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_59
TRACE::2022-06-15.23:30:23::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.23:30:23::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:30:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_59
TRACE::2022-06-15.23:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper_59
TRACE::2022-06-15.23:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:23::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:30:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.23:30:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.23:30:42::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.23:30:49::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.23:30:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.23:30:49::SCWSystem::Not a boot domain 
LOG::2022-06-15.23:30:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.23:30:49::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.23:30:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.23:30:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.23:30:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:30:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:30:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_59
TRACE::2022-06-15.23:30:50::SCWPlatform::Opened existing hwdb design_1_wrapper_59
TRACE::2022-06-15.23:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:30:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:50::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:30:50::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:50::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.23:30:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:30:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.23:30:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.23:30:50::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.23:30:50::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.23:30:50::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.23:31:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.23:31:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.23:31:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.23:31:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.23:31:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.23:31:09::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.23:31:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.23:31:09::SCWSystem::dir created 
TRACE::2022-06-15.23:31:09::SCWSystem::Writing the bif 
TRACE::2022-06-15.23:31:09::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.23:31:09::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.23:31:09::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.23:31:09::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:31:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:31:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:31:09::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:31:09::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:09::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:09::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:09::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:31:09::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:31:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_59
TRACE::2022-06-15.23:31:10::SCWPlatform::Opened existing hwdb design_1_wrapper_59
TRACE::2022-06-15.23:31:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:31:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:31:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:31:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:31:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.23:31:10::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.23:31:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:31:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:31:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:31:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_59
TRACE::2022-06-15.23:31:10::SCWPlatform::Opened existing hwdb design_1_wrapper_59
TRACE::2022-06-15.23:31:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:31:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:31:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:31:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:56::SCWPlatform::Clearing the existing platform
TRACE::2022-06-15.23:54:56::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-15.23:54:56::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:57::SCWSystem::Clearing the domains completed.
TRACE::2022-06-15.23:54:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-15.23:54:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:57::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.23:54:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-15.23:54:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-15.23:54:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:54:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-15.23:54:58::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.23:54:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-15.23:54:58::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:54:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:54:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:54:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-15.23:54:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-15.23:54:59::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:59::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:59::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:59::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:54:59::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:54:59::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:54:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:54:59::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:54:59::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:59::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:54:59::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:54:59::SCWReader::No isolation master present  
TRACE::2022-06-15.23:55:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.23:55:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.23:55:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:55:02::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:55:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2022-06-15.23:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2022-06-15.23:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:55:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-15.23:55:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_62
TRACE::2022-06-15.23:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:55:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:55:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-15.23:55:03::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-15.23:55:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_63
TRACE::2022-06-15.23:55:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-15.23:55:03::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:55:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_63
TRACE::2022-06-15.23:55:04::SCWPlatform::Opened existing hwdb design_1_wrapper_63
TRACE::2022-06-15.23:55:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:55:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-15.23:55:26::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-15.23:55:26::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-15.23:55:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-15.23:55:33::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-15.23:55:33::SCWSystem::Not a boot domain 
LOG::2022-06-15.23:55:33::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-15.23:55:33::SCWDomain::Generating domain artifcats
TRACE::2022-06-15.23:55:33::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-15.23:55:33::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-15.23:55:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_63
TRACE::2022-06-15.23:55:34::SCWPlatform::Opened existing hwdb design_1_wrapper_63
TRACE::2022-06-15.23:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:34::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:34::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:55:34::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:34::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-15.23:55:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-15.23:55:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-15.23:55:34::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-15.23:55:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-15.23:55:34::SCWMssOS::Copying to export directory.
TRACE::2022-06-15.23:55:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-15.23:55:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-15.23:55:49::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-15.23:55:49::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-15.23:55:49::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-15.23:55:49::SCWPlatform::Started preparing the platform 
TRACE::2022-06-15.23:55:49::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-15.23:55:49::SCWSystem::dir created 
TRACE::2022-06-15.23:55:49::SCWSystem::Writing the bif 
TRACE::2022-06-15.23:55:49::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-15.23:55:50::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-15.23:55:50::SCWPlatform::Completed generating the platform
TRACE::2022-06-15.23:55:50::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-15.23:55:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-15.23:55:50::SCWMssOS::Commit changes completed.
TRACE::2022-06-15.23:55:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_63
TRACE::2022-06-15.23:55:50::SCWPlatform::Opened existing hwdb design_1_wrapper_63
TRACE::2022-06-15.23:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:50::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:55:50::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-15.23:55:50::SCWPlatform::updated the xpfm file.
TRACE::2022-06-15.23:55:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-15.23:55:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-15.23:55:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-15.23:55:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_63
TRACE::2022-06-15.23:55:51::SCWPlatform::Opened existing hwdb design_1_wrapper_63
TRACE::2022-06-15.23:55:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-15.23:55:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-15.23:55:51::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-15.23:55:51::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:17::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.00:20:18::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.00:20:18::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:18::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.00:20:18::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.00:20:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:18::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.00:20:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_64
TRACE::2022-06-16.00:20:19::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.00:20:19::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.00:20:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.00:20:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:20::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.00:20:20::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.00:20:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.00:20:20::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:20:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:20:20::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:20:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.00:20:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:20::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:20:20::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:20::SCWReader::No isolation master present  
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.00:20:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.00:20:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:23::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_64
TRACE::2022-06-16.00:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_64
TRACE::2022-06-16.00:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:20:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.00:20:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_65
TRACE::2022-06-16.00:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:24::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:20:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:20:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:20:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.00:20:24::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.00:20:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_66
TRACE::2022-06-16.00:20:24::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.00:20:24::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:20:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2022-06-16.00:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2022-06-16.00:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:25::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:20:25::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.00:20:41::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.00:20:41::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.00:20:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.00:20:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.00:20:48::SCWSystem::Not a boot domain 
LOG::2022-06-16.00:20:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.00:20:48::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.00:20:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.00:20:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.00:20:48::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:48::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:20:49::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:20:49::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:20:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2022-06-16.00:20:49::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2022-06-16.00:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:20:49::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:49::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:20:49::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:49::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.00:20:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:20:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.00:20:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.00:20:49::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.00:20:49::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.00:20:49::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.00:21:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.00:21:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.00:21:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.00:21:05::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.00:21:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.00:21:05::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.00:21:05::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.00:21:05::SCWSystem::dir created 
TRACE::2022-06-16.00:21:05::SCWSystem::Writing the bif 
TRACE::2022-06-16.00:21:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.00:21:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.00:21:05::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.00:21:05::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:21:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:21:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:21:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:21:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:21:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:21:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2022-06-16.00:21:05::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2022-06-16.00:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:21:06::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:21:06::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:21:06::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:21:06::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.00:21:06::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.00:21:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:21:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:21:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:21:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2022-06-16.00:21:06::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2022-06-16.00:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:21:06::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:21:06::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:21:06::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:53:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:53:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:53:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.00:54:07::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.00:54:07::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.00:54:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.00:54:07::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:54:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:54:08::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:54:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.00:54:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.00:54:08::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:08::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:08::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:08::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:08::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:08::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:08::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:08::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:08::SCWReader::No isolation master present  
TRACE::2022-06-16.00:54:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:18::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.00:54:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.00:54:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.00:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.00:54:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.00:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:54:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:54:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:54:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.00:54:19::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.00:54:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-16.00:54:20::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.00:54:20::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:20::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:54:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.00:54:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.00:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:20::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:20::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:20::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.00:54:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.00:54:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.00:54:39::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.00:54:39::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.00:54:39::SCWSystem::Not a boot domain 
LOG::2022-06-16.00:54:39::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.00:54:39::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.00:54:39::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.00:54:39::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.00:54:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.00:54:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.00:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:40::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.00:54:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.00:54:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.00:54:40::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.00:54:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.00:54:40::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.00:54:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.00:54:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.00:54:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.00:54:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.00:54:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.00:54:54::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.00:54:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.00:54:54::SCWSystem::dir created 
TRACE::2022-06-16.00:54:54::SCWSystem::Writing the bif 
TRACE::2022-06-16.00:54:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.00:54:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.00:54:54::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.00:54:54::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.00:54:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.00:54:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.00:54:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.00:54:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.00:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.00:54:54::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.00:54:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.00:54:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.00:54:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.00:54:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.00:54:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.00:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.00:54:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.00:54:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.00:54:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:36::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.01:18:36::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.01:18:37::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:37::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.01:18:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.01:18:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:37::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:38::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.01:18:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-06-16.01:18:39::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.01:18:39::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.01:18:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.01:18:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.01:18:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.01:18:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.01:18:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.01:18:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.01:18:40::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.01:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.01:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.01:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:41::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.01:18:41::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:41::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:41::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:41::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.01:18:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.01:18:42::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:42::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:18:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:18:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:18:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.01:18:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.01:18:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.01:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.01:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:18:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:43::SCWReader::No isolation master present  
TRACE::2022-06-16.01:18:51::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.01:18:51::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.01:18:51::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:51::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.01:18:51::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.01:18:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:51::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.01:18:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.01:18:52::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.01:18:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.01:18:53::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.01:18:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.01:18:53::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:18:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:18:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:18:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.01:18:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.01:18:53::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:53::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:53::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:53::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:53::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:53::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:53::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:18:53::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:53::SCWReader::No isolation master present  
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.01:18:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.01:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.01:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:56::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:18:56::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.01:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:56::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:18:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:18:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:18:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.01:18:57::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.01:18:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-06-16.01:18:57::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.01:18:57::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:18:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:18:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:18:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:18:57::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:57::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:18:57::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:18:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.01:19:13::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.01:19:13::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.01:19:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.01:19:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.01:19:21::SCWSystem::Not a boot domain 
LOG::2022-06-16.01:19:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.01:19:21::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.01:19:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.01:19:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.01:19:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:19:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:19:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:19:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:19:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:19:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:19:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:21::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.01:19:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.01:19:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.01:19:22::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.01:19:22::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.01:19:22::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.01:19:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.01:19:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.01:19:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.01:19:37::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.01:19:37::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.01:19:37::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.01:19:37::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.01:19:37::SCWSystem::dir created 
TRACE::2022-06-16.01:19:37::SCWSystem::Writing the bif 
TRACE::2022-06-16.01:19:38::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.01:19:38::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.01:19:38::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.01:19:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:19:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:19:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:19:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:19:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:19:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:19:38::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:19:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:19:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:39::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:19:39::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.01:19:39::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.01:19:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:40::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:19:40::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:19:40::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:19:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:19:40::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:19:40::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:19:40::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:19:40::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:21:15::SCWMssOS::cleaning the bsp 
TRACE::2022-06-16.01:21:15::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-16.01:21:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-16.01:21:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-16.01:21:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-16.01:21:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-16.01:21:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-16.01:21:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-16.01:21:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-16.01:21:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-16.01:21:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.01:21:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.01:21:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.01:21:41::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.01:21:41::SCWSystem::Not a boot domain 
LOG::2022-06-16.01:21:41::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.01:21:41::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.01:21:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.01:21:41::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.01:21:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:21:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:21:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:21:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:21:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:21:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:21:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:21:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:21:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:21:42::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:21:42::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:21:42::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:21:42::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.01:21:42::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:21:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.01:21:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.01:21:42::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-16.01:21:42::SCWMssOS::doing bsp build ... 
TRACE::2022-06-16.01:21:42::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-16.01:21:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-16.01:21:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-16.01:21:43::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-16.01:21:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.01:21:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:21:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:21:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:21:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.01:21:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:21:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:21:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:21:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.01:21:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:21:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:21:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:21:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.01:21:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.01:21:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.01:21:43::SCWMssOS:: -Wextra"

TRACE::2022-06-16.01:21:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.01:21:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-16.01:21:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-16.01:21:44::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-16.01:21:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.01:21:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-16.01:21:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-16.01:21:44::SCWMssOS::l -Wextra"

TRACE::2022-06-16.01:21:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.01:21:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-16.01:21:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-16.01:21:44::SCWMssOS::all -Wextra"

TRACE::2022-06-16.01:21:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.01:21:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:21:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:21:44::SCWMssOS::xtra"

TRACE::2022-06-16.01:21:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.01:21:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:21:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:21:45::SCWMssOS::xtra"

TRACE::2022-06-16.01:21:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.01:21:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:21:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:21:45::SCWMssOS::xtra"

TRACE::2022-06-16.01:21:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.01:21:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-16.01:21:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-16.01:21:46::SCWMssOS::extra"

TRACE::2022-06-16.01:21:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.01:21:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-16.01:21:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-16.01:21:46::SCWMssOS::ll -Wextra"

TRACE::2022-06-16.01:21:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.01:21:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-16.01:21:46::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-16.01:21:46::SCWMssOS::Wextra"

TRACE::2022-06-16.01:21:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.01:21:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.01:21:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.01:21:47::SCWMssOS:: -Wextra"

TRACE::2022-06-16.01:21:51::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-16.01:21:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-16.01:21:55::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-16.01:21:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-16.01:21:55::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-16.01:21:56::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-16.01:21:56::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-16.01:21:56::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-16.01:21:56::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-16.01:21:56::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-16.01:21:56::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-16.01:21:56::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-16.01:21:56::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-16.01:21:56::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-16.01:21:56::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-16.01:21:56::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-16.01:21:56::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-16.01:21:56::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-16.01:21:56::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-16.01:21:56::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-16.01:21:56::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-16.01:21:56::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-16.01:21:56::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-16.01:21:56::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-16.01:21:56::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-16.01:21:56::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-16.01:21:56::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-16.01:21:57::SCWMssOS::'Finished building libraries'

TRACE::2022-06-16.01:22:03::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.01:22:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.01:22:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.01:22:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.01:22:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.01:22:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.01:22:10::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.01:22:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.01:22:10::SCWSystem::dir created 
TRACE::2022-06-16.01:22:10::SCWSystem::Writing the bif 
TRACE::2022-06-16.01:22:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.01:22:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.01:22:10::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.01:22:10::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:22:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:22:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:22:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:22:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:22:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:22:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:22:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:22:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.01:22:11::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.01:22:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:22:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:22:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:22:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:22:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:22:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:22:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:26::SCWMssOS::cleaning the bsp 
TRACE::2022-06-16.01:22:26::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-16.01:22:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-16.01:22:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-16.01:22:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-16.01:22:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-16.01:22:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-16.01:22:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-16.01:22:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-16.01:22:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-16.01:22:53::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.01:22:53::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.01:22:53::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.01:22:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.01:22:53::SCWSystem::Not a boot domain 
LOG::2022-06-16.01:22:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.01:22:53::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.01:22:53::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.01:22:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.01:22:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:22:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:22:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:22:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:22:54::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:22:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:22:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:22:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:54::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.01:22:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:22:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.01:22:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.01:22:54::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-16.01:22:54::SCWMssOS::doing bsp build ... 
TRACE::2022-06-16.01:22:54::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-16.01:22:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-16.01:22:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-16.01:22:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:22:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:22:55::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:22:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:22:55::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.01:22:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.01:22:55::SCWMssOS::-Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.01:22:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.01:22:55::SCWMssOS:: -Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-16.01:22:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-16.01:22:55::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.01:22:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-16.01:22:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-16.01:22:55::SCWMssOS::l -Wextra"

TRACE::2022-06-16.01:22:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.01:22:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-16.01:22:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-16.01:22:56::SCWMssOS::all -Wextra"

TRACE::2022-06-16.01:22:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.01:22:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:22:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:22:56::SCWMssOS::xtra"

TRACE::2022-06-16.01:22:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.01:22:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:22:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:22:57::SCWMssOS::xtra"

TRACE::2022-06-16.01:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.01:22:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.01:22:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.01:22:57::SCWMssOS::xtra"

TRACE::2022-06-16.01:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.01:22:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.01:22:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-16.01:22:58::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-16.01:22:58::SCWMssOS::extra"

TRACE::2022-06-16.01:22:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-16.01:22:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-16.01:22:59::SCWMssOS::ll -Wextra"

TRACE::2022-06-16.01:22:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.01:22:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-16.01:22:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-16.01:23:00::SCWMssOS::Wextra"

TRACE::2022-06-16.01:23:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.01:23:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.01:23:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.01:23:02::SCWMssOS:: -Wextra"

TRACE::2022-06-16.01:23:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-16.01:23:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-16.01:23:06::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-16.01:23:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-16.01:23:06::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-16.01:23:06::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-16.01:23:06::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-16.01:23:06::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-16.01:23:06::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-16.01:23:06::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-16.01:23:06::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-16.01:23:06::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-16.01:23:06::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-16.01:23:06::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-16.01:23:06::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-16.01:23:06::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-16.01:23:06::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-16.01:23:06::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-16.01:23:06::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-16.01:23:06::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-16.01:23:07::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-16.01:23:07::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-16.01:23:07::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-16.01:23:07::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-16.01:23:07::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-16.01:23:07::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-16.01:23:07::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-16.01:23:07::SCWMssOS::'Finished building libraries'

TRACE::2022-06-16.01:23:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.01:23:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.01:23:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.01:23:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.01:23:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.01:23:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.01:23:23::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.01:23:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.01:23:23::SCWSystem::dir created 
TRACE::2022-06-16.01:23:23::SCWSystem::Writing the bif 
TRACE::2022-06-16.01:23:23::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.01:23:23::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.01:23:23::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.01:23:23::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:23:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.01:23:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.01:23:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.01:23:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:23:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:23:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:23:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:23:23::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:23:23::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:23:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.01:23:23::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.01:23:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.01:23:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.01:23:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.01:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.01:23:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.01:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.01:23:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.01:23:23::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.01:23:23::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:40::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:40::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:40::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:44::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.02:09:44::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:09:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.02:09:44::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:09:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:09:44::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:09:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.02:09:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:44::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:09:44::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:44::SCWReader::No isolation master present  
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.02:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.02:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:47::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:09:47::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.02:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:47::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:09:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:09:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:09:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:09:47::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:09:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-16.02:09:47::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:09:47::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:47::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:47::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.02:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.02:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:47::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:09:47::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.02:09:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.02:09:55::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.02:09:56::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.02:09:56::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.02:09:56::SCWSystem::Not a boot domain 
LOG::2022-06-16.02:09:56::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.02:09:56::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.02:09:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.02:09:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.02:09:56::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:56::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:56::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:56::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:09:56::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:09:56::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:09:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.02:09:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.02:09:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:09:56::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:56::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:09:56::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:56::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.02:09:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:09:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.02:09:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.02:09:56::SCWDomain::Building the domain :  standalone_microblaze_0
TRACE::2022-06-16.02:09:56::SCWMssOS::doing bsp build ... 
TRACE::2022-06-16.02:09:56::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-16.02:09:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-16.02:09:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-16.02:09:56::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.02:09:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.02:09:57::SCWMssOS::-Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.02:09:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.02:09:57::SCWMssOS::-Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.02:09:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.02:09:57::SCWMssOS::-Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.02:09:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.02:09:57::SCWMssOS:: -Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-16.02:09:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-16.02:09:57::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-16.02:09:57::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-16.02:09:57::SCWMssOS::l -Wextra"

TRACE::2022-06-16.02:09:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.02:09:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-16.02:09:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-16.02:09:57::SCWMssOS::all -Wextra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.02:09:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.02:09:58::SCWMssOS::xtra"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.02:09:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.02:09:58::SCWMssOS::xtra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.02:09:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.02:09:58::SCWMssOS::xtra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-16.02:09:58::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-16.02:09:58::SCWMssOS::extra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-16.02:09:58::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-16.02:09:58::SCWMssOS::ll -Wextra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-16.02:09:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-16.02:09:58::SCWMssOS::Wextra"

TRACE::2022-06-16.02:09:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.02:09:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.02:09:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.02:09:58::SCWMssOS:: -Wextra"

TRACE::2022-06-16.02:09:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-16.02:09:59::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-16.02:09:59::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-16.02:09:59::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-16.02:09:59::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-16.02:09:59::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-16.02:09:59::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/
TRACE::2022-06-16.02:09:59::SCWMssOS::lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_sc
TRACE::2022-06-16.02:09:59::SCWMssOS::rub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_s
TRACE::2022-06-16.02:09:59::SCWMssOS::elftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g
TRACE::2022-06-16.02:09:59::SCWMssOS::.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/
TRACE::2022-06-16.02:09:59::SCWMssOS::lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/x
TRACE::2022-06-16.02:09:59::SCWMssOS::uartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte
TRACE::2022-06-16.02:09:59::SCWMssOS::.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2022-06-16.02:09:59::SCWMssOS::range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_ha
TRACE::2022-06-16.02:09:59::SCWMssOS::ndler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microb
TRACE::2022-06-16.02:09:59::SCWMssOS::laze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interr
TRACE::2022-06-16.02:09:59::SCWMssOS::upts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram
TRACE::2022-06-16.02:09:59::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_d
TRACE::2022-06-16.02:09:59::SCWMssOS::cache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2022-06-16.02:09:59::SCWMssOS::e_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-16.02:09:59::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-16.02:09:59::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-16.02:09:59::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-16.02:09:59::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-16.02:09:59::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-16.02:10:00::SCWMssOS::'Finished building libraries'

TRACE::2022-06-16.02:10:02::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.02:10:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.02:10:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.02:10:04::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.02:10:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.02:10:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.02:10:04::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.02:10:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.02:10:04::SCWSystem::dir created 
TRACE::2022-06-16.02:10:04::SCWSystem::Writing the bif 
TRACE::2022-06-16.02:10:04::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.02:10:04::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.02:10:04::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.02:10:04::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:10:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:10:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:10:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:10:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:10:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:10:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.02:10:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.02:10:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:10:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:10:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:10:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:10:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.02:10:04::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.02:10:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:10:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:10:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:10:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.02:10:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.02:10:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:10:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:10:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:10:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:37::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.02:24:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.02:24:37::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:37::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.02:24:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.02:24:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:37::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.02:24:38::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.02:24:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.02:24:38::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.02:24:38::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:24:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:24:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:24:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.02:24:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:24:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:38::SCWReader::No isolation master present  
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-06-16.02:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.02:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:24:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.02:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:43::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:24:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:24:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:24:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:24:43::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:24:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-06-16.02:24:43::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:24:43::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-16.02:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.02:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:24:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.02:24:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.02:24:54::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.02:24:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.02:24:54::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.02:24:54::SCWSystem::Not a boot domain 
LOG::2022-06-16.02:24:54::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.02:24:54::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.02:24:54::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.02:24:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.02:24:54::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:54::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:54::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:54::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:24:54::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:24:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-16.02:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.02:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:24:54::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:54::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:24:54::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:54::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.02:24:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:24:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.02:24:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.02:24:54::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.02:24:54::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.02:24:54::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.02:25:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.02:25:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.02:25:00::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.02:25:00::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.02:25:00::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.02:25:00::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.02:25:00::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.02:25:00::SCWSystem::dir created 
TRACE::2022-06-16.02:25:00::SCWSystem::Writing the bif 
TRACE::2022-06-16.02:25:00::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.02:25:00::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.02:25:00::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.02:25:00::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:25:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:25:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:25:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:25:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:25:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:25:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-16.02:25:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.02:25:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:25:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:25:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:25:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:25:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.02:25:00::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.02:25:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:25:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:25:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:25:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-06-16.02:25:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.02:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:25:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:25:01::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:25:01::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:57::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.02:36:58::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.02:36:58::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.02:36:58::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.02:36:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.02:36:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:36:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.02:36:58::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:36:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.02:36:58::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:36:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:36:58::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:36:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.02:36:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:36:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:36:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:36:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:36:58::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:36:58::SCWReader::No isolation master present  
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-06-16.02:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-06-16.02:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:37:01::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.02:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:01::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:37:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:37:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:37:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:37:01::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:37:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2022-06-16.02:37:01::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:37:01::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-16.02:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-16.02:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:37:01::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.02:37:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.02:37:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.02:37:12::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.02:37:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.02:37:12::SCWSystem::Not a boot domain 
LOG::2022-06-16.02:37:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.02:37:12::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.02:37:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.02:37:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.02:37:12::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:12::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:12::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:12::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:12::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:12::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-16.02:37:12::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-16.02:37:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:12::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:12::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:37:12::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:12::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.02:37:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.02:37:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.02:37:12::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.02:37:12::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.02:37:12::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.02:37:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.02:37:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.02:37:18::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.02:37:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.02:37:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.02:37:18::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.02:37:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.02:37:18::SCWSystem::dir created 
TRACE::2022-06-16.02:37:18::SCWSystem::Writing the bif 
TRACE::2022-06-16.02:37:18::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.02:37:18::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.02:37:18::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.02:37:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:37:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:37:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:37:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-16.02:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-16.02:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:37:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.02:37:18::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.02:37:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:37:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:37:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-06-16.02:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-16.02:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:37:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:37:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:37:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.02:50:41::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.02:50:41::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.02:50:41::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.02:50:41::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.02:50:41::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:41::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.02:50:41::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:50:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.02:50:41::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:50:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:50:41::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:50:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.02:50:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:41::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:50:41::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:41::SCWReader::No isolation master present  
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:44::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-06-16.02:50:44::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-06-16.02:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:44::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:50:44::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.02:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:44::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:50:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:50:44::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:50:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.02:50:44::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.02:50:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-06-16.02:50:44::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.02:50:44::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:44::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:44::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-16.02:50:44::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-16.02:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:44::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:50:44::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.02:50:58::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.02:50:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.02:50:58::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.02:50:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.02:50:58::SCWSystem::Not a boot domain 
LOG::2022-06-16.02:50:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.02:50:58::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.02:50:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.02:50:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.02:50:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:50:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:50:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:50:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-16.02:50:58::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-16.02:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:50:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:58::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:50:58::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:58::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.02:50:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:50:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.02:50:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.02:50:58::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.02:50:58::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.02:50:58::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.02:51:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.02:51:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.02:51:02::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.02:51:02::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.02:51:02::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.02:51:02::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.02:51:02::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.02:51:02::SCWSystem::dir created 
TRACE::2022-06-16.02:51:02::SCWSystem::Writing the bif 
TRACE::2022-06-16.02:51:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.02:51:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.02:51:02::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.02:51:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:51:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.02:51:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.02:51:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.02:51:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:51:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:51:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-16.02:51:02::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-16.02:51:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:51:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:51:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:51:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:51:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.02:51:02::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.02:51:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.02:51:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.02:51:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.02:51:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-06-16.02:51:02::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-16.02:51:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.02:51:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.02:51:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.02:51:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:01:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:01:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:01:59::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:02:02::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.09:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:02:02::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:02::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:02::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:02::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:02:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:02:03::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:02:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:02:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:02:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:02:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:02:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.09:02:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.09:02:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:03::SCWReader::No isolation master present  
TRACE::2022-06-16.09:02:11::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.09:02:11::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.09:02:11::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.09:02:11::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:02:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:02:11::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:02:11::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:02:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:02:11::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:02:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:02:11::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:02:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:02:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:11::SCWReader::No isolation master present  
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-16.09:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.09:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.09:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:14::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:02:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:02:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:02:14::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:02:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-06-16.09:02:14::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:02:14::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.09:02:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.09:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.09:02:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.09:02:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.09:02:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.09:02:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.09:02:25::SCWSystem::Not a boot domain 
LOG::2022-06-16.09:02:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.09:02:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.09:02:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.09:02:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.09:02:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.09:02:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.09:02:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:25::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:25::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:25::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.09:02:25::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.09:02:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.09:02:25::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.09:02:25::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.09:02:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.09:02:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.09:02:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.09:02:30::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.09:02:30::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.09:02:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.09:02:30::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.09:02:30::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.09:02:30::SCWSystem::dir created 
TRACE::2022-06-16.09:02:30::SCWSystem::Writing the bif 
TRACE::2022-06-16.09:02:30::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.09:02:30::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.09:02:30::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.09:02:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:02:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:02:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.09:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.09:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.09:02:30::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.09:02:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:02:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.09:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.09:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:02:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:02:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:02:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:42::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.09:22:42::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.09:22:42::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:42::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.09:22:42::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.09:22:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:42::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:22:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:22:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:22:43::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:22:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:22:43::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:22:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:22:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:22:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:43::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:43::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:22:43::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:43::SCWReader::No isolation master present  
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.09:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.09:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:45::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:45::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:22:45::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-06-16.09:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:45::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:22:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:22:45::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:22:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:22:45::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:22:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-06-16.09:22:46::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:22:46::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:22:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.09:22:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.09:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:22:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.09:22:58::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.09:22:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.09:22:58::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.09:22:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.09:22:58::SCWSystem::Not a boot domain 
LOG::2022-06-16.09:22:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.09:22:58::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.09:22:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.09:22:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.09:22:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:22:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:22:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.09:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.09:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:22:58::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:58::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:22:58::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:58::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.09:22:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:22:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.09:22:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.09:22:58::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.09:22:58::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.09:22:58::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.09:23:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.09:23:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.09:23:03::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.09:23:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.09:23:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.09:23:03::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.09:23:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.09:23:03::SCWSystem::dir created 
TRACE::2022-06-16.09:23:03::SCWSystem::Writing the bif 
TRACE::2022-06-16.09:23:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.09:23:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.09:23:03::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.09:23:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:23:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:23:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:23:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:23:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:23:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.09:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.09:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:23:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:23:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:23:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:23:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.09:23:04::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.09:23:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:23:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:23:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-06-16.09:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-06-16.09:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:23:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:23:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:23:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.09:42:15::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.09:42:15::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.09:42:15::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:42:15::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:42:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:15::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:42:15::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:42:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:42:15::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:42:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:42:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:42:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:42:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:15::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:16::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:16::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:16::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:16::SCWReader::No isolation master present  
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-06-16.09:42:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-06-16.09:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-06-16.09:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:42:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:42:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:42:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:42:18::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:42:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-06-16.09:42:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:42:19::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:42:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-16.09:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-16.09:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.09:42:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.09:42:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.09:42:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.09:42:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.09:42:31::SCWSystem::Not a boot domain 
LOG::2022-06-16.09:42:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.09:42:31::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.09:42:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.09:42:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.09:42:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-16.09:42:31::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-16.09:42:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:31::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.09:42:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.09:42:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.09:42:31::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.09:42:31::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.09:42:31::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.09:42:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.09:42:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.09:42:38::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.09:42:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.09:42:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.09:42:38::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.09:42:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.09:42:38::SCWSystem::dir created 
TRACE::2022-06-16.09:42:38::SCWSystem::Writing the bif 
TRACE::2022-06-16.09:42:38::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.09:42:38::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.09:42:38::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.09:42:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:42:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:42:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:42:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-16.09:42:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-16.09:42:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.09:42:38::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.09:42:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:42:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:42:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:42:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-06-16.09:42:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-06-16.09:42:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:42:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:42:38::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:42:38::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.09:43:00::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.09:43:00::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.09:43:00::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:43:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:43:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:43:00::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:43:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:43:00::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:43:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:43:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:43:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:43:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:00::SCWReader::No isolation master present  
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:03::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-06-16.09:43:03::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-06-16.09:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2022-06-16.09:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:43:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:43:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:43:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:43:03::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:43:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2022-06-16.09:43:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:43:03::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-16.09:43:03::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-16.09:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.09:43:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.09:43:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.09:43:12::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.09:43:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.09:43:12::SCWSystem::Not a boot domain 
LOG::2022-06-16.09:43:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.09:43:12::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.09:43:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.09:43:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.09:43:12::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:12::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:12::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:12::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:12::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:12::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-16.09:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-16.09:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:12::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:12::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:12::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:12::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.09:43:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.09:43:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.09:43:12::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.09:43:12::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.09:43:12::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.09:43:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.09:43:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.09:43:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.09:43:13::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.09:43:13::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.09:43:13::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.09:43:13::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.09:43:13::SCWSystem::dir created 
TRACE::2022-06-16.09:43:13::SCWSystem::Writing the bif 
TRACE::2022-06-16.09:43:13::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.09:43:13::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.09:43:13::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.09:43:13::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:43:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:43:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:43:13::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:13::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:13::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:13::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:13::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:13::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-16.09:43:13::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-16.09:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:13::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:13::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:13::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.09:43:13::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.09:43:14::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:14::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:14::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:14::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:43:14::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:43:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-06-16.09:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-06-16.09:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:43:14::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:43:14::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:43:14::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:48::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.09:56:48::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.09:56:48::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:48::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.09:56:48::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.09:56:48::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:48::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:48::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:49::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:49::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:49::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:49::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:56:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.09:56:50::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.09:56:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:56:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.09:56:51::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:56:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.09:56:51::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:56:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:56:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.09:56:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.09:56:51::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:51::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:51::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:51::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:56:51::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:56:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:56:51::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:56:51::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:56:51::SCWReader::No isolation master present  
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2022-06-16.09:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2022-06-16.09:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:16::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:16::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:57:16::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_17
TRACE::2022-06-16.09:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:16::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:57:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:57:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:57:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.09:57:16::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.09:57:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2022-06-16.09:57:17::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.09:57:17::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:57:17::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:17::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:17::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:17::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:17::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:17::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-16.09:57:17::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-16.09:57:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:17::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:17::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:57:17::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.09:57:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.09:57:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.09:57:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.09:57:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.09:57:28::SCWSystem::Not a boot domain 
LOG::2022-06-16.09:57:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.09:57:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.09:57:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.09:57:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.09:57:28::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:28::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:28::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:28::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:28::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:28::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-16.09:57:28::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-16.09:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:28::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:28::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:57:28::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:28::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.09:57:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.09:57:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.09:57:28::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.09:57:28::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.09:57:28::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.09:57:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.09:57:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.09:57:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.09:57:34::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.09:57:34::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.09:57:34::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.09:57:34::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.09:57:34::SCWSystem::dir created 
TRACE::2022-06-16.09:57:35::SCWSystem::Writing the bif 
TRACE::2022-06-16.09:57:35::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.09:57:35::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.09:57:35::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.09:57:35::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.09:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.09:57:35::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.09:57:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-16.09:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-16.09:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:57:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.09:57:35::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.09:57:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.09:57:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.09:57:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.09:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-06-16.09:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-06-16.09:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.09:57:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.09:57:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.09:57:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:04::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.10:58:04::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.10:58:04::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:05::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.10:58:05::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.10:58:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:05::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.10:58:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.10:58:06::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.10:58:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:06::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:06::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.10:58:06::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.10:58:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.10:58:06::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.10:58:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.10:58:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.10:58:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.10:58:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.10:58:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:07::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:07::SCWReader::No isolation master present  
TRACE::2022-06-16.10:58:09::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:09::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:09::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.10:58:09::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:10::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-06-16.10:58:10::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-06-16.10:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_21
TRACE::2022-06-16.10:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:10::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.10:58:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.10:58:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.10:58:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.10:58:10::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.10:58:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2022-06-16.10:58:10::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.10:58:10::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:10::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2022-06-16.10:58:10::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2022-06-16.10:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:10::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:10::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d4f85453bd107b0249481ff5948f28e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.10:58:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.10:58:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.10:58:24::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.10:58:24::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.10:58:24::SCWSystem::Not a boot domain 
LOG::2022-06-16.10:58:24::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.10:58:24::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.10:58:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.10:58:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.10:58:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2022-06-16.10:58:24::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2022-06-16.10:58:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:24::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.10:58:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:27::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-16.10:58:43::SCWMssOS::doing bsp build ... 
TRACE::2022-06-16.10:58:43::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-16.10:58:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-16.10:58:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-16.10:58:43::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.10:58:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.10:58:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.10:58:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.10:58:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.10:58:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.10:58:43::SCWMssOS::-Wextra"

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.10:58:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.10:58:43::SCWMssOS:: -Wextra"

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-16.10:58:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-16.10:58:43::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-16.10:58:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.10:58:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-16.10:58:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-16.10:58:43::SCWMssOS::l -Wextra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-16.10:58:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-16.10:58:44::SCWMssOS::all -Wextra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.10:58:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.10:58:44::SCWMssOS::xtra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.10:58:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.10:58:44::SCWMssOS::xtra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.10:58:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.10:58:44::SCWMssOS::xtra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-16.10:58:44::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-16.10:58:44::SCWMssOS::extra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-16.10:58:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-16.10:58:44::SCWMssOS::ll -Wextra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-16.10:58:44::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-16.10:58:44::SCWMssOS::Wextra"

TRACE::2022-06-16.10:58:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.10:58:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.10:58:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.10:58:44::SCWMssOS:: -Wextra"

TRACE::2022-06-16.10:58:46::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-16.10:58:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-16.10:58:50::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-16.10:58:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-16.10:58:50::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-16.10:58:50::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-16.10:58:50::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-16.10:58:50::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-16.10:58:50::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-16.10:58:50::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-16.10:58:50::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-16.10:58:50::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-16.10:58:50::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-16.10:58:50::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-16.10:58:50::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-16.10:58:50::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-16.10:58:50::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-16.10:58:50::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-16.10:58:50::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-16.10:58:50::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-16.10:58:50::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-16.10:58:50::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-16.10:58:50::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-16.10:58:50::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-16.10:58:50::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-16.10:58:50::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-16.10:58:50::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-16.10:58:50::SCWMssOS::'Finished building libraries'

TRACE::2022-06-16.10:58:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.10:58:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.10:58:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.10:58:53::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.10:58:53::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.10:58:53::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.10:58:53::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.10:58:53::SCWSystem::dir created 
TRACE::2022-06-16.10:58:53::SCWSystem::Writing the bif 
TRACE::2022-06-16.10:58:53::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.10:58:53::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.10:58:53::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.10:58:53::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.10:58:53::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-16.10:58:53::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-16.10:58:53::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-16.10:58:53::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-16.10:58:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.10:58:53::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.10:58:53::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:53::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2022-06-16.10:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2022-06-16.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:53::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:53::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.10:58:53::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.10:58:53::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.10:58:53::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.10:58:53::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.10:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2022-06-16.10:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2022-06-16.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.10:58:53::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.10:58:53::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.10:58:53::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:56::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.11:10:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.11:10:57::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.11:10:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.11:10:57::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.11:10:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:10:57::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.11:10:57::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:10:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.11:10:57::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:10:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:10:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:10:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.11:10:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:10:57::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:10:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:10:57::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:10:57::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:10:57::SCWReader::No isolation master present  
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:11:00::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-06-16.11:11:00::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-06-16.11:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:11:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_25
TRACE::2022-06-16.11:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:00::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:11:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:11:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:11:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:11:00::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:11:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2022-06-16.11:11:00::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:11:00::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-06-16.11:11:00::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-06-16.11:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:11:00::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.11:11:10::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.11:11:10::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.11:11:11::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.11:11:11::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.11:11:11::SCWSystem::Not a boot domain 
LOG::2022-06-16.11:11:11::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.11:11:11::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.11:11:11::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.11:11:11::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.11:11:11::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:11::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:11::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:11::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:11::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-06-16.11:11:11::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-06-16.11:11:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:11::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:11::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:11:11::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:11::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.11:11:11::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.11:11:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.11:11:11::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.11:11:11::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.11:11:11::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.11:11:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.11:11:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.11:11:19::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.11:11:19::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.11:11:19::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.11:11:19::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.11:11:19::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.11:11:19::SCWSystem::dir created 
TRACE::2022-06-16.11:11:19::SCWSystem::Writing the bif 
TRACE::2022-06-16.11:11:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.11:11:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.11:11:19::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.11:11:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:11:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:11:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-06-16.11:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-06-16.11:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:11:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.11:11:19::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.11:11:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:11:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:11:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-06-16.11:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-06-16.11:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:11:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:11:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:11:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:15::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.11:27:15::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.11:27:15::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:15::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.11:27:15::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.11:27:16::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.11:27:16::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:16::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.11:27:16::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:27:16::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.11:27:16::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:27:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:27:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:27:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.11:27:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:16::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:16::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:16::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:16::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:16::SCWReader::No isolation master present  
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:19::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-06-16.11:27:19::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-06-16.11:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_29
TRACE::2022-06-16.11:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:27:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:27:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:27:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:27:19::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:27:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2022-06-16.11:27:19::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:27:19::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:19::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:19::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2022-06-16.11:27:19::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2022-06-16.11:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:19::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:19::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.11:27:30::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.11:27:30::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.11:27:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.11:27:30::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.11:27:30::SCWSystem::Not a boot domain 
LOG::2022-06-16.11:27:30::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.11:27:30::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.11:27:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.11:27:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.11:27:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2022-06-16.11:27:30::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2022-06-16.11:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:30::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.11:27:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.11:27:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.11:27:30::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.11:27:30::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.11:27:30::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.11:27:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.11:27:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.11:27:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.11:27:37::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.11:27:37::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.11:27:37::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.11:27:37::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.11:27:37::SCWSystem::dir created 
TRACE::2022-06-16.11:27:37::SCWSystem::Writing the bif 
TRACE::2022-06-16.11:27:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.11:27:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.11:27:37::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.11:27:37::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:27:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:27:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:27:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2022-06-16.11:27:37::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2022-06-16.11:27:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:37::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:37::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:37::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.11:27:37::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.11:27:37::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:27:37::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:27:37::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:27:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2022-06-16.11:27:37::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2022-06-16.11:27:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:27:37::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:27:37::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:27:37::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:22::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.11:40:22::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.11:40:22::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:22::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.11:40:22::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.11:40:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:22::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.11:40:23::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.11:40:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.11:40:23::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:40:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.11:40:23::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:40:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:40:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.11:40:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:23::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:23::SCWReader::No isolation master present  
TRACE::2022-06-16.11:40:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:25::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:40:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-06-16.11:40:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-06-16.11:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_33
TRACE::2022-06-16.11:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:26::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:40:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:40:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:40:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.11:40:26::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.11:40:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_34
TRACE::2022-06-16.11:40:26::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.11:40:26::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:26::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:26::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-06-16.11:40:26::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-06-16.11:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:26::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:26::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.11:40:38::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.11:40:38::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.11:40:39::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.11:40:39::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.11:40:39::SCWSystem::Not a boot domain 
LOG::2022-06-16.11:40:39::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.11:40:39::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.11:40:39::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.11:40:39::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.11:40:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-06-16.11:40:39::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-06-16.11:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:39::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:39::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:39::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:39::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.11:40:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.11:40:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.11:40:39::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.11:40:39::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.11:40:39::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.11:40:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.11:40:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.11:40:45::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.11:40:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.11:40:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.11:40:45::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.11:40:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.11:40:45::SCWSystem::dir created 
TRACE::2022-06-16.11:40:45::SCWSystem::Writing the bif 
TRACE::2022-06-16.11:40:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.11:40:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.11:40:45::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.11:40:45::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.11:40:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.11:40:45::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.11:40:45::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:45::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:45::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:45::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:45::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:45::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-06-16.11:40:45::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-06-16.11:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:45::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:45::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:45::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.11:40:45::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.11:40:46::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:46::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:46::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:46::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.11:40:46::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.11:40:46::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.11:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-06-16.11:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-06-16.11:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.11:40:46::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.11:40:46::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.11:40:46::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:38::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.12:00:38::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.12:00:38::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:38::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.12:00:39::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.12:00:39::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.12:00:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:39::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.12:00:39::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:00:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.12:00:39::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:00:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:00:39::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:00:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.12:00:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:39::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:00:39::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:39::SCWReader::No isolation master present  
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:42::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-06-16.12:00:42::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-06-16.12:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:42::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:00:42::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::update - Opened existing hwdb design_1_wrapper_37
TRACE::2022-06-16.12:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:42::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:00:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:00:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:00:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:00:42::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:00:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_38
TRACE::2022-06-16.12:00:42::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:00:42::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:42::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:42::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2022-06-16.12:00:42::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2022-06-16.12:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:42::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:00:42::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.12:00:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.12:00:54::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.12:00:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.12:00:54::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.12:00:54::SCWSystem::Not a boot domain 
LOG::2022-06-16.12:00:54::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.12:00:54::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.12:00:54::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.12:00:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.12:00:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:00:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:00:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2022-06-16.12:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2022-06-16.12:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:00:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:00:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:55::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.12:00:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:00:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.12:00:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.12:00:55::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.12:00:55::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.12:00:55::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.12:01:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.12:01:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.12:01:02::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.12:01:02::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.12:01:02::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.12:01:02::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.12:01:02::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.12:01:02::SCWSystem::dir created 
TRACE::2022-06-16.12:01:02::SCWSystem::Writing the bif 
TRACE::2022-06-16.12:01:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.12:01:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.12:01:02::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.12:01:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:01:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:01:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:01:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:01:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:01:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2022-06-16.12:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2022-06-16.12:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:01:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:01:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:01:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:01:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.12:01:02::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.12:01:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:01:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:01:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2022-06-16.12:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2022-06-16.12:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:01:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:01:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:01:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:21::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.12:14:21::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.12:14:21::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:21::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.12:14:21::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.12:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:21::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.12:14:22::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.12:14:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.12:14:22::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:14:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.12:14:22::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:14:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:14:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:14:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.12:14:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:22::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:22::SCWReader::No isolation master present  
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:24::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-06-16.12:14:24::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-06-16.12:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_41
TRACE::2022-06-16.12:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:24::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:14:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:14:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:14:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:14:24::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:14:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2022-06-16.12:14:24::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:14:24::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:24::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2022-06-16.12:14:24::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2022-06-16.12:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:24::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:24::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.12:14:34::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.12:14:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.12:14:34::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.12:14:34::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.12:14:34::SCWSystem::Not a boot domain 
LOG::2022-06-16.12:14:34::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.12:14:34::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.12:14:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.12:14:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.12:14:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2022-06-16.12:14:34::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2022-06-16.12:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:34::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:34::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:34::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:34::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.12:14:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.12:14:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.12:14:34::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.12:14:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.12:14:34::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.12:14:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.12:14:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.12:14:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.12:14:41::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.12:14:41::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.12:14:41::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.12:14:41::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.12:14:41::SCWSystem::dir created 
TRACE::2022-06-16.12:14:41::SCWSystem::Writing the bif 
TRACE::2022-06-16.12:14:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.12:14:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.12:14:41::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.12:14:41::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:14:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:14:41::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:14:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2022-06-16.12:14:41::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2022-06-16.12:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:41::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:41::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:41::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.12:14:41::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.12:14:41::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:14:41::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:14:41::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:14:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2022-06-16.12:14:41::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2022-06-16.12:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:14:41::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:14:41::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:14:41::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:01::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.12:32:01::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.12:32:01::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:01::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.12:32:01::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.12:32:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:01::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.12:32:02::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.12:32:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.12:32:02::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:32:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.12:32:02::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:32:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:32:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:32:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.12:32:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:02::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:02::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:02::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:02::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:02::SCWReader::No isolation master present  
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:04::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-06-16.12:32:04::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-06-16.12:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_45
TRACE::2022-06-16.12:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:04::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:32:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:32:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:32:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.12:32:04::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.12:32:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_46
TRACE::2022-06-16.12:32:05::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.12:32:05::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:32:05::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:05::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:05::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:05::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:05::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:05::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2022-06-16.12:32:05::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2022-06-16.12:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:05::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:05::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:05::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-16.12:32:16::SCWMssOS::cleaning the bsp 
TRACE::2022-06-16.12:32:16::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-16.12:32:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-16.12:32:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-16.12:32:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-16.12:32:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-16.12:32:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-16.12:32:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-16.12:32:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-16.12:32:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-16.12:32:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.12:32:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.12:32:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.12:32:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.12:32:25::SCWSystem::Not a boot domain 
LOG::2022-06-16.12:32:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.12:32:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.12:32:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.12:32:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.12:32:25::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:25::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:25::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:25::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:25::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:25::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2022-06-16.12:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2022-06-16.12:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:25::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:25::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:25::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:25::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.12:32:25::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.12:32:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.12:32:25::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-16.12:32:25::SCWMssOS::doing bsp build ... 
TRACE::2022-06-16.12:32:25::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-16.12:32:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-16.12:32:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-16.12:32:25::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.12:32:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.12:32:26::SCWMssOS::-Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.12:32:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.12:32:26::SCWMssOS::-Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-16.12:32:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-16.12:32:26::SCWMssOS::-Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.12:32:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.12:32:26::SCWMssOS:: -Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-16.12:32:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-16.12:32:26::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-16.12:32:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-16.12:32:26::SCWMssOS::l -Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-16.12:32:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-16.12:32:26::SCWMssOS::all -Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.12:32:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.12:32:26::SCWMssOS::xtra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.12:32:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.12:32:26::SCWMssOS::xtra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-16.12:32:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-16.12:32:26::SCWMssOS::xtra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-16.12:32:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-16.12:32:26::SCWMssOS::extra"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-16.12:32:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-16.12:32:26::SCWMssOS::ll -Wextra"

TRACE::2022-06-16.12:32:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-16.12:32:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-16.12:32:27::SCWMssOS::Wextra"

TRACE::2022-06-16.12:32:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-16.12:32:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-16.12:32:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-16.12:32:27::SCWMssOS:: -Wextra"

TRACE::2022-06-16.12:32:27::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-16.12:32:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-16.12:32:32::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-16.12:32:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-16.12:32:32::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-16.12:32:32::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-16.12:32:32::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-16.12:32:32::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-16.12:32:32::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-16.12:32:32::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-16.12:32:32::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-16.12:32:32::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-16.12:32:32::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-16.12:32:32::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-16.12:32:32::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-16.12:32:32::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-16.12:32:32::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-16.12:32:32::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-16.12:32:32::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-16.12:32:32::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-16.12:32:32::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-16.12:32:32::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-16.12:32:32::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-16.12:32:32::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-16.12:32:32::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-16.12:32:32::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-16.12:32:32::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-16.12:32:32::SCWMssOS::'Finished building libraries'

TRACE::2022-06-16.12:32:34::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.12:32:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.12:32:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.12:32:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.12:32:35::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.12:32:35::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.12:32:35::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.12:32:35::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.12:32:36::SCWSystem::dir created 
TRACE::2022-06-16.12:32:36::SCWSystem::Writing the bif 
TRACE::2022-06-16.12:32:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.12:32:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.12:32:36::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.12:32:36::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.12:32:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.12:32:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.12:32:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2022-06-16.12:32:36::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2022-06-16.12:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.12:32:36::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.12:32:36::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.12:32:36::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.12:32:36::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.12:32:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2022-06-16.12:32:36::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2022-06-16.12:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.12:32:36::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.12:32:36::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.12:32:36::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:00:59::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.13:00:59::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.13:01:00::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:00::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.13:01:00::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:01:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.13:01:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.13:01:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:00::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:00::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:00::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.13:01:00::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:00::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:01:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.13:01:01::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:01:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:01:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.13:01:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.13:01:01::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:01::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:01::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:01::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:01::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:01::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:01::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:01::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:01::SCWReader::No isolation master present  
TRACE::2022-06-16.13:01:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:03::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:01:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-06-16.13:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-06-16.13:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_49
TRACE::2022-06-16.13:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:04::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:01:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:01:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:01:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:01:04::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:01:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_50
TRACE::2022-06-16.13:01:04::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:01:04::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:04::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-06-16.13:01:04::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-06-16.13:01:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:04::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:04::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.13:01:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.13:01:20::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.13:01:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.13:01:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.13:01:21::SCWSystem::Not a boot domain 
LOG::2022-06-16.13:01:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.13:01:21::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.13:01:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.13:01:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.13:01:21::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:21::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:21::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:21::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:21::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-06-16.13:01:21::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-06-16.13:01:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:21::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:21::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:21::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:21::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.13:01:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.13:01:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.13:01:21::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.13:01:21::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.13:01:21::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.13:01:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.13:01:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.13:01:30::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.13:01:30::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.13:01:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.13:01:30::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.13:01:30::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.13:01:30::SCWSystem::dir created 
TRACE::2022-06-16.13:01:30::SCWSystem::Writing the bif 
TRACE::2022-06-16.13:01:30::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.13:01:30::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.13:01:30::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.13:01:30::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:01:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:01:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:01:30::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:30::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:30::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-06-16.13:01:30::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-06-16.13:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:30::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:30::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:30::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.13:01:30::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.13:01:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:01:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:01:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:01:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-06-16.13:01:31::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-06-16.13:01:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:01:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:01:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:01:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:27::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:27::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:27::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:30::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:30::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:18:30::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.13:18:31::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:18:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.13:18:31::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:18:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:18:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.13:18:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:31::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:31::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:31::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:31::SCWReader::No isolation master present  
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-06-16.13:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-06-16.13:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:34::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:34::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-16.13:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:34::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:18:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:18:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:18:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:18:34::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:18:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-06-16.13:18:34::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:18:34::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.13:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.13:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:34::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:34::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.13:18:50::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.13:18:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.13:18:50::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.13:18:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.13:18:50::SCWSystem::Not a boot domain 
LOG::2022-06-16.13:18:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.13:18:50::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.13:18:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.13:18:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.13:18:50::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:50::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:50::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:50::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:50::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:50::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.13:18:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.13:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:50::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:50::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:50::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:50::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.13:18:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.13:18:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.13:18:50::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.13:18:50::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.13:18:50::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.13:18:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.13:18:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.13:18:55::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.13:18:55::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.13:18:55::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.13:18:55::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.13:18:55::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.13:18:55::SCWSystem::dir created 
TRACE::2022-06-16.13:18:55::SCWSystem::Writing the bif 
TRACE::2022-06-16.13:18:55::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.13:18:55::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.13:18:55::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.13:18:55::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:18:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:18:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:18:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.13:18:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.13:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.13:18:55::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.13:18:55::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:18:55::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:18:55::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-06-16.13:18:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-06-16.13:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:18:55::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:18:55::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:18:55::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWPlatform::Clearing the existing platform
TRACE::2022-06-16.13:19:20::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-16.13:19:20::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWSystem::Clearing the domains completed.
TRACE::2022-06-16.13:19:20::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Removing the HwDB with name D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-16.13:19:20::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-16.13:19:20::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:20::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-16.13:19:20::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:19:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-16.13:19:20::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:19:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:19:20::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:19:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-16.13:19:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:20::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:20::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:20::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:20::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:20::SCWReader::No isolation master present  
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform location is D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-06-16.13:19:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-06-16.13:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:22::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:22::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:22::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2022-06-16.13:19:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:22::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:19:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:19:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:19:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2022-06-16.13:19:22::SCWMssOS::Removing the swdes entry for  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:22::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:22::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-16.13:19:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-06-16.13:19:23::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-16.13:19:23::SCWMssOS::Writing the mss file completed D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:19:23::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:23::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:23::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:23::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:23::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.13:19:23::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.13:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:23::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:23::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:23::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-16.13:19:34::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-16.13:19:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-16.13:19:34::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-16.13:19:34::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-16.13:19:34::SCWSystem::Not a boot domain 
LOG::2022-06-16.13:19:34::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-16.13:19:34::SCWDomain::Generating domain artifcats
TRACE::2022-06-16.13:19:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-16.13:19:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-16.13:19:34::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:34::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:34::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:34::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:34::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:34::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.13:19:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.13:19:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:34::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:34::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:34::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:34::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-16.13:19:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-16.13:19:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-16.13:19:34::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-06-16.13:19:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-16.13:19:34::SCWMssOS::Copying to export directory.
TRACE::2022-06-16.13:19:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-16.13:19:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-16.13:19:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-16.13:19:35::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-16.13:19:35::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-16.13:19:35::SCWPlatform::Started preparing the platform 
TRACE::2022-06-16.13:19:35::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-16.13:19:35::SCWSystem::dir created 
TRACE::2022-06-16.13:19:35::SCWSystem::Writing the bif 
TRACE::2022-06-16.13:19:35::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-16.13:19:35::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-16.13:19:35::SCWPlatform::Completed generating the platform
TRACE::2022-06-16.13:19:35::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-16.13:19:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-16.13:19:35::SCWMssOS::Commit changes completed.
TRACE::2022-06-16.13:19:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.13:19:35::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.13:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-16.13:19:35::SCWPlatform::updated the xpfm file.
TRACE::2022-06-16.13:19:35::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-16.13:19:35::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-16.13:19:35::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-16.13:19:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-06-16.13:19:35::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-06-16.13:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-16.13:19:35::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-16.13:19:35::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-16.13:19:35::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:53::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:53::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:53::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-17.15:43:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-17.15:43:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-17.15:43:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:58::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:43:59::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-17.15:43:59::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-17.15:43:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-17.15:43:59::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-17.15:43:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-17.15:43:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-17.15:43:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-17.15:43:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-17.15:43:59::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:59::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:59::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:59::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:43:59::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:43:59::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:43:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:43:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:43:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:43:59::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-17.15:43:59::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:43:59::SCWReader::No isolation master present  
TRACE::2022-06-17.15:43:59::SCWMssOS::cleaning the bsp 
TRACE::2022-06-17.15:43:59::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-17.15:43:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-17.15:43:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-17.15:43:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-17.15:44:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-17.15:44:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-17.15:44:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-17.15:44:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-17.15:44:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-17.15:44:07::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-17.15:44:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-17.15:44:07::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-17.15:44:07::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-17.15:44:07::SCWSystem::Not a boot domain 
LOG::2022-06-17.15:44:07::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-17.15:44:07::SCWDomain::Generating domain artifcats
TRACE::2022-06-17.15:44:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-17.15:44:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-17.15:44:07::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:07::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:07::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:07::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:44:07::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:44:07::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:07::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-17.15:44:07::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:07::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-17.15:44:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-17.15:44:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-17.15:44:07::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-17.15:44:07::SCWMssOS::doing bsp build ... 
TRACE::2022-06-17.15:44:07::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-17.15:44:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-17.15:44:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-17.15:44:08::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-17.15:44:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-17.15:44:08::SCWMssOS::-Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-17.15:44:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-17.15:44:08::SCWMssOS::-Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-17.15:44:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-17.15:44:08::SCWMssOS::-Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-17.15:44:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-17.15:44:08::SCWMssOS:: -Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-17.15:44:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-17.15:44:08::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-17.15:44:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-17.15:44:08::SCWMssOS::l -Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-17.15:44:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-17.15:44:08::SCWMssOS::all -Wextra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-17.15:44:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-17.15:44:08::SCWMssOS::xtra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-17.15:44:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-17.15:44:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-17.15:44:08::SCWMssOS::xtra"

TRACE::2022-06-17.15:44:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-17.15:44:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-17.15:44:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-17.15:44:09::SCWMssOS::xtra"

TRACE::2022-06-17.15:44:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-17.15:44:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-17.15:44:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-17.15:44:09::SCWMssOS::extra"

TRACE::2022-06-17.15:44:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-17.15:44:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-17.15:44:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-17.15:44:09::SCWMssOS::ll -Wextra"

TRACE::2022-06-17.15:44:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-17.15:44:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-17.15:44:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-17.15:44:09::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-17.15:44:09::SCWMssOS::Wextra"

TRACE::2022-06-17.15:44:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-17.15:44:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-17.15:44:09::SCWMssOS:: -Wextra"

TRACE::2022-06-17.15:44:11::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-17.15:44:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-17.15:44:14::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-17.15:44:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-17.15:44:14::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-17.15:44:14::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-17.15:44:14::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-17.15:44:14::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-17.15:44:14::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-17.15:44:14::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-17.15:44:14::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-17.15:44:14::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-17.15:44:14::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-17.15:44:14::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-17.15:44:14::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-17.15:44:14::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-17.15:44:14::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-17.15:44:14::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-17.15:44:14::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-17.15:44:14::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-17.15:44:14::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-17.15:44:14::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-17.15:44:14::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-17.15:44:14::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-17.15:44:14::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-17.15:44:14::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-17.15:44:14::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-17.15:44:14::SCWMssOS::'Finished building libraries'

TRACE::2022-06-17.15:44:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-17.15:44:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-17.15:44:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-17.15:44:18::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-17.15:44:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-17.15:44:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-17.15:44:18::SCWPlatform::Started preparing the platform 
TRACE::2022-06-17.15:44:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-17.15:44:18::SCWSystem::dir created 
TRACE::2022-06-17.15:44:18::SCWSystem::Writing the bif 
TRACE::2022-06-17.15:44:18::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-17.15:44:18::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-17.15:44:18::SCWPlatform::Completed generating the platform
TRACE::2022-06-17.15:44:18::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-17.15:44:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-17.15:44:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-17.15:44:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:44:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:44:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:44:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:44:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-17.15:44:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-17.15:44:18::SCWPlatform::updated the xpfm file.
TRACE::2022-06-17.15:44:18::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-17.15:44:18::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-17.15:44:18::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-17.15:44:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-17.15:44:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-17.15:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-17.15:44:18::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-17.15:44:18::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-17.15:44:18::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:31::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:31::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:31::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:37::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-20.14:43:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-06-20.14:43:38::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-06-20.14:43:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:38::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:38::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-20.14:43:38::SCWMssOS::No sw design opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::mss exists loading the mss file  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::Opened the sw design from mss  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::Adding the swdes entry D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-06-20.14:43:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-20.14:43:38::SCWMssOS::Opened the sw design.  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-20.14:43:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-20.14:43:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-20.14:43:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-20.14:43:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-20.14:43:38::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:38::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:39::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:39::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:39::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:39::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:39::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:39::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-20.14:43:39::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:39::SCWReader::No isolation master present  
TRACE::2022-06-20.14:43:39::SCWMssOS::cleaning the bsp 
TRACE::2022-06-20.14:43:39::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2022-06-20.14:43:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-20.14:43:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-20.14:43:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-20.14:43:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-20.14:43:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-20.14:43:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-20.14:43:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-20.14:43:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-20.14:43:51::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-06-20.14:43:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-20.14:43:51::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-06-20.14:43:51::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-06-20.14:43:51::SCWSystem::Not a boot domain 
LOG::2022-06-20.14:43:51::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-06-20.14:43:51::SCWDomain::Generating domain artifcats
TRACE::2022-06-20.14:43:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-20.14:43:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-20.14:43:52::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:52::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:52::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:52::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:43:52::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:43:52::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:43:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:43:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:43:52::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:52::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-20.14:43:52::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:52::SCWMssOS::Completed writing the mss file at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-06-20.14:43:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:43:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-20.14:43:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-20.14:43:52::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-06-20.14:43:52::SCWMssOS::doing bsp build ... 
TRACE::2022-06-20.14:43:52::SCWMssOS::System Command Ran  D: & cd  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-06-20.14:43:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-20.14:43:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-20.14:43:52::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-20.14:43:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-20.14:43:52::SCWMssOS::-Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-20.14:43:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-20.14:43:52::SCWMssOS::-Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-20.14:43:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-20.14:43:52::SCWMssOS::-Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-20.14:43:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-20.14:43:52::SCWMssOS:: -Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-20.14:43:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-20.14:43:52::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-20.14:43:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-20.14:43:52::SCWMssOS::l -Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-20.14:43:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-20.14:43:52::SCWMssOS::all -Wextra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-20.14:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-20.14:43:52::SCWMssOS::xtra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-20.14:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-20.14:43:52::SCWMssOS::xtra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-20.14:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-20.14:43:52::SCWMssOS::xtra"

TRACE::2022-06-20.14:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-20.14:43:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-20.14:43:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-20.14:43:53::SCWMssOS::extra"

TRACE::2022-06-20.14:43:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-20.14:43:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-20.14:43:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-20.14:43:53::SCWMssOS::ll -Wextra"

TRACE::2022-06-20.14:43:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-20.14:43:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-20.14:43:53::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-20.14:43:53::SCWMssOS::Wextra"

TRACE::2022-06-20.14:43:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-20.14:43:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-20.14:43:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-20.14:43:53::SCWMssOS:: -Wextra"

TRACE::2022-06-20.14:43:54::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-20.14:43:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-20.14:43:58::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-20.14:43:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-20.14:43:58::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-20.14:43:58::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-20.14:43:58::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-20.14:43:58::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microbla
TRACE::2022-06-20.14:43:58::SCWMssOS::ze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microbl
TRACE::2022-06-20.14:43:58::SCWMssOS::aze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mic
TRACE::2022-06-20.14:43:58::SCWMssOS::roblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o 
TRACE::2022-06-20.14:43:58::SCWMssOS::microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/
TRACE::2022-06-20.14:43:58::SCWMssOS::lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/
TRACE::2022-06-20.14:43:58::SCWMssOS::xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2022-06-20.14:43:58::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/mi
TRACE::2022-06-20.14:43:58::SCWMssOS::croblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2022-06-20.14:43:58::SCWMssOS::blaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microbl
TRACE::2022-06-20.14:43:58::SCWMssOS::aze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xio.
TRACE::2022-06-20.14:43:58::SCWMssOS::o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze
TRACE::2022-06-20.14:43:58::SCWMssOS::_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib
TRACE::2022-06-20.14:43:58::SCWMssOS::/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microb
TRACE::2022-06-20.14:43:58::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2022-06-20.14:43:58::SCWMssOS::lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/
TRACE::2022-06-20.14:43:58::SCWMssOS::xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o micro
TRACE::2022-06-20.14:43:58::SCWMssOS::blaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaz
TRACE::2022-06-20.14:43:58::SCWMssOS::e_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit
TRACE::2022-06-20.14:43:58::SCWMssOS::.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-20.14:43:58::SCWMssOS::'Finished building libraries'

TRACE::2022-06-20.14:44:01::SCWMssOS::Copying to export directory.
TRACE::2022-06-20.14:44:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-20.14:44:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-20.14:44:03::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-06-20.14:44:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-06-20.14:44:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-06-20.14:44:03::SCWPlatform::Started preparing the platform 
TRACE::2022-06-20.14:44:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-06-20.14:44:03::SCWSystem::dir created 
TRACE::2022-06-20.14:44:03::SCWSystem::Writing the bif 
TRACE::2022-06-20.14:44:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-20.14:44:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-20.14:44:03::SCWPlatform::Completed generating the platform
TRACE::2022-06-20.14:44:03::SCWMssOS::Saving the mss changes D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:44:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-20.14:44:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-20.14:44:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-20.14:44:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:44:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:44:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:44:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:44:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:44:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-20.14:44:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:44:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/CR/Projeto/MB_LSFR_RandomNumber/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a74762095df1af5a70a00e40f3f4a4e0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-20.14:44:03::SCWPlatform::updated the xpfm file.
TRACE::2022-06-20.14:44:03::SCWPlatform::Trying to open the hw design at D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA given D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA absoulate path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform::DSA directory D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw
TRACE::2022-06-20.14:44:03::SCWPlatform:: Platform Path D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-06-20.14:44:03::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-06-20.14:44:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-06-20.14:44:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-06-20.14:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-20.14:44:03::SCWMssOS::Checking the sw design at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-06-20.14:44:03::SCWMssOS::DEBUG:  swdes dump  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-06-20.14:44:03::SCWMssOS::Sw design exists and opened at  D:/CR/Projeto/MB_LSFR_RandomNumber/VitisProject/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
