
Incubadora_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf40  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006fc  0800c110  0800c110  0001c110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c80c  0800c80c  00020264  2**0
                  CONTENTS
  4 .ARM          00000008  0800c80c  0800c80c  0001c80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c814  0800c814  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c814  0800c814  0001c814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c818  0800c818  0001c818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800c81c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004270  20000264  0800ca80  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044d4  0800ca80  000244d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002694e  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004904  00000000  00000000  00046be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f8  00000000  00000000  0004b4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001880  00000000  00000000  0004cee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b1a  00000000  00000000  0004e760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea1b  00000000  00000000  0007527a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df4f9  00000000  00000000  00093c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017318e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d0c  00000000  00000000  001731e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000264 	.word	0x20000264
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c0f8 	.word	0x0800c0f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000268 	.word	0x20000268
 800020c:	0800c0f8 	.word	0x0800c0f8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <start_timer>:
#include "utils.h"

extern SemaphoreHandle_t xDHTMutex;

/*Funcion para iniciar el timer*/
void start_timer(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim12);
 8000f84:	4802      	ldr	r0, [pc, #8]	; (8000f90 <start_timer+0x10>)
 8000f86:	f004 fe0b 	bl	8005ba0 <HAL_TIM_Base_Start>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200043c0 	.word	0x200043c0

08000f94 <reset_timer>:

/*Funcion para resetar el timer*/
void reset_timer(void){
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim12,0);  // set the counter value a 0
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <reset_timer+0x18>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	200043c0 	.word	0x200043c0

08000fb0 <read_timer>:

/*Retorna el valor actual del timer 1*/
uint32_t read_timer(void){
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim12);	//el tim no para en el debug. Ac lo leo. En 2^16 se recarga solo
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <read_timer+0x14>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	200043c0 	.word	0x200043c0

08000fc8 <toggle_pin_mode>:


/*cambia el modo del pin de input a output y viceversa*/
void toggle_pin_mode(uint8_t mode) { //1 output 0 input
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
    static uint8_t current_mode = 1; // Empieza en Output
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 030c 	add.w	r3, r7, #12
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_Pin;
 8000fe2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fe6:	60fb      	str	r3, [r7, #12]

    if(current_mode != mode){ //chequeo que no este en ese modo
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <toggle_pin_mode+0x5c>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	79fa      	ldrb	r2, [r7, #7]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d014      	beq.n	800101c <toggle_pin_mode+0x54>
    	current_mode = mode;
 8000ff2:	4a0c      	ldr	r2, [pc, #48]	; (8001024 <toggle_pin_mode+0x5c>)
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	7013      	strb	r3, [r2, #0]
        if (mode) {
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d004      	beq.n	8001008 <toggle_pin_mode+0x40>
            // Modo Output
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffe:	2301      	movs	r3, #1
 8001000:	613b      	str	r3, [r7, #16]
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]
 8001006:	e001      	b.n	800100c <toggle_pin_mode+0x44>
        } else {
            // Modo Input
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	613b      	str	r3, [r7, #16]
        }
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]

        HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4619      	mov	r1, r3
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <toggle_pin_mode+0x60>)
 8001018:	f003 f864 	bl	80040e4 <HAL_GPIO_Init>
    }
}
 800101c:	bf00      	nop
 800101e:	3720      	adds	r7, #32
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000000 	.word	0x20000000
 8001028:	40020000 	.word	0x40020000

0800102c <DHT11_Init>:

/*Funcion inicializadora del sensor de humedad DHT11*/
void DHT11_Init(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
    // Configurar pin como salida y poner en alto
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_Pin;
 8001040:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001044:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	4619      	mov	r1, r3
 8001052:	4809      	ldr	r0, [pc, #36]	; (8001078 <DHT11_Init+0x4c>)
 8001054:	f003 f846 	bl	80040e4 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET); // Idle data-pin alto
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800105e:	4806      	ldr	r0, [pc, #24]	; (8001078 <DHT11_Init+0x4c>)
 8001060:	f003 f9ec 	bl	800443c <HAL_GPIO_WritePin>

    HAL_Delay(1500); // Un segundo de espera desde alimentacion recomendado por el datasheet.
 8001064:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001068:	f002 fc4e 	bl	8003908 <HAL_Delay>
    start_timer(); // Inicio timer de microsegundos
 800106c:	f7ff ff88 	bl	8000f80 <start_timer>
}
 8001070:	bf00      	nop
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40020000 	.word	0x40020000
 800107c:	00000000 	.word	0x00000000

08001080 <DHT11_GetDatos>:


// Retorna solo la humedad del array dht11_data
void DHT11_GetDatos(void){
 8001080:	b5b0      	push	{r4, r5, r7, lr}
 8001082:	b0d8      	sub	sp, #352	; 0x160
 8001084:	af00      	add	r7, sp, #0

	uint32_t dht11_data[5] = {0};      // Buffer para almacenar los 40 bits de datos
 8001086:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	611a      	str	r2, [r3, #16]
	uint32_t data_ciclos_bajo[40] = {0};// Buffer para almacenar los tiempos de pulso bajo para cada bit
 8001096:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800109a:	22a0      	movs	r2, #160	; 0xa0
 800109c:	2100      	movs	r1, #0
 800109e:	4618      	mov	r0, r3
 80010a0:	f008 fa15 	bl	80094ce <memset>
	uint32_t data_ciclos_alto[40] = {0};// Buffer para almacenar los tiempos de pulso alto para cada bit
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	4618      	mov	r0, r3
 80010a8:	23a0      	movs	r3, #160	; 0xa0
 80010aa:	461a      	mov	r2, r3
 80010ac:	2100      	movs	r1, #0
 80010ae:	f008 fa0e 	bl	80094ce <memset>

	//DHT11_Solicitar_datos() ---------------------------------------------------------------------------
	toggle_pin_mode(1); //pongo pin en output
 80010b2:	2001      	movs	r0, #1
 80010b4:	f7ff ff88 	bl	8000fc8 <toggle_pin_mode>

	reset_timer();
 80010b8:	f7ff ff6c 	bl	8000f94 <reset_timer>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010c2:	489f      	ldr	r0, [pc, #636]	; (8001340 <DHT11_GetDatos+0x2c0>)
 80010c4:	f003 f9ba 	bl	800443c <HAL_GPIO_WritePin>
	while (read_timer() < 22000); // pulldown por 22ms, de minima es 18ms, esto da margen de deteccion por el dht
 80010c8:	bf00      	nop
 80010ca:	f7ff ff71 	bl	8000fb0 <read_timer>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f245 52ef 	movw	r2, #21999	; 0x55ef
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d9f8      	bls.n	80010ca <DHT11_GetDatos+0x4a>

	reset_timer();
 80010d8:	f7ff ff5c 	bl	8000f94 <reset_timer>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e2:	4897      	ldr	r0, [pc, #604]	; (8001340 <DHT11_GetDatos+0x2c0>)
 80010e4:	f003 f9aa 	bl	800443c <HAL_GPIO_WritePin>
	while (read_timer() < 30); // up por 30us. From here, solo escucho al dht.
 80010e8:	bf00      	nop
 80010ea:	f7ff ff61 	bl	8000fb0 <read_timer>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b1d      	cmp	r3, #29
 80010f2:	d9fa      	bls.n	80010ea <DHT11_GetDatos+0x6a>

	//DHT11_Espero_datos() ---------------------------------------------------------------------------
	toggle_pin_mode(0); //pongo pin en input
 80010f4:	2000      	movs	r0, #0
 80010f6:	f7ff ff67 	bl	8000fc8 <toggle_pin_mode>

    reset_timer();
 80010fa:	f7ff ff4b 	bl	8000f94 <reset_timer>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET) {
 80010fe:	e005      	b.n	800110c <DHT11_GetDatos+0x8c>
      if (read_timer() >= 100) // Deberia responder en 80 us. Estos son Timeouts para evitar cuelgue.
 8001100:	f7ff ff56 	bl	8000fb0 <read_timer>
 8001104:	4603      	mov	r3, r0
 8001106:	2b63      	cmp	r3, #99	; 0x63
 8001108:	f200 8104 	bhi.w	8001314 <DHT11_GetDatos+0x294>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET) {
 800110c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001110:	488b      	ldr	r0, [pc, #556]	; (8001340 <DHT11_GetDatos+0x2c0>)
 8001112:	f003 f97b 	bl	800440c <HAL_GPIO_ReadPin>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d0f1      	beq.n	8001100 <DHT11_GetDatos+0x80>
    	  return;
    }

    reset_timer();
 800111c:	f7ff ff3a 	bl	8000f94 <reset_timer>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET) {
 8001120:	e005      	b.n	800112e <DHT11_GetDatos+0xae>
      if (read_timer() >= 100) // Deberia responder en 80 us
 8001122:	f7ff ff45 	bl	8000fb0 <read_timer>
 8001126:	4603      	mov	r3, r0
 8001128:	2b63      	cmp	r3, #99	; 0x63
 800112a:	f200 80f5 	bhi.w	8001318 <DHT11_GetDatos+0x298>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET) {
 800112e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001132:	4883      	ldr	r0, [pc, #524]	; (8001340 <DHT11_GetDatos+0x2c0>)
 8001134:	f003 f96a 	bl	800440c <HAL_GPIO_ReadPin>
 8001138:	4603      	mov	r3, r0
 800113a:	2b01      	cmp	r3, #1
 800113c:	d0f1      	beq.n	8001122 <DHT11_GetDatos+0xa2>
        return;
    }

    //From here, Comienza la transmision
	for(int i=0; i < 40; i++)
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8001144:	e039      	b.n	80011ba <DHT11_GetDatos+0x13a>
	{
		reset_timer();
 8001146:	f7ff ff25 	bl	8000f94 <reset_timer>
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET){	//el comienzo es un bajo
 800114a:	e005      	b.n	8001158 <DHT11_GetDatos+0xd8>
			if (read_timer() >= 90)
 800114c:	f7ff ff30 	bl	8000fb0 <read_timer>
 8001150:	4603      	mov	r3, r0
 8001152:	2b59      	cmp	r3, #89	; 0x59
 8001154:	f200 80e2 	bhi.w	800131c <DHT11_GetDatos+0x29c>
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET){	//el comienzo es un bajo
 8001158:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800115c:	4878      	ldr	r0, [pc, #480]	; (8001340 <DHT11_GetDatos+0x2c0>)
 800115e:	f003 f955 	bl	800440c <HAL_GPIO_ReadPin>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0f1      	beq.n	800114c <DHT11_GetDatos+0xcc>
				return;
		}
		data_ciclos_bajo[i] = read_timer();
 8001168:	f7ff ff22 	bl	8000fb0 <read_timer>
 800116c:	4602      	mov	r2, r0
 800116e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8001178:	440b      	add	r3, r1
 800117a:	f843 2cbc 	str.w	r2, [r3, #-188]

		reset_timer();
 800117e:	f7ff ff09 	bl	8000f94 <reset_timer>
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET){	//mido el tiempo en alto
 8001182:	e005      	b.n	8001190 <DHT11_GetDatos+0x110>
			if (read_timer() >= 100)
 8001184:	f7ff ff14 	bl	8000fb0 <read_timer>
 8001188:	4603      	mov	r3, r0
 800118a:	2b63      	cmp	r3, #99	; 0x63
 800118c:	f200 80c8 	bhi.w	8001320 <DHT11_GetDatos+0x2a0>
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET){	//mido el tiempo en alto
 8001190:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001194:	486a      	ldr	r0, [pc, #424]	; (8001340 <DHT11_GetDatos+0x2c0>)
 8001196:	f003 f939 	bl	800440c <HAL_GPIO_ReadPin>
 800119a:	4603      	mov	r3, r0
 800119c:	2b01      	cmp	r3, #1
 800119e:	d0f1      	beq.n	8001184 <DHT11_GetDatos+0x104>
				return;
		}
		data_ciclos_alto[i] = read_timer();
 80011a0:	f7ff ff06 	bl	8000fb0 <read_timer>
 80011a4:	4601      	mov	r1, r0
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80011ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i=0; i < 40; i++)
 80011b0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80011b4:	3301      	adds	r3, #1
 80011b6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80011ba:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80011be:	2b27      	cmp	r3, #39	; 0x27
 80011c0:	ddc1      	ble.n	8001146 <DHT11_GetDatos+0xc6>
	}

	// De acuerdo a si la mayoria del pulso fue alto o bajo puedo determinar si es un 1 o 0
	for(int i=0; i < 40; ++i){
 80011c2:	2300      	movs	r3, #0
 80011c4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80011c8:	e03c      	b.n	8001244 <DHT11_GetDatos+0x1c4>
		dht11_data[i / 8] <<= 1;	//desplazo un lugar y agrego cero en LSB
 80011ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da00      	bge.n	80011d4 <DHT11_GetDatos+0x154>
 80011d2:	3307      	adds	r3, #7
 80011d4:	10db      	asrs	r3, r3, #3
 80011d6:	461a      	mov	r2, r3
 80011d8:	0093      	lsls	r3, r2, #2
 80011da:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 80011de:	440b      	add	r3, r1
 80011e0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80011e4:	0059      	lsls	r1, r3, #1
 80011e6:	0093      	lsls	r3, r2, #2
 80011e8:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 80011ec:	4413      	add	r3, r2
 80011ee:	f843 1c1c 	str.w	r1, [r3, #-28]
		if (data_ciclos_alto[i] > data_ciclos_bajo[i])
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 80011f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011fc:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8001206:	440b      	add	r3, r1
 8001208:	f853 3cbc 	ldr.w	r3, [r3, #-188]
 800120c:	429a      	cmp	r2, r3
 800120e:	d914      	bls.n	800123a <DHT11_GetDatos+0x1ba>
		  // Si el ciclo en alto duro mas entonces es un 1
			dht11_data[i / 8] |= 1;
 8001210:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001214:	2b00      	cmp	r3, #0
 8001216:	da00      	bge.n	800121a <DHT11_GetDatos+0x19a>
 8001218:	3307      	adds	r3, #7
 800121a:	10db      	asrs	r3, r3, #3
 800121c:	461a      	mov	r2, r3
 800121e:	0093      	lsls	r3, r2, #2
 8001220:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8001224:	440b      	add	r3, r1
 8001226:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800122a:	f043 0101 	orr.w	r1, r3, #1
 800122e:	0093      	lsls	r3, r2, #2
 8001230:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001234:	4413      	add	r3, r2
 8001236:	f843 1c1c 	str.w	r1, [r3, #-28]
	for(int i=0; i < 40; ++i){
 800123a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800123e:	3301      	adds	r3, #1
 8001240:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001244:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001248:	2b27      	cmp	r3, #39	; 0x27
 800124a:	ddbe      	ble.n	80011ca <DHT11_GetDatos+0x14a>
	}

	if (dht11_data[4] == (dht11_data[0] + dht11_data[1] + dht11_data[2] + dht11_data[3])) {		//verifico chksum
 800124c:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8001250:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001254:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8001258:	4419      	add	r1, r3
 800125a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800125e:	4419      	add	r1, r3
 8001260:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001264:	440b      	add	r3, r1
 8001266:	429a      	cmp	r2, r3
 8001268:	d15c      	bne.n	8001324 <DHT11_GetDatos+0x2a4>
		if (xSemaphoreTake(xDHTMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 800126a:	4b36      	ldr	r3, [pc, #216]	; (8001344 <DHT11_GetDatos+0x2c4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2164      	movs	r1, #100	; 0x64
 8001270:	4618      	mov	r0, r3
 8001272:	f006 f8bd 	bl	80073f0 <xQueueSemaphoreTake>
 8001276:	4603      	mov	r3, r0
 8001278:	2b01      	cmp	r3, #1
 800127a:	d155      	bne.n	8001328 <DHT11_GetDatos+0x2a8>
			liveStatus.hum_current = dht11_data[0] + (dht11_data[1] & 0x0f) * 0.1;
 800127c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f95f 	bl	8000544 <__aeabi_ui2d>
 8001286:	4604      	mov	r4, r0
 8001288:	460d      	mov	r5, r1
 800128a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f956 	bl	8000544 <__aeabi_ui2d>
 8001298:	a327      	add	r3, pc, #156	; (adr r3, 8001338 <DHT11_GetDatos+0x2b8>)
 800129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129e:	f7ff f9cb 	bl	8000638 <__aeabi_dmul>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4620      	mov	r0, r4
 80012a8:	4629      	mov	r1, r5
 80012aa:	f7ff f80f 	bl	80002cc <__adddf3>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fc97 	bl	8000be8 <__aeabi_d2f>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4a22      	ldr	r2, [pc, #136]	; (8001348 <DHT11_GetDatos+0x2c8>)
 80012be:	6053      	str	r3, [r2, #4]
			liveStatus.temp_current = dht11_data[2] + (dht11_data[3] & 0x0f) * 0.1;
 80012c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f93d 	bl	8000544 <__aeabi_ui2d>
 80012ca:	4604      	mov	r4, r0
 80012cc:	460d      	mov	r5, r1
 80012ce:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f934 	bl	8000544 <__aeabi_ui2d>
 80012dc:	a316      	add	r3, pc, #88	; (adr r3, 8001338 <DHT11_GetDatos+0x2b8>)
 80012de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e2:	f7ff f9a9 	bl	8000638 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4620      	mov	r0, r4
 80012ec:	4629      	mov	r1, r5
 80012ee:	f7fe ffed 	bl	80002cc <__adddf3>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	f7ff fc75 	bl	8000be8 <__aeabi_d2f>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a11      	ldr	r2, [pc, #68]	; (8001348 <DHT11_GetDatos+0x2c8>)
 8001302:	6013      	str	r3, [r2, #0]
			xSemaphoreGive(xDHTMutex);
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <DHT11_GetDatos+0x2c4>)
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	2300      	movs	r3, #0
 800130a:	2200      	movs	r2, #0
 800130c:	2100      	movs	r1, #0
 800130e:	f005 fdf5 	bl	8006efc <xQueueGenericSend>
		}
		return;
 8001312:	e009      	b.n	8001328 <DHT11_GetDatos+0x2a8>
    	  return;
 8001314:	bf00      	nop
 8001316:	e008      	b.n	800132a <DHT11_GetDatos+0x2aa>
        return;
 8001318:	bf00      	nop
 800131a:	e006      	b.n	800132a <DHT11_GetDatos+0x2aa>
				return;
 800131c:	bf00      	nop
 800131e:	e004      	b.n	800132a <DHT11_GetDatos+0x2aa>
				return;
 8001320:	bf00      	nop
 8001322:	e002      	b.n	800132a <DHT11_GetDatos+0x2aa>
	}
	else
		return;
 8001324:	bf00      	nop
 8001326:	e000      	b.n	800132a <DHT11_GetDatos+0x2aa>
		return;
 8001328:	bf00      	nop
}
 800132a:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 800132e:	46bd      	mov	sp, r7
 8001330:	bdb0      	pop	{r4, r5, r7, pc}
 8001332:	bf00      	nop
 8001334:	f3af 8000 	nop.w
 8001338:	9999999a 	.word	0x9999999a
 800133c:	3fb99999 	.word	0x3fb99999
 8001340:	40020000 	.word	0x40020000
 8001344:	200042cc 	.word	0x200042cc
 8001348:	2000054c 	.word	0x2000054c

0800134c <Load_Config_From_Flash>:
 *
 * Al finalizar, se actualiza el tick de arranque para el clculo correcto
 * del tiempo de funcionamiento.
 */
void Load_Config_From_Flash(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
    /* Puntero a los datos almacenados en Flash */
    IncubatorData_t *flash_data =
 8001352:	4b26      	ldr	r3, [pc, #152]	; (80013ec <Load_Config_From_Flash+0xa0>)
 8001354:	607b      	str	r3, [r7, #4]
        (IncubatorData_t *)FLASH_USER_START_ADDR;

    /* Verificacin de memoria virgen o datos invlidos */
    if (flash_data->total_days == 0xFF ||
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2bff      	cmp	r3, #255	; 0xff
 800135c:	d009      	beq.n	8001372 <Load_Config_From_Flash+0x26>
        flash_data->stages[0].temp_target > 100.0f)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edd3 7a05 	vldr	s15, [r3, #20]
    if (flash_data->total_days == 0xFF ||
 8001364:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80013f0 <Load_Config_From_Flash+0xa4>
 8001368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	dd2e      	ble.n	80013d0 <Load_Config_From_Flash+0x84>
        /* =========================
         *   VALORES DE FBRICA
         * ========================= */

        /* Duracin total del proceso (das) */
        sysData.total_days = 21;
 8001372:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 8001374:	2215      	movs	r2, #21
 8001376:	701a      	strb	r2, [r3, #0]

        /* -------- Etapa 0: Desarrollo -------- */
        snprintf(sysData.stages[0].name, 12, "DESARROLLO");
 8001378:	4a1f      	ldr	r2, [pc, #124]	; (80013f8 <Load_Config_From_Flash+0xac>)
 800137a:	210c      	movs	r1, #12
 800137c:	481f      	ldr	r0, [pc, #124]	; (80013fc <Load_Config_From_Flash+0xb0>)
 800137e:	f008 fded 	bl	8009f5c <sniprintf>
        sysData.stages[0].end_day     = 18;
 8001382:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 8001384:	2212      	movs	r2, #18
 8001386:	741a      	strb	r2, [r3, #16]
        sysData.stages[0].temp_target = 37.7f;
 8001388:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 800138a:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <Load_Config_From_Flash+0xb4>)
 800138c:	615a      	str	r2, [r3, #20]
        sysData.stages[0].hum_target  = 55.0f;
 800138e:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 8001390:	4a1c      	ldr	r2, [pc, #112]	; (8001404 <Load_Config_From_Flash+0xb8>)
 8001392:	619a      	str	r2, [r3, #24]
        sysData.stages[0].motor_on    = 1;
 8001394:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 8001396:	2201      	movs	r2, #1
 8001398:	771a      	strb	r2, [r3, #28]

        /* -------- Etapa 1: Eclosin -------- */
        snprintf(sysData.stages[1].name, 12, "ECLOSION");
 800139a:	4a1b      	ldr	r2, [pc, #108]	; (8001408 <Load_Config_From_Flash+0xbc>)
 800139c:	210c      	movs	r1, #12
 800139e:	481b      	ldr	r0, [pc, #108]	; (800140c <Load_Config_From_Flash+0xc0>)
 80013a0:	f008 fddc 	bl	8009f5c <sniprintf>
        sysData.stages[1].end_day     = 21;
 80013a4:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013a6:	2215      	movs	r2, #21
 80013a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        sysData.stages[1].temp_target = 37.2f;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013ae:	4a18      	ldr	r2, [pc, #96]	; (8001410 <Load_Config_From_Flash+0xc4>)
 80013b0:	631a      	str	r2, [r3, #48]	; 0x30
        sysData.stages[1].hum_target  = 70.0f;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013b4:	4a17      	ldr	r2, [pc, #92]	; (8001414 <Load_Config_From_Flash+0xc8>)
 80013b6:	635a      	str	r2, [r3, #52]	; 0x34
        sysData.stages[1].motor_on    = 0;
 80013b8:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        /* Inicializacin del estado del sistema */
        sysData.is_running      = 0;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        sysData.saved_timestamp = 0;
 80013c8:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	641a      	str	r2, [r3, #64]	; 0x40
 80013ce:	e004      	b.n	80013da <Load_Config_From_Flash+0x8e>
    }
    else
    {
        /* Copiar datos vlidos desde Flash a RAM */
        memcpy(&sysData, flash_data, sizeof(IncubatorData_t));
 80013d0:	224c      	movs	r2, #76	; 0x4c
 80013d2:	6879      	ldr	r1, [r7, #4]
 80013d4:	4807      	ldr	r0, [pc, #28]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013d6:	f008 f86c 	bl	80094b2 <memcpy>
    }

    /* Registrar tick de arranque para clculo de tiempo */
    sysData.last_boot_tick = HAL_GetTick();
 80013da:	f002 fa89 	bl	80038f0 <HAL_GetTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <Load_Config_From_Flash+0xa8>)
 80013e2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	08060000 	.word	0x08060000
 80013f0:	42c80000 	.word	0x42c80000
 80013f4:	20004454 	.word	0x20004454
 80013f8:	0800c110 	.word	0x0800c110
 80013fc:	20004458 	.word	0x20004458
 8001400:	4216cccd 	.word	0x4216cccd
 8001404:	425c0000 	.word	0x425c0000
 8001408:	0800c11c 	.word	0x0800c11c
 800140c:	20004474 	.word	0x20004474
 8001410:	4214cccd 	.word	0x4214cccd
 8001414:	428c0000 	.word	0x428c0000

08001418 <Save_Config_To_Flash>:
 *
 * En caso de error durante el borrado del sector, la funcin aborta
 * la operacin y bloquea nuevamente la Flash.
 */
void Save_Config_To_Flash(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08a      	sub	sp, #40	; 0x28
 800141c:	af00      	add	r7, sp, #0
    /* Desbloquear memoria Flash para permitir operaciones de borrado/escritura */
    HAL_FLASH_Unlock();
 800141e:	f002 fbcd 	bl	8003bbc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]

    /* Configuracin del borrado del sector de Flash */
    EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800142a:	2302      	movs	r3, #2
 800142c:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Sector       = FLASH_SECTOR_7;
 800142e:	2307      	movs	r3, #7
 8001430:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbSectors    = 1;
 8001432:	2301      	movs	r3, #1
 8001434:	613b      	str	r3, [r7, #16]

    /* Borrado del sector asignado */
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8001436:	463a      	mov	r2, r7
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f002 fd2f 	bl	8003ea0 <HAL_FLASHEx_Erase>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d002      	beq.n	800144e <Save_Config_To_Flash+0x36>
        HAL_FLASH_Lock();
 8001448:	f002 fbda 	bl	8003c00 <HAL_FLASH_Lock>
 800144c:	e038      	b.n	80014c0 <Save_Config_To_Flash+0xa8>
        return;
    }

    /* Direccin inicial de escritura en Flash */
    uint32_t address = FLASH_USER_START_ADDR;
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <Save_Config_To_Flash+0xb0>)
 8001450:	627b      	str	r3, [r7, #36]	; 0x24

    /* Puntero a los datos a guardar (cast a palabras de 32 bits) */
    uint32_t *data_ptr = (uint32_t *)&sysData;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <Save_Config_To_Flash+0xb4>)
 8001454:	623b      	str	r3, [r7, #32]

    /* Actualizacin del tiempo acumulado antes de guardar */
    if (sysData.is_running) {
 8001456:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <Save_Config_To_Flash+0xb4>)
 8001458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800145c:	2b00      	cmp	r3, #0
 800145e:	d015      	beq.n	800148c <Save_Config_To_Flash+0x74>
        uint32_t current_session_min = (HAL_GetTick() - sysData.last_boot_tick) / 60000U;
 8001460:	f002 fa46 	bl	80038f0 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	4b19      	ldr	r3, [pc, #100]	; (80014cc <Save_Config_To_Flash+0xb4>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	4a18      	ldr	r2, [pc, #96]	; (80014d0 <Save_Config_To_Flash+0xb8>)
 800146e:	fba2 2303 	umull	r2, r3, r2, r3
 8001472:	0b9b      	lsrs	r3, r3, #14
 8001474:	61bb      	str	r3, [r7, #24]

        sysData.saved_timestamp += current_session_min;
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <Save_Config_To_Flash+0xb4>)
 8001478:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	4413      	add	r3, r2
 800147e:	4a13      	ldr	r2, [pc, #76]	; (80014cc <Save_Config_To_Flash+0xb4>)
 8001480:	6413      	str	r3, [r2, #64]	; 0x40
        sysData.last_boot_tick = HAL_GetTick();
 8001482:	f002 fa35 	bl	80038f0 <HAL_GetTick>
 8001486:	4603      	mov	r3, r0
 8001488:	4a10      	ldr	r2, [pc, #64]	; (80014cc <Save_Config_To_Flash+0xb4>)
 800148a:	6453      	str	r3, [r2, #68]	; 0x44
    }

    /* Escritura de la estructura completa palabra por palabra */
    for (int i = 0; i < sizeof(IncubatorData_t); i += 4) {
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	e011      	b.n	80014b6 <Save_Config_To_Flash+0x9e>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *data_ptr);
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800149e:	2002      	movs	r0, #2
 80014a0:	f002 fb38 	bl	8003b14 <HAL_FLASH_Program>
        address += 4;
 80014a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a6:	3304      	adds	r3, #4
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
        data_ptr++;
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	3304      	adds	r3, #4
 80014ae:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < sizeof(IncubatorData_t); i += 4) {
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	3304      	adds	r3, #4
 80014b4:	61fb      	str	r3, [r7, #28]
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	2b4b      	cmp	r3, #75	; 0x4b
 80014ba:	d9ea      	bls.n	8001492 <Save_Config_To_Flash+0x7a>
    }

    /* Bloquear nuevamente la Flash para evitar escrituras accidentales */
    HAL_FLASH_Lock();
 80014bc:	f002 fba0 	bl	8003c00 <HAL_FLASH_Lock>
}
 80014c0:	3728      	adds	r7, #40	; 0x28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	08060000 	.word	0x08060000
 80014cc:	20004454 	.word	0x20004454
 80014d0:	45e7b273 	.word	0x45e7b273

080014d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4a07      	ldr	r2, [pc, #28]	; (8001500 <vApplicationGetIdleTaskMemory+0x2c>)
 80014e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	4a06      	ldr	r2, [pc, #24]	; (8001504 <vApplicationGetIdleTaskMemory+0x30>)
 80014ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2280      	movs	r2, #128	; 0x80
 80014f0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000280 	.word	0x20000280
 8001504:	20000334 	.word	0x20000334

08001508 <SendCommand>:
UIMode_t old_ui_mode = UI_MODE_DASHBOARD;
UIMode_t current_ui_mode = UI_MODE_DASHBOARD;


void SendCommand(uint8_t cmd)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f812 	bl	8001540 <Send>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <SendChar>:

void SendChar(uint8_t ch)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2101      	movs	r1, #1
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f804 	bl	8001540 <Send>
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <Send>:

void Send(uint8_t value, uint8_t mode)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	460a      	mov	r2, r1
 800154a:	71fb      	strb	r3, [r7, #7]
 800154c:	4613      	mov	r3, r2
 800154e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	f023 030f 	bic.w	r3, r3, #15
 8001556:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	011b      	lsls	r3, r3, #4
 800155c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800155e:	7bfa      	ldrb	r2, [r7, #15]
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	4313      	orrs	r3, r2
 8001564:	b2db      	uxtb	r3, r3
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f80b 	bl	8001582 <Write4Bits>
  Write4Bits((lownib)|mode);
 800156c:	7bba      	ldrb	r2, [r7, #14]
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	4313      	orrs	r3, r2
 8001572:	b2db      	uxtb	r3, r3
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f804 	bl	8001582 <Write4Bits>
}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <Write4Bits>:

void Write4Bits(uint8_t value)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	4618      	mov	r0, r3
 8001590:	f000 f808 	bl	80015a4 <ExpanderWrite>
  PulseEnable(value);
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	4618      	mov	r0, r3
 8001598:	f000 f820 	bl	80015dc <PulseEnable>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <ExpanderWrite>:

void ExpanderWrite(uint8_t _data)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <ExpanderWrite+0x30>)
 80015b0:	781a      	ldrb	r2, [r3, #0]
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &data, 1, 100);
 80015ba:	f107 020f 	add.w	r2, r7, #15
 80015be:	2364      	movs	r3, #100	; 0x64
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	2301      	movs	r3, #1
 80015c4:	214e      	movs	r1, #78	; 0x4e
 80015c6:	4804      	ldr	r0, [pc, #16]	; (80015d8 <ExpanderWrite+0x34>)
 80015c8:	f003 f8c8 	bl	800475c <HAL_I2C_Master_Transmit>
}
 80015cc:	bf00      	nop
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200042c4 	.word	0x200042c4
 80015d8:	20004314 	.word	0x20004314

080015dc <PulseEnable>:

void PulseEnable(uint8_t _data)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ffd8 	bl	80015a4 <ExpanderWrite>
  DelayUS(1);
 80015f4:	2001      	movs	r0, #1
 80015f6:	f000 f839 	bl	800166c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f023 0304 	bic.w	r3, r3, #4
 8001600:	b2db      	uxtb	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ffce 	bl	80015a4 <ExpanderWrite>
  DelayUS(50);
 8001608:	2032      	movs	r0, #50	; 0x32
 800160a:	f000 f82f 	bl	800166c <DelayUS>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <DelayInit>:

void DelayInit(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <DelayInit+0x4c>)
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	4a10      	ldr	r2, [pc, #64]	; (8001664 <DelayInit+0x4c>)
 8001622:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001626:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <DelayInit+0x4c>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	4a0d      	ldr	r2, [pc, #52]	; (8001664 <DelayInit+0x4c>)
 800162e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001632:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001634:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <DelayInit+0x50>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <DelayInit+0x50>)
 800163a:	f023 0301 	bic.w	r3, r3, #1
 800163e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <DelayInit+0x50>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a08      	ldr	r2, [pc, #32]	; (8001668 <DelayInit+0x50>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <DelayInit+0x50>)
 800164e:	2200      	movs	r2, #0
 8001650:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001652:	bf00      	nop
  __ASM volatile ("NOP");
 8001654:	bf00      	nop
  __ASM volatile ("NOP");
 8001656:	bf00      	nop
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000edf0 	.word	0xe000edf0
 8001668:	e0001000 	.word	0xe0001000

0800166c <DelayUS>:

void DelayUS(uint32_t us) {
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <DelayUS+0x44>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0e      	ldr	r2, [pc, #56]	; (80016b4 <DelayUS+0x48>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	0c9a      	lsrs	r2, r3, #18
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	fb02 f303 	mul.w	r3, r2, r3
 8001686:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001688:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <DelayUS+0x4c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <DelayUS+0x4c>)
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	429a      	cmp	r2, r3
 800169e:	d8f6      	bhi.n	800168e <DelayUS+0x22>
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	371c      	adds	r7, #28
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000040 	.word	0x20000040
 80016b4:	431bde83 	.word	0x431bde83
 80016b8:	e0001000 	.word	0xe0001000

080016bc <HD44780_Init>:

void HD44780_Init(uint8_t rows)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80016c6:	4a23      	ldr	r2, [pc, #140]	; (8001754 <HD44780_Init+0x98>)
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	7013      	strb	r3, [r2, #0]
  dpBacklight = LCD_BACKLIGHT;
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <HD44780_Init+0x9c>)
 80016ce:	2208      	movs	r2, #8
 80016d0:	701a      	strb	r2, [r3, #0]

  // Configuracin inicial: 4 bits, 1 lnea, fuentes 5x8
  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80016d2:	4b22      	ldr	r3, [pc, #136]	; (800175c <HD44780_Init+0xa0>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1) {
 80016d8:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HD44780_Init+0x98>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d906      	bls.n	80016ee <HD44780_Init+0x32>
    dpFunction |= LCD_2LINE;
 80016e0:	4b1e      	ldr	r3, [pc, #120]	; (800175c <HD44780_Init+0xa0>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	f043 0308 	orr.w	r3, r3, #8
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	4b1c      	ldr	r3, [pc, #112]	; (800175c <HD44780_Init+0xa0>)
 80016ec:	701a      	strb	r2, [r3, #0]
  }

  /* 1. Espera inicial larga */
  // Es vital dar tiempo al LCD para que su voltaje interno se estabilice
  DelayInit();
 80016ee:	f7ff ff93 	bl	8001618 <DelayInit>
  HAL_Delay(100); // Aumentado a 100ms
 80016f2:	2064      	movs	r0, #100	; 0x64
 80016f4:	f002 f908 	bl	8003908 <HAL_Delay>
  LCD_ForceReset();
 80016f8:	f000 f906 	bl	8001908 <LCD_ForceReset>
  /* 2. Sincronizacin de interfaz (Software Reset) */
  // Este paso es el que evita los "caracteres extraos".
  // Forzamos al LCD a modo 8 bits 3 veces para que se resetee internamente.

  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <HD44780_Init+0xa0>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	f043 0320 	orr.w	r3, r3, #32
 8001704:	b2db      	uxtb	r3, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fefe 	bl	8001508 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800170c:	4b14      	ldr	r3, [pc, #80]	; (8001760 <HD44780_Init+0xa4>)
 800170e:	2204      	movs	r2, #4
 8001710:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001712:	f000 f875 	bl	8001800 <HD44780_Display>

  HD44780_Clear();
 8001716:	f000 f82b 	bl	8001770 <HD44780_Clear>

  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <HD44780_Init+0xa8>)
 800171c:	2202      	movs	r2, #2
 800171e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001720:	4b10      	ldr	r3, [pc, #64]	; (8001764 <HD44780_Init+0xa8>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff feec 	bl	8001508 <SendCommand>

  HAL_Delay(5);
 8001730:	2005      	movs	r0, #5
 8001732:	f002 f8e9 	bl	8003908 <HAL_Delay>

  HD44780_CreateSpecialChar(0, special1);
 8001736:	490c      	ldr	r1, [pc, #48]	; (8001768 <HD44780_Init+0xac>)
 8001738:	2000      	movs	r0, #0
 800173a:	f000 f877 	bl	800182c <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 800173e:	490b      	ldr	r1, [pc, #44]	; (800176c <HD44780_Init+0xb0>)
 8001740:	2001      	movs	r0, #1
 8001742:	f000 f873 	bl	800182c <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001746:	f000 f81e 	bl	8001786 <HD44780_Home>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200042c2 	.word	0x200042c2
 8001758:	200042c4 	.word	0x200042c4
 800175c:	200042c0 	.word	0x200042c0
 8001760:	200042c3 	.word	0x200042c3
 8001764:	200042c1 	.word	0x200042c1
 8001768:	20000004 	.word	0x20000004
 800176c:	2000000c 	.word	0x2000000c

08001770 <HD44780_Clear>:

void HD44780_Clear()
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001774:	2001      	movs	r0, #1
 8001776:	f7ff fec7 	bl	8001508 <SendCommand>
  DelayUS(2000);
 800177a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800177e:	f7ff ff75 	bl	800166c <DelayUS>
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}

08001786 <HD44780_Home>:

void HD44780_Home()
{
 8001786:	b580      	push	{r7, lr}
 8001788:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800178a:	2002      	movs	r0, #2
 800178c:	f7ff febc 	bl	8001508 <SendCommand>
  DelayUS(2000);
 8001790:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001794:	f7ff ff6a 	bl	800166c <DelayUS>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	460a      	mov	r2, r1
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	4613      	mov	r3, r2
 80017aa:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HD44780_SetCursor+0x5c>)
 80017ae:	f107 0408 	add.w	r4, r7, #8
 80017b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <HD44780_SetCursor+0x60>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	79ba      	ldrb	r2, [r7, #6]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d303      	bcc.n	80017ca <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <HD44780_SetCursor+0x60>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80017ca:	79bb      	ldrb	r3, [r7, #6]
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	f107 0218 	add.w	r2, r7, #24
 80017d2:	4413      	add	r3, r2
 80017d4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4413      	add	r3, r2
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	b25b      	sxtb	r3, r3
 80017e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fe8c 	bl	8001508 <SendCommand>
}
 80017f0:	bf00      	nop
 80017f2:	371c      	adds	r7, #28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd90      	pop	{r4, r7, pc}
 80017f8:	0800c1a8 	.word	0x0800c1a8
 80017fc:	200042c2 	.word	0x200042c2

08001800 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001804:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HD44780_Display+0x28>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	f043 0304 	orr.w	r3, r3, #4
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HD44780_Display+0x28>)
 8001810:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001812:	4b05      	ldr	r3, [pc, #20]	; (8001828 <HD44780_Display+0x28>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	f043 0308 	orr.w	r3, r3, #8
 800181a:	b2db      	uxtb	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fe73 	bl	8001508 <SendCommand>
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200042c3 	.word	0x200042c3

0800182c <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	b25b      	sxtb	r3, r3
 8001846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800184a:	b25b      	sxtb	r3, r3
 800184c:	b2db      	uxtb	r3, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fe5a 	bl	8001508 <SendCommand>
  for (int i=0; i<8; i++)
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	e009      	b.n	800186e <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fe5e 	bl	8001524 <SendChar>
  for (int i=0; i<8; i++)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2b07      	cmp	r3, #7
 8001872:	ddf2      	ble.n	800185a <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  while(*c){
 8001886:	e006      	b.n	8001896 <HD44780_PrintStr+0x18>
	  SendChar(*c++);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	607a      	str	r2, [r7, #4]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fe47 	bl	8001524 <SendChar>
  while(*c){
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f4      	bne.n	8001888 <HD44780_PrintStr+0xa>
  }
}
 800189e:	bf00      	nop
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <Enable_Internal_Pullups>:
 * En aplicaciones finales se recomienda el uso de resistencias
 * pull-up externas para cumplir con las especificaciones del bus
 * I2C y garantizar mejores tiempos de subida.
 */
void Enable_Internal_Pullups(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]

    /* Habilitar clock del puerto GPIOB */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <Enable_Internal_Pullups+0x58>)
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	4a0e      	ldr	r2, [pc, #56]	; (8001900 <Enable_Internal_Pullups+0x58>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	6313      	str	r3, [r2, #48]	; 0x30
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <Enable_Internal_Pullups+0x58>)
 80018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]

    /* Configuracin de pines PB8 (SCL) y PB9 (SDA) */
    GPIO_InitStruct.Pin       = GPIO_PIN_8 | GPIO_PIN_9;
 80018d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018dc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80018de:	2312      	movs	r3, #18
 80018e0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80018e2:	2301      	movs	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018ea:	2304      	movs	r3, #4
 80018ec:	617b      	str	r3, [r7, #20]

    /* Inicializacin de los pines GPIO */
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4619      	mov	r1, r3
 80018f2:	4804      	ldr	r0, [pc, #16]	; (8001904 <Enable_Internal_Pullups+0x5c>)
 80018f4:	f002 fbf6 	bl	80040e4 <HAL_GPIO_Init>
}
 80018f8:	bf00      	nop
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800
 8001904:	40020400 	.word	0x40020400

08001908 <LCD_ForceReset>:

void LCD_ForceReset(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
    /* Apagar backlight (opcional pero recomendable) */
    ExpanderWrite(0x00);
 800190e:	2000      	movs	r0, #0
 8001910:	f7ff fe48 	bl	80015a4 <ExpanderWrite>
    HAL_Delay(20);
 8001914:	2014      	movs	r0, #20
 8001916:	f001 fff7 	bl	8003908 <HAL_Delay>

    /* Segn datasheet HD44780:
       Forzar modo 8 bits 3 veces */
    for (int i = 0; i < 3; i++) {
 800191a:	2300      	movs	r3, #0
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	e00b      	b.n	8001938 <LCD_ForceReset+0x30>
        ExpanderWrite(0x30);      // 0b0011xxxx  8-bit mode
 8001920:	2030      	movs	r0, #48	; 0x30
 8001922:	f7ff fe3f 	bl	80015a4 <ExpanderWrite>
        PulseEnable(0x30);
 8001926:	2030      	movs	r0, #48	; 0x30
 8001928:	f7ff fe58 	bl	80015dc <PulseEnable>
        HAL_Delay(5);
 800192c:	2005      	movs	r0, #5
 800192e:	f001 ffeb 	bl	8003908 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3301      	adds	r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b02      	cmp	r3, #2
 800193c:	ddf0      	ble.n	8001920 <LCD_ForceReset+0x18>
    }

    /* Pasar a modo 4 bits */
    ExpanderWrite(0x20);          // 0b0010xxxx  4-bit mode
 800193e:	2020      	movs	r0, #32
 8001940:	f7ff fe30 	bl	80015a4 <ExpanderWrite>
    PulseEnable(0x20);
 8001944:	2020      	movs	r0, #32
 8001946:	f7ff fe49 	bl	80015dc <PulseEnable>
    HAL_Delay(5);
 800194a:	2005      	movs	r0, #5
 800194c:	f001 ffdc 	bl	8003908 <HAL_Delay>
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <LCD_ShowWelcome>:
 * @param rows Cantidad de filas del LCD (ej: 2 o 4)
 * @param msg  Mensaje a mostrar en la primera lnea
 * @param delay_ms Tiempo en milisegundos que el mensaje permanece visible
 */
void LCD_ShowWelcome(const char *msg)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
    char buffer[17];
    /* Limpiar SOLO una vez */
    HD44780_Clear();
 8001960:	f7ff ff06 	bl	8001770 <HD44780_Clear>

    /* Preparar mensaje padded */
    snprintf(buffer, sizeof(buffer), "%-16.16s", msg);
 8001964:	f107 000c 	add.w	r0, r7, #12
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a08      	ldr	r2, [pc, #32]	; (800198c <LCD_ShowWelcome+0x34>)
 800196c:	2111      	movs	r1, #17
 800196e:	f008 faf5 	bl	8009f5c <sniprintf>

    /* Mostrar mensaje */
    HD44780_SetCursor(0, 0);
 8001972:	2100      	movs	r1, #0
 8001974:	2000      	movs	r0, #0
 8001976:	f7ff ff11 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(buffer);
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff ff7d 	bl	800187e <HD44780_PrintStr>
}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	0800c1b8 	.word	0x0800c1b8

08001990 <render_dashboard>:
 *
 * El contenido vara dependiendo de si el sistema est en ejecucin
 * o en pausa.
 */
void render_dashboard(void)
{
 8001990:	b5b0      	push	{r4, r5, r7, lr}
 8001992:	b094      	sub	sp, #80	; 0x50
 8001994:	af06      	add	r7, sp, #24
    char buffer[17];                     // Buffer para lnea LCDA
    char tmp[17];
    float target_t = 0;                  // Temperatura objetivo
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
    float target_h = 0;                  // Humedad objetivo (no mostrada aqu)
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
    uint8_t mon = 0;                     // Estado del motor (no usado en dashboard)
 80019a2:	2300      	movs	r3, #0
 80019a4:	71fb      	strb	r3, [r7, #7]

    // Si el ciclo est activo, mostrar temperatura actual / objetivo
    if (sysData.is_running) {
 80019a6:	4b4e      	ldr	r3, [pc, #312]	; (8001ae0 <render_dashboard+0x150>)
 80019a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01f      	beq.n	80019f0 <render_dashboard+0x60>
        Get_Active_Targets(&target_t, &target_h, &mon);
 80019b0:	1dfa      	adds	r2, r7, #7
 80019b2:	f107 0108 	add.w	r1, r7, #8
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4618      	mov	r0, r3
 80019bc:	f001 fe94 	bl	80036e8 <Get_Active_Targets>

        // Formato: T:37.7/37.7
        snprintf(tmp, sizeof(tmp),"T:%04.1f/%04.1f", liveStatus.temp_current, target_t);
 80019c0:	4b48      	ldr	r3, [pc, #288]	; (8001ae4 <render_dashboard+0x154>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fddf 	bl	8000588 <__aeabi_f2d>
 80019ca:	4604      	mov	r4, r0
 80019cc:	460d      	mov	r5, r1
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fdd9 	bl	8000588 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	f107 0010 	add.w	r0, r7, #16
 80019de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019e2:	e9cd 4500 	strd	r4, r5, [sp]
 80019e6:	4a40      	ldr	r2, [pc, #256]	; (8001ae8 <render_dashboard+0x158>)
 80019e8:	2111      	movs	r1, #17
 80019ea:	f008 fab7 	bl	8009f5c <sniprintf>
 80019ee:	e00e      	b.n	8001a0e <render_dashboard+0x7e>
    }
    // Si est en pausa, mostrar solo temperatura actual
    else {
    	snprintf(tmp, sizeof(tmp),"T:%04.1f (PAUSA)", liveStatus.temp_current);
 80019f0:	4b3c      	ldr	r3, [pc, #240]	; (8001ae4 <render_dashboard+0x154>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdc7 	bl	8000588 <__aeabi_f2d>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	f107 0010 	add.w	r0, r7, #16
 8001a02:	e9cd 2300 	strd	r2, r3, [sp]
 8001a06:	4a39      	ldr	r2, [pc, #228]	; (8001aec <render_dashboard+0x15c>)
 8001a08:	2111      	movs	r1, #17
 8001a0a:	f008 faa7 	bl	8009f5c <sniprintf>
    }

    // Escribir lnea superior del LCD
	snprintf(buffer, sizeof(buffer), "%-16.16s", tmp);
 8001a0e:	f107 0310 	add.w	r3, r7, #16
 8001a12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001a16:	4a36      	ldr	r2, [pc, #216]	; (8001af0 <render_dashboard+0x160>)
 8001a18:	2111      	movs	r1, #17
 8001a1a:	f008 fa9f 	bl	8009f5c <sniprintf>
    HD44780_SetCursor(0, 0);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2000      	movs	r0, #0
 8001a22:	f7ff febb 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(buffer);
 8001a26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff27 	bl	800187e <HD44780_PrintStr>

    // Determinar smbolo de estado de humedad
    char hum_char = ' ';
 8001a30:	2320      	movs	r3, #32
 8001a32:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (hum_state == HUM_STATE_DOSING)   hum_char = '*'; // Humidificando
 8001a36:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <render_dashboard+0x164>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d102      	bne.n	8001a44 <render_dashboard+0xb4>
 8001a3e:	232a      	movs	r3, #42	; 0x2a
 8001a40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (hum_state == HUM_STATE_COOLDOWN) hum_char = 'w'; // En enfriamiento
 8001a44:	4b2b      	ldr	r3, [pc, #172]	; (8001af4 <render_dashboard+0x164>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d102      	bne.n	8001a52 <render_dashboard+0xc2>
 8001a4c:	2377      	movs	r3, #119	; 0x77
 8001a4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    // Lnea inferior del LCD
    if (sysData.is_running) {
 8001a52:	4b23      	ldr	r3, [pc, #140]	; (8001ae0 <render_dashboard+0x150>)
 8001a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d01c      	beq.n	8001a96 <render_dashboard+0x106>
        snprintf(tmp, sizeof(tmp),
                 "H:%02.0f%%%c D:%02d H:%02d",
                 liveStatus.hum_current,
 8001a5c:	4b21      	ldr	r3, [pc, #132]	; (8001ae4 <render_dashboard+0x154>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
        snprintf(tmp, sizeof(tmp),
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd91 	bl	8000588 <__aeabi_f2d>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
                 hum_char,
                 liveStatus.day_current,
 8001a6e:	481d      	ldr	r0, [pc, #116]	; (8001ae4 <render_dashboard+0x154>)
 8001a70:	7a80      	ldrb	r0, [r0, #10]
 8001a72:	b2c0      	uxtb	r0, r0
        snprintf(tmp, sizeof(tmp),
 8001a74:	4604      	mov	r4, r0
                 liveStatus.hour_current);
 8001a76:	481b      	ldr	r0, [pc, #108]	; (8001ae4 <render_dashboard+0x154>)
 8001a78:	7ac0      	ldrb	r0, [r0, #11]
 8001a7a:	b2c0      	uxtb	r0, r0
        snprintf(tmp, sizeof(tmp),
 8001a7c:	4605      	mov	r5, r0
 8001a7e:	f107 0010 	add.w	r0, r7, #16
 8001a82:	9504      	str	r5, [sp, #16]
 8001a84:	9403      	str	r4, [sp, #12]
 8001a86:	9102      	str	r1, [sp, #8]
 8001a88:	e9cd 2300 	strd	r2, r3, [sp]
 8001a8c:	4a1a      	ldr	r2, [pc, #104]	; (8001af8 <render_dashboard+0x168>)
 8001a8e:	2111      	movs	r1, #17
 8001a90:	f008 fa64 	bl	8009f5c <sniprintf>
 8001a94:	e00e      	b.n	8001ab4 <render_dashboard+0x124>
    }
    else {
        snprintf(tmp, sizeof(tmp),
                 "H:%02.0f%% STANDBY ",
                 liveStatus.hum_current);
 8001a96:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <render_dashboard+0x154>)
 8001a98:	685b      	ldr	r3, [r3, #4]
        snprintf(tmp, sizeof(tmp),
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fd74 	bl	8000588 <__aeabi_f2d>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	f107 0010 	add.w	r0, r7, #16
 8001aa8:	e9cd 2300 	strd	r2, r3, [sp]
 8001aac:	4a13      	ldr	r2, [pc, #76]	; (8001afc <render_dashboard+0x16c>)
 8001aae:	2111      	movs	r1, #17
 8001ab0:	f008 fa54 	bl	8009f5c <sniprintf>
    }


	snprintf(buffer, sizeof(buffer), "%-16.16s", tmp);
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001abc:	4a0c      	ldr	r2, [pc, #48]	; (8001af0 <render_dashboard+0x160>)
 8001abe:	2111      	movs	r1, #17
 8001ac0:	f008 fa4c 	bl	8009f5c <sniprintf>
    HD44780_SetCursor(0, 1);
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f7ff fe68 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(buffer);
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fed4 	bl	800187e <HD44780_PrintStr>
}
 8001ad6:	bf00      	nop
 8001ad8:	3738      	adds	r7, #56	; 0x38
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20004454 	.word	0x20004454
 8001ae4:	2000054c 	.word	0x2000054c
 8001ae8:	0800c1c4 	.word	0x0800c1c4
 8001aec:	0800c1d4 	.word	0x0800c1d4
 8001af0:	0800c1b8 	.word	0x0800c1b8
 8001af4:	20000544 	.word	0x20000544
 8001af8:	0800c1e8 	.word	0x0800c1e8
 8001afc:	0800c204 	.word	0x0800c204

08001b00 <render_menu>:
 * Muestra una lista desplazable de opciones con cursor.
 * El texto de la opcin "Iniciar/Pausar ciclo" se actualiza
 * dinmicamente segn el estado del sistema.
 */
void render_menu(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	; 0x28
 8001b04:	af02      	add	r7, sp, #8
    char buffer[17];   // Buffer de lnea
    for (int i = 0; i < LCD_ROWS; i++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e04a      	b.n	8001ba2 <render_menu+0xa2>
        int item_index = menu_top_item + i;
 8001b0c:	4b29      	ldr	r3, [pc, #164]	; (8001bb4 <render_menu+0xb4>)
 8001b0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001b12:	461a      	mov	r2, r3
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	4413      	add	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]

        if (item_index < menu_size) {
 8001b1a:	2305      	movs	r3, #5
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	4293      	cmp	r3, r2
 8001b22:	da2b      	bge.n	8001b7c <render_menu+0x7c>
            // Mostrar cursor en el tem seleccionado
            char cursor = (item_index == selected_item) ? '>' : ' ';
 8001b24:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <render_menu+0xb8>)
 8001b26:	f993 3000 	ldrsb.w	r3, [r3]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d101      	bne.n	8001b36 <render_menu+0x36>
 8001b32:	233e      	movs	r3, #62	; 0x3e
 8001b34:	e000      	b.n	8001b38 <render_menu+0x38>
 8001b36:	2320      	movs	r3, #32
 8001b38:	75fb      	strb	r3, [r7, #23]

            // Texto dinmico para iniciar/pausar ciclo
            if (item_index == 1) {
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d110      	bne.n	8001b62 <render_menu+0x62>
                snprintf(buffer, sizeof(buffer),
 8001b40:	7dfa      	ldrb	r2, [r7, #23]
                         "%c%-15.15s",
                         cursor,
                         sysData.is_running ? "PAUSAR CICLO" : "INICIAR CICLO");
 8001b42:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <render_menu+0xbc>)
 8001b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
                snprintf(buffer, sizeof(buffer),
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <render_menu+0x50>
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	; (8001bc0 <render_menu+0xc0>)
 8001b4e:	e000      	b.n	8001b52 <render_menu+0x52>
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <render_menu+0xc4>)
 8001b52:	1d38      	adds	r0, r7, #4
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	4613      	mov	r3, r2
 8001b58:	4a1b      	ldr	r2, [pc, #108]	; (8001bc8 <render_menu+0xc8>)
 8001b5a:	2111      	movs	r1, #17
 8001b5c:	f008 f9fe 	bl	8009f5c <sniprintf>
 8001b60:	e012      	b.n	8001b88 <render_menu+0x88>
            }
            // Texto normal del men
            else {
                snprintf(buffer, sizeof(buffer),
 8001b62:	7dfa      	ldrb	r2, [r7, #23]
 8001b64:	4919      	ldr	r1, [pc, #100]	; (8001bcc <render_menu+0xcc>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b6c:	1d38      	adds	r0, r7, #4
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	4613      	mov	r3, r2
 8001b72:	4a15      	ldr	r2, [pc, #84]	; (8001bc8 <render_menu+0xc8>)
 8001b74:	2111      	movs	r1, #17
 8001b76:	f008 f9f1 	bl	8009f5c <sniprintf>
 8001b7a:	e005      	b.n	8001b88 <render_menu+0x88>
                         cursor,
                         menu_items[item_index]);
            }
        } else {
            // Lnea vaca con 16 espacios para limpiar residuos
            snprintf(buffer, sizeof(buffer), "%-16.16s", " ");
 8001b7c:	1d38      	adds	r0, r7, #4
 8001b7e:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <render_menu+0xd0>)
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <render_menu+0xd4>)
 8001b82:	2111      	movs	r1, #17
 8001b84:	f008 f9ea 	bl	8009f5c <sniprintf>
        }
        HD44780_SetCursor(0, i);
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f7ff fe04 	bl	800179c <HD44780_SetCursor>
        HD44780_PrintStr(buffer);
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fe71 	bl	800187e <HD44780_PrintStr>
    for (int i = 0; i < LCD_ROWS; i++) {
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	61fb      	str	r3, [r7, #28]
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	ddb1      	ble.n	8001b0c <render_menu+0xc>
    }
}
 8001ba8:	bf00      	nop
 8001baa:	bf00      	nop
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000535 	.word	0x20000535
 8001bb8:	20000534 	.word	0x20000534
 8001bbc:	20004454 	.word	0x20004454
 8001bc0:	0800c218 	.word	0x0800c218
 8001bc4:	0800c228 	.word	0x0800c228
 8001bc8:	0800c238 	.word	0x0800c238
 8001bcc:	20000014 	.word	0x20000014
 8001bd0:	0800c244 	.word	0x0800c244
 8001bd4:	0800c1b8 	.word	0x0800c1b8

08001bd8 <render_test_menu>:
 *
 * Permite activar/desactivar manualmente salidas digitales
 * para verificacin de hardware.
 */
void render_test_menu(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af02      	add	r7, sp, #8
    char line_buffer[20];

    for (int i = 0; i < LCD_ROWS; i++) {
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
 8001be2:	e045      	b.n	8001c70 <render_test_menu+0x98>
        int item_index = test_top_item + i;
 8001be4:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <render_test_menu+0xa8>)
 8001be6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bea:	461a      	mov	r2, r3
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	4413      	add	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]

        if (item_index < test_menu_size) {
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	da26      	bge.n	8001c4a <render_test_menu+0x72>
            char cursor = (item_index == test_selected_item) ? '>' : ' ';
 8001bfc:	4b21      	ldr	r3, [pc, #132]	; (8001c84 <render_test_menu+0xac>)
 8001bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8001c02:	461a      	mov	r2, r3
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d101      	bne.n	8001c0e <render_test_menu+0x36>
 8001c0a:	233e      	movs	r3, #62	; 0x3e
 8001c0c:	e000      	b.n	8001c10 <render_test_menu+0x38>
 8001c0e:	2320      	movs	r3, #32
 8001c10:	75fb      	strb	r3, [r7, #23]
            char state_char = (test_outputs[item_index].state) ? 'X' : ' ';
 8001c12:	4a1d      	ldr	r2, [pc, #116]	; (8001c88 <render_test_menu+0xb0>)
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	4413      	add	r3, r2
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <render_test_menu+0x4e>
 8001c22:	2358      	movs	r3, #88	; 0x58
 8001c24:	e000      	b.n	8001c28 <render_test_menu+0x50>
 8001c26:	2320      	movs	r3, #32
 8001c28:	75bb      	strb	r3, [r7, #22]

            snprintf(line_buffer, sizeof(line_buffer),
 8001c2a:	7df9      	ldrb	r1, [r7, #23]
 8001c2c:	7dbb      	ldrb	r3, [r7, #22]
 8001c2e:	4816      	ldr	r0, [pc, #88]	; (8001c88 <render_test_menu+0xb0>)
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	0112      	lsls	r2, r2, #4
 8001c34:	4402      	add	r2, r0
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	4638      	mov	r0, r7
 8001c3a:	9201      	str	r2, [sp, #4]
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <render_test_menu+0xb4>)
 8001c42:	2114      	movs	r1, #20
 8001c44:	f008 f98a 	bl	8009f5c <sniprintf>
 8001c48:	e005      	b.n	8001c56 <render_test_menu+0x7e>
                     cursor,
                     state_char,
                     test_outputs[item_index].name);
        }
        else {
            snprintf(line_buffer, sizeof(line_buffer), "%-16s", " ");
 8001c4a:	4638      	mov	r0, r7
 8001c4c:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <render_test_menu+0xb8>)
 8001c4e:	4a11      	ldr	r2, [pc, #68]	; (8001c94 <render_test_menu+0xbc>)
 8001c50:	2114      	movs	r1, #20
 8001c52:	f008 f983 	bl	8009f5c <sniprintf>
        }

        HD44780_SetCursor(0, i);
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	2000      	movs	r0, #0
 8001c5e:	f7ff fd9d 	bl	800179c <HD44780_SetCursor>
        HD44780_PrintStr(line_buffer);
 8001c62:	463b      	mov	r3, r7
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff fe0a 	bl	800187e <HD44780_PrintStr>
    for (int i = 0; i < LCD_ROWS; i++) {
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	ddb6      	ble.n	8001be4 <render_test_menu+0xc>
    }
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	3720      	adds	r7, #32
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000537 	.word	0x20000537
 8001c84:	20000536 	.word	0x20000536
 8001c88:	20000044 	.word	0x20000044
 8001c8c:	0800c248 	.word	0x0800c248
 8001c90:	0800c244 	.word	0x0800c244
 8001c94:	0800c254 	.word	0x0800c254

08001c98 <render_config_select>:
 *
 * Permite elegir entre configuracin global, por etapas
 * u otras opciones de ajuste.
 */
void render_config_select(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af02      	add	r7, sp, #8
    char line_buffer[20];

    for (int i = 0; i < LCD_ROWS; i++) {
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
 8001ca2:	e036      	b.n	8001d12 <render_config_select+0x7a>
        int item_index = config_top_index + i;
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <render_config_select+0x8c>)
 8001ca6:	f993 3000 	ldrsb.w	r3, [r3]
 8001caa:	461a      	mov	r2, r3
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	4413      	add	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]

        if (item_index < config_menu_sz) {
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	da17      	bge.n	8001cec <render_config_select+0x54>
            char cursor = (item_index == config_sel_index) ? '>' : ' ';
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <render_config_select+0x90>)
 8001cbe:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <render_config_select+0x36>
 8001cca:	233e      	movs	r3, #62	; 0x3e
 8001ccc:	e000      	b.n	8001cd0 <render_config_select+0x38>
 8001cce:	2320      	movs	r3, #32
 8001cd0:	75fb      	strb	r3, [r7, #23]
            snprintf(line_buffer, sizeof(line_buffer),
 8001cd2:	7dfa      	ldrb	r2, [r7, #23]
 8001cd4:	4915      	ldr	r1, [pc, #84]	; (8001d2c <render_config_select+0x94>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001cdc:	4638      	mov	r0, r7
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	4a13      	ldr	r2, [pc, #76]	; (8001d30 <render_config_select+0x98>)
 8001ce4:	2114      	movs	r1, #20
 8001ce6:	f008 f939 	bl	8009f5c <sniprintf>
 8001cea:	e005      	b.n	8001cf8 <render_config_select+0x60>
                     "%c%-15.15s",
                     cursor,
                     config_menu_items[item_index]);
        }
        else {
            snprintf(line_buffer, sizeof(line_buffer), "%-16s", " ");
 8001cec:	4638      	mov	r0, r7
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <render_config_select+0x9c>)
 8001cf0:	4a11      	ldr	r2, [pc, #68]	; (8001d38 <render_config_select+0xa0>)
 8001cf2:	2114      	movs	r1, #20
 8001cf4:	f008 f932 	bl	8009f5c <sniprintf>
        }

        HD44780_SetCursor(0, i);
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f7ff fd4c 	bl	800179c <HD44780_SetCursor>
        HD44780_PrintStr(line_buffer);
 8001d04:	463b      	mov	r3, r7
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fdb9 	bl	800187e <HD44780_PrintStr>
    for (int i = 0; i < LCD_ROWS; i++) {
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	61fb      	str	r3, [r7, #28]
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	ddc5      	ble.n	8001ca4 <render_config_select+0xc>
    }
}
 8001d18:	bf00      	nop
 8001d1a:	bf00      	nop
 8001d1c:	3720      	adds	r7, #32
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000539 	.word	0x20000539
 8001d28:	20000538 	.word	0x20000538
 8001d2c:	20000028 	.word	0x20000028
 8001d30:	0800c238 	.word	0x0800c238
 8001d34:	0800c244 	.word	0x0800c244
 8001d38:	0800c254 	.word	0x0800c254

08001d3c <render_config_global>:
 * entre los tems y el estado de edicin de los mismos.
 * * @note   Utiliza 'sysData.total_days' para la persistencia del valor y 'config_item'
 * para determinar el foco del cursor.
 * * @retval None
 */
void render_config_global(void) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b090      	sub	sp, #64	; 0x40
 8001d40:	af00      	add	r7, sp, #0
    char temp_buff[20];  // Buffer temporal para construccin de strings

    // --- LNEA 1: Encabezado Esttico ---
    // Se utiliza relleno manual de espacios para asegurar que se limpie el residuo
    // de pantallas anteriores en el controlador del LCD.
    snprintf(line1, sizeof(line1), "CFG: GENERAL    ");
 8001d42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d46:	4a21      	ldr	r2, [pc, #132]	; (8001dcc <render_config_global+0x90>)
 8001d48:	2114      	movs	r1, #20
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f008 f906 	bl	8009f5c <sniprintf>

    // --- LNEA 2: Lgica de Visualizacin de Parmetros ---
    // Dependiendo de config_item, se muestra el parmetro ajustable o la accin de guardado
    if (config_item == 0) {
 8001d50:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <render_config_global+0x94>)
 8001d52:	f993 3000 	ldrsb.w	r3, [r3]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d114      	bne.n	8001d84 <render_config_global+0x48>
        /* Caso 0: Ajuste de la duracin total del ciclo */
        if(is_editing_val) {
 8001d5a:	4b1e      	ldr	r3, [pc, #120]	; (8001dd4 <render_config_global+0x98>)
 8001d5c:	f993 3000 	ldrsb.w	r3, [r3]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d007      	beq.n	8001d74 <render_config_global+0x38>
            // Estado: El usuario est modificando el nmero de das
            snprintf(temp_buff, sizeof(temp_buff), "TotDias:%d <ADJ>", sysData.total_days);
 8001d64:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <render_config_global+0x9c>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	1d38      	adds	r0, r7, #4
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <render_config_global+0xa0>)
 8001d6c:	2114      	movs	r1, #20
 8001d6e:	f008 f8f5 	bl	8009f5c <sniprintf>
 8001d72:	e00d      	b.n	8001d90 <render_config_global+0x54>
        } else {
            // Estado: Navegacin (foco sobre el tem de das totales)
            snprintf(temp_buff, sizeof(temp_buff), "> TotDias:%d", sysData.total_days);
 8001d74:	4b18      	ldr	r3, [pc, #96]	; (8001dd8 <render_config_global+0x9c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	1d38      	adds	r0, r7, #4
 8001d7a:	4a19      	ldr	r2, [pc, #100]	; (8001de0 <render_config_global+0xa4>)
 8001d7c:	2114      	movs	r1, #20
 8001d7e:	f008 f8ed 	bl	8009f5c <sniprintf>
 8001d82:	e005      	b.n	8001d90 <render_config_global+0x54>
        }
    } else {
        /* Caso 1: Opcin para confirmar y persistir los cambios */
        snprintf(temp_buff, sizeof(temp_buff), "> [GUARDAR]");
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	4a17      	ldr	r2, [pc, #92]	; (8001de4 <render_config_global+0xa8>)
 8001d88:	2114      	movs	r1, #20
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f008 f8e6 	bl	8009f5c <sniprintf>

    // --- FORMATEO Y LIMPIEZA ---
    // El especificador %-16s garantiza que el string se alinee a la izquierda
    // y se rellene con espacios hasta los 16 caracteres, evitando "fantasmas"
    // visuales de textos ms largos renderizados anteriormente.
    snprintf(line2, sizeof(line2), "%-16s", temp_buff);
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	f107 0018 	add.w	r0, r7, #24
 8001d96:	4a14      	ldr	r2, [pc, #80]	; (8001de8 <render_config_global+0xac>)
 8001d98:	2114      	movs	r1, #20
 8001d9a:	f008 f8df 	bl	8009f5c <sniprintf>

    // --- SALIDA A HARDWARE (I2C) ---
    HD44780_SetCursor(0, 0);
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2000      	movs	r0, #0
 8001da2:	f7ff fcfb 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line1);
 8001da6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff fd67 	bl	800187e <HD44780_PrintStr>

    HD44780_SetCursor(0, 1);
 8001db0:	2101      	movs	r1, #1
 8001db2:	2000      	movs	r0, #0
 8001db4:	f7ff fcf2 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line2);
 8001db8:	f107 0318 	add.w	r3, r7, #24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff fd5e 	bl	800187e <HD44780_PrintStr>
}
 8001dc2:	bf00      	nop
 8001dc4:	3740      	adds	r7, #64	; 0x40
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	0800c25c 	.word	0x0800c25c
 8001dd0:	2000053a 	.word	0x2000053a
 8001dd4:	2000053b 	.word	0x2000053b
 8001dd8:	20004454 	.word	0x20004454
 8001ddc:	0800c270 	.word	0x0800c270
 8001de0:	0800c284 	.word	0x0800c284
 8001de4:	0800c294 	.word	0x0800c294
 8001de8:	0800c254 	.word	0x0800c254

08001dec <render_config_edit>:
 * "sobrescritura con espacios" para evitar el parpadeo del LCD que causara un comando Clear.
 * * @note   Depende de 'sysData' para los valores de las etapas y de las variables globales
 * 'config_item' e 'is_editing_val' para el estado de la UI.
 * * @retval None
 */
void render_config_edit(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b096      	sub	sp, #88	; 0x58
 8001df0:	af02      	add	r7, sp, #8
    char line1[20];      // Almacena la cadena final formateada para la fila 0
    char line2[20];      // Almacena la cadena final formateada para la fila 1
    char temp_buff[20];  // Buffer auxiliar para construir el texto antes del padding

    /* Obtener referencia a la etapa actual mediante puntero para optimizar acceso */
    StageConfig_t *stage = &sysData.stages[sysData.current_stage_idx];
 8001df2:	4b54      	ldr	r3, [pc, #336]	; (8001f44 <render_config_edit+0x158>)
 8001df4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	1a9b      	subs	r3, r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4a50      	ldr	r2, [pc, #320]	; (8001f44 <render_config_edit+0x158>)
 8001e04:	4413      	add	r3, r2
 8001e06:	3304      	adds	r3, #4
 8001e08:	64fb      	str	r3, [r7, #76]	; 0x4c

    // --- FILA 1: Ttulo de la Etapa ---
    // Se construye el nombre de la configuracin y se aplica padding de 16 espacios
    // para asegurar que cualquier texto anterior quede borrado.
    snprintf(temp_buff, sizeof(temp_buff), "CFG: %s", stage->name);
 8001e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e0c:	f107 0010 	add.w	r0, r7, #16
 8001e10:	4a4d      	ldr	r2, [pc, #308]	; (8001f48 <render_config_edit+0x15c>)
 8001e12:	2114      	movs	r1, #20
 8001e14:	f008 f8a2 	bl	8009f5c <sniprintf>
    snprintf(line1, sizeof(line1), "%-16s", temp_buff);
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001e20:	4a4a      	ldr	r2, [pc, #296]	; (8001f4c <render_config_edit+0x160>)
 8001e22:	2114      	movs	r1, #20
 8001e24:	f008 f89a 	bl	8009f5c <sniprintf>

    // --- FILA 2: Selector de Parmetros ---
    char value_str[12];

    /* Traduccin del ndice de tem a una cadena representativa del valor */
    switch(config_item) {
 8001e28:	4b49      	ldr	r3, [pc, #292]	; (8001f50 <render_config_edit+0x164>)
 8001e2a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d846      	bhi.n	8001ec0 <render_config_edit+0xd4>
 8001e32:	a201      	add	r2, pc, #4	; (adr r2, 8001e38 <render_config_edit+0x4c>)
 8001e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e38:	08001e4d 	.word	0x08001e4d
 8001e3c:	08001e5d 	.word	0x08001e5d
 8001e40:	08001e7b 	.word	0x08001e7b
 8001e44:	08001e99 	.word	0x08001e99
 8001e48:	08001eb3 	.word	0x08001eb3
        case 0: // Da de finalizacin de la etapa actual
            snprintf(value_str, sizeof(value_str), "FinDia:%d", stage->end_day);
 8001e4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e4e:	7b1b      	ldrb	r3, [r3, #12]
 8001e50:	1d38      	adds	r0, r7, #4
 8001e52:	4a40      	ldr	r2, [pc, #256]	; (8001f54 <render_config_edit+0x168>)
 8001e54:	210c      	movs	r1, #12
 8001e56:	f008 f881 	bl	8009f5c <sniprintf>
            break;
 8001e5a:	e031      	b.n	8001ec0 <render_config_edit+0xd4>
        case 1: // Objetivo de temperatura
            snprintf(value_str, sizeof(value_str), "T:%.1f", stage->temp_target);
 8001e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fb91 	bl	8000588 <__aeabi_f2d>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	1d38      	adds	r0, r7, #4
 8001e6c:	e9cd 2300 	strd	r2, r3, [sp]
 8001e70:	4a39      	ldr	r2, [pc, #228]	; (8001f58 <render_config_edit+0x16c>)
 8001e72:	210c      	movs	r1, #12
 8001e74:	f008 f872 	bl	8009f5c <sniprintf>
            break;
 8001e78:	e022      	b.n	8001ec0 <render_config_edit+0xd4>
        case 2: // Objetivo de humedad relativa
            snprintf(value_str, sizeof(value_str), "H:%.0f%%", stage->hum_target);
 8001e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7fe fb82 	bl	8000588 <__aeabi_f2d>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	1d38      	adds	r0, r7, #4
 8001e8a:	e9cd 2300 	strd	r2, r3, [sp]
 8001e8e:	4a33      	ldr	r2, [pc, #204]	; (8001f5c <render_config_edit+0x170>)
 8001e90:	210c      	movs	r1, #12
 8001e92:	f008 f863 	bl	8009f5c <sniprintf>
            break;
 8001e96:	e013      	b.n	8001ec0 <render_config_edit+0xd4>
        case 3: // Estado del motor de volteo
            snprintf(value_str, sizeof(value_str), "Mot:%s", stage->motor_on ? "ON" : "OFF");
 8001e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e9a:	7e1b      	ldrb	r3, [r3, #24]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <render_config_edit+0xb8>
 8001ea0:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <render_config_edit+0x174>)
 8001ea2:	e000      	b.n	8001ea6 <render_config_edit+0xba>
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <render_config_edit+0x178>)
 8001ea6:	1d38      	adds	r0, r7, #4
 8001ea8:	4a2f      	ldr	r2, [pc, #188]	; (8001f68 <render_config_edit+0x17c>)
 8001eaa:	210c      	movs	r1, #12
 8001eac:	f008 f856 	bl	8009f5c <sniprintf>
            break;
 8001eb0:	e006      	b.n	8001ec0 <render_config_edit+0xd4>
        case 4: // Opcin de salida del sub-men
            snprintf(value_str, sizeof(value_str), "[SALIR]");
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	4a2d      	ldr	r2, [pc, #180]	; (8001f6c <render_config_edit+0x180>)
 8001eb6:	210c      	movs	r1, #12
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f008 f84f 	bl	8009f5c <sniprintf>
            break;
 8001ebe:	bf00      	nop
    }

    /* Gestin del cursor y modo de edicin */
    if (is_editing_val && config_item != 4) {
 8001ec0:	4b2b      	ldr	r3, [pc, #172]	; (8001f70 <render_config_edit+0x184>)
 8001ec2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00c      	beq.n	8001ee4 <render_config_edit+0xf8>
 8001eca:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <render_config_edit+0x164>)
 8001ecc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ed0:	2b04      	cmp	r3, #4
 8001ed2:	d007      	beq.n	8001ee4 <render_config_edit+0xf8>
        // Indica visualmente que el sistema est esperando una entrada del usuario (<ADJ>)
        snprintf(temp_buff, sizeof(temp_buff), "%s <ADJ>", value_str);
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	f107 0010 	add.w	r0, r7, #16
 8001eda:	4a26      	ldr	r2, [pc, #152]	; (8001f74 <render_config_edit+0x188>)
 8001edc:	2114      	movs	r1, #20
 8001ede:	f008 f83d 	bl	8009f5c <sniprintf>
 8001ee2:	e010      	b.n	8001f06 <render_config_edit+0x11a>
    } else {
        // Modo navegacin: muestra '>' solo si el foco est en el botn [SALIR]
        snprintf(temp_buff, sizeof(temp_buff), "%c %s", (config_item == 4 ? '>' : ' '), value_str);
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <render_config_edit+0x164>)
 8001ee6:	f993 3000 	ldrsb.w	r3, [r3]
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d101      	bne.n	8001ef2 <render_config_edit+0x106>
 8001eee:	223e      	movs	r2, #62	; 0x3e
 8001ef0:	e000      	b.n	8001ef4 <render_config_edit+0x108>
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	f107 0010 	add.w	r0, r7, #16
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	4613      	mov	r3, r2
 8001efe:	4a1e      	ldr	r2, [pc, #120]	; (8001f78 <render_config_edit+0x18c>)
 8001f00:	2114      	movs	r1, #20
 8001f02:	f008 f82b 	bl	8009f5c <sniprintf>
    }

    /* Aplicar padding final para limpiar la fila 2 del LCD */
    snprintf(line2, sizeof(line2), "%-16s", temp_buff);
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001f0e:	4a0f      	ldr	r2, [pc, #60]	; (8001f4c <render_config_edit+0x160>)
 8001f10:	2114      	movs	r1, #20
 8001f12:	f008 f823 	bl	8009f5c <sniprintf>

    // --- TRANSMISIN I2C ---
    // Envo de las tramas de texto al controlador HD44780
    HD44780_SetCursor(0, 0);
 8001f16:	2100      	movs	r1, #0
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f7ff fc3f 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line1);
 8001f1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fcab 	bl	800187e <HD44780_PrintStr>

    HD44780_SetCursor(0, 1);
 8001f28:	2101      	movs	r1, #1
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	f7ff fc36 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line2);
 8001f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fca2 	bl	800187e <HD44780_PrintStr>
}
 8001f3a:	bf00      	nop
 8001f3c:	3750      	adds	r7, #80	; 0x50
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20004454 	.word	0x20004454
 8001f48:	0800c2a0 	.word	0x0800c2a0
 8001f4c:	0800c254 	.word	0x0800c254
 8001f50:	2000053a 	.word	0x2000053a
 8001f54:	0800c2a8 	.word	0x0800c2a8
 8001f58:	0800c2b4 	.word	0x0800c2b4
 8001f5c:	0800c2bc 	.word	0x0800c2bc
 8001f60:	0800c2c8 	.word	0x0800c2c8
 8001f64:	0800c2cc 	.word	0x0800c2cc
 8001f68:	0800c2d0 	.word	0x0800c2d0
 8001f6c:	0800c2d8 	.word	0x0800c2d8
 8001f70:	2000053b 	.word	0x2000053b
 8001f74:	0800c2e0 	.word	0x0800c2e0
 8001f78:	0800c2ec 	.word	0x0800c2ec

08001f7c <render_config_time>:
 * en tiempo real del sistema hasta que el usuario selecciona la opcin "[GUARDAR]".
 * * @note   Utiliza las variables globales 'edit_day', 'edit_hour' y 'edit_min' como buffers
 * de entrada antes de la persistencia de datos.
 * @retval None
 */
void render_config_time(void) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b094      	sub	sp, #80	; 0x50
 8001f80:	af02      	add	r7, sp, #8
    char line2[20];      // Buffer para el parmetro seleccionado
    char temp_buff[20];  // Buffer auxiliar para construccin de strings

    // --- LNEA 1: Ttulo de la seccin ---
    // Se utiliza relleno de espacios para limpiar residuos visuales.
    snprintf(line1, sizeof(line1), "AJUSTAR TIEMPO  ");
 8001f82:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f86:	4a3c      	ldr	r2, [pc, #240]	; (8002078 <render_config_time+0xfc>)
 8001f88:	2114      	movs	r1, #20
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f007 ffe6 	bl	8009f5c <sniprintf>

    // --- LNEA 2: Seleccin de Parmetro Temporal ---
    char val_str[10];

    /* Mapeo del tem seleccionado a su respectiva variable de edicin */
    switch(config_item) {
 8001f90:	4b3a      	ldr	r3, [pc, #232]	; (800207c <render_config_time+0x100>)
 8001f92:	f993 3000 	ldrsb.w	r3, [r3]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d82c      	bhi.n	8001ff4 <render_config_time+0x78>
 8001f9a:	a201      	add	r2, pc, #4	; (adr r2, 8001fa0 <render_config_time+0x24>)
 8001f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa0:	08001fb1 	.word	0x08001fb1
 8001fa4:	08001fc3 	.word	0x08001fc3
 8001fa8:	08001fd5 	.word	0x08001fd5
 8001fac:	08001fe7 	.word	0x08001fe7
        case 0: // Ajuste del da actual del ciclo
            snprintf(val_str, 10, "Dia:%d", edit_day);
 8001fb0:	4b33      	ldr	r3, [pc, #204]	; (8002080 <render_config_time+0x104>)
 8001fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb6:	4638      	mov	r0, r7
 8001fb8:	4a32      	ldr	r2, [pc, #200]	; (8002084 <render_config_time+0x108>)
 8001fba:	210a      	movs	r1, #10
 8001fbc:	f007 ffce 	bl	8009f5c <sniprintf>
            break;
 8001fc0:	e018      	b.n	8001ff4 <render_config_time+0x78>
        case 1: // Ajuste de la hora
            snprintf(val_str, 10, "Hr:%d", edit_hour);
 8001fc2:	4b31      	ldr	r3, [pc, #196]	; (8002088 <render_config_time+0x10c>)
 8001fc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc8:	4638      	mov	r0, r7
 8001fca:	4a30      	ldr	r2, [pc, #192]	; (800208c <render_config_time+0x110>)
 8001fcc:	210a      	movs	r1, #10
 8001fce:	f007 ffc5 	bl	8009f5c <sniprintf>
            break;
 8001fd2:	e00f      	b.n	8001ff4 <render_config_time+0x78>
        case 2: // Ajuste de los minutos
            snprintf(val_str, 10, "Min:%d", edit_min);
 8001fd4:	4b2e      	ldr	r3, [pc, #184]	; (8002090 <render_config_time+0x114>)
 8001fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fda:	4638      	mov	r0, r7
 8001fdc:	4a2d      	ldr	r2, [pc, #180]	; (8002094 <render_config_time+0x118>)
 8001fde:	210a      	movs	r1, #10
 8001fe0:	f007 ffbc 	bl	8009f5c <sniprintf>
            break;
 8001fe4:	e006      	b.n	8001ff4 <render_config_time+0x78>
        case 3: // Accin de confirmacin y guardado
            snprintf(val_str, 10, "[GUARDAR]");
 8001fe6:	463b      	mov	r3, r7
 8001fe8:	4a2b      	ldr	r2, [pc, #172]	; (8002098 <render_config_time+0x11c>)
 8001fea:	210a      	movs	r1, #10
 8001fec:	4618      	mov	r0, r3
 8001fee:	f007 ffb5 	bl	8009f5c <sniprintf>
            break;
 8001ff2:	bf00      	nop
    }

    /* Gestin visual del modo Edicin vs. Navegacin */
    if (is_editing_val && config_item != 3) {
 8001ff4:	4b29      	ldr	r3, [pc, #164]	; (800209c <render_config_time+0x120>)
 8001ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00c      	beq.n	8002018 <render_config_time+0x9c>
 8001ffe:	4b1f      	ldr	r3, [pc, #124]	; (800207c <render_config_time+0x100>)
 8002000:	f993 3000 	ldrsb.w	r3, [r3]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d007      	beq.n	8002018 <render_config_time+0x9c>
        // Muestra indicador <ADJ> cuando el valor est siendo incrementado/decrementado
        snprintf(temp_buff, sizeof(temp_buff), "%s <ADJ>", val_str);
 8002008:	463b      	mov	r3, r7
 800200a:	f107 000c 	add.w	r0, r7, #12
 800200e:	4a24      	ldr	r2, [pc, #144]	; (80020a0 <render_config_time+0x124>)
 8002010:	2114      	movs	r1, #20
 8002012:	f007 ffa3 	bl	8009f5c <sniprintf>
 8002016:	e010      	b.n	800203a <render_config_time+0xbe>
    } else {
        // Muestra cursor '>' solo cuando el foco est en el botn de Guardar
        snprintf(temp_buff, sizeof(temp_buff), "%c %s", (config_item == 3 ? '>' : ' '), val_str);
 8002018:	4b18      	ldr	r3, [pc, #96]	; (800207c <render_config_time+0x100>)
 800201a:	f993 3000 	ldrsb.w	r3, [r3]
 800201e:	2b03      	cmp	r3, #3
 8002020:	d101      	bne.n	8002026 <render_config_time+0xaa>
 8002022:	223e      	movs	r2, #62	; 0x3e
 8002024:	e000      	b.n	8002028 <render_config_time+0xac>
 8002026:	2220      	movs	r2, #32
 8002028:	f107 000c 	add.w	r0, r7, #12
 800202c:	463b      	mov	r3, r7
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	4613      	mov	r3, r2
 8002032:	4a1c      	ldr	r2, [pc, #112]	; (80020a4 <render_config_time+0x128>)
 8002034:	2114      	movs	r1, #20
 8002036:	f007 ff91 	bl	8009f5c <sniprintf>
    }

    // --- RENDERIZADO FINAL ---
    // Aplicacin de padding de 16 caracteres para asegurar una fila limpia en el LCD
    snprintf(line2, sizeof(line2), "%-16s", temp_buff);
 800203a:	f107 030c 	add.w	r3, r7, #12
 800203e:	f107 0020 	add.w	r0, r7, #32
 8002042:	4a19      	ldr	r2, [pc, #100]	; (80020a8 <render_config_time+0x12c>)
 8002044:	2114      	movs	r1, #20
 8002046:	f007 ff89 	bl	8009f5c <sniprintf>

    HD44780_SetCursor(0, 0);
 800204a:	2100      	movs	r1, #0
 800204c:	2000      	movs	r0, #0
 800204e:	f7ff fba5 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line1);
 8002052:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fc11 	bl	800187e <HD44780_PrintStr>

    HD44780_SetCursor(0, 1);
 800205c:	2101      	movs	r1, #1
 800205e:	2000      	movs	r0, #0
 8002060:	f7ff fb9c 	bl	800179c <HD44780_SetCursor>
    HD44780_PrintStr(line2);
 8002064:	f107 0320 	add.w	r3, r7, #32
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fc08 	bl	800187e <HD44780_PrintStr>
}
 800206e:	bf00      	nop
 8002070:	3748      	adds	r7, #72	; 0x48
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	0800c2f4 	.word	0x0800c2f4
 800207c:	2000053a 	.word	0x2000053a
 8002080:	20000084 	.word	0x20000084
 8002084:	0800c308 	.word	0x0800c308
 8002088:	20000560 	.word	0x20000560
 800208c:	0800c310 	.word	0x0800c310
 8002090:	20000562 	.word	0x20000562
 8002094:	0800c318 	.word	0x0800c318
 8002098:	0800c320 	.word	0x0800c320
 800209c:	2000053b 	.word	0x2000053b
 80020a0:	0800c2e0 	.word	0x0800c2e0
 80020a4:	0800c2ec 	.word	0x0800c2ec
 80020a8:	0800c254 	.word	0x0800c254

080020ac <update_display>:
 * acceso exclusivo al bus I2C/LCD mediante una seccin crtica.
 *
 * @note No debe incluir retardos internos.
 */
void update_display(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	// Proteger el acceso al LCD frente a ISR o tareas concurrentes
	taskENTER_CRITICAL();
 80020b0:	f006 fdd0 	bl	8008c54 <vPortEnterCritical>
	if      (current_ui_mode == UI_MODE_DASHBOARD)      render_dashboard();
 80020b4:	4b19      	ldr	r3, [pc, #100]	; (800211c <update_display+0x70>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d102      	bne.n	80020c2 <update_display+0x16>
 80020bc:	f7ff fc68 	bl	8001990 <render_dashboard>
 80020c0:	e028      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_MAIN_MENU)      render_menu();
 80020c2:	4b16      	ldr	r3, [pc, #88]	; (800211c <update_display+0x70>)
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d102      	bne.n	80020d0 <update_display+0x24>
 80020ca:	f7ff fd19 	bl	8001b00 <render_menu>
 80020ce:	e021      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_TEST_MENU)      render_test_menu();
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <update_display+0x70>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d102      	bne.n	80020de <update_display+0x32>
 80020d8:	f7ff fd7e 	bl	8001bd8 <render_test_menu>
 80020dc:	e01a      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_CONFIG_SELECT)  render_config_select();
 80020de:	4b0f      	ldr	r3, [pc, #60]	; (800211c <update_display+0x70>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d102      	bne.n	80020ec <update_display+0x40>
 80020e6:	f7ff fdd7 	bl	8001c98 <render_config_select>
 80020ea:	e013      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_CONFIG_EDIT)    render_config_edit();
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <update_display+0x70>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d102      	bne.n	80020fa <update_display+0x4e>
 80020f4:	f7ff fe7a 	bl	8001dec <render_config_edit>
 80020f8:	e00c      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_CONFIG_GLOBAL)  render_config_global();
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <update_display+0x70>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b05      	cmp	r3, #5
 8002100:	d102      	bne.n	8002108 <update_display+0x5c>
 8002102:	f7ff fe1b 	bl	8001d3c <render_config_global>
 8002106:	e005      	b.n	8002114 <update_display+0x68>
	else if (current_ui_mode == UI_MODE_CONFIG_TIME)    render_config_time();
 8002108:	4b04      	ldr	r3, [pc, #16]	; (800211c <update_display+0x70>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b06      	cmp	r3, #6
 800210e:	d101      	bne.n	8002114 <update_display+0x68>
 8002110:	f7ff ff34 	bl	8001f7c <render_config_time>
	taskEXIT_CRITICAL();
 8002114:	f006 fdce 	bl	8008cb4 <vPortExitCritical>
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	2000053c 	.word	0x2000053c

08002120 <I2C_Scan>:
 *
 * El escaneo se realiza sobre el perifrico I2C1 y reporta
 * nicamente los dispositivos que responden correctamente.
 */
void I2C_Scan(void)
{
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b09c      	sub	sp, #112	; 0x70
 8002124:	af00      	add	r7, sp, #0
    /* Mensaje de inicio del escaneo */
    char info[] = "Escaneando bus I2C...\r\n";
 8002126:	4b2b      	ldr	r3, [pc, #172]	; (80021d4 <I2C_Scan+0xb4>)
 8002128:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800212c:	461d      	mov	r5, r3
 800212e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002132:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002136:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart2,
 800213a:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800213e:	2364      	movs	r3, #100	; 0x64
 8002140:	2217      	movs	r2, #23
 8002142:	4825      	ldr	r0, [pc, #148]	; (80021d8 <I2C_Scan+0xb8>)
 8002144:	f004 f997 	bl	8006476 <HAL_UART_Transmit>
                      100);

    HAL_StatusTypeDef res;

    /* Recorrer todas las direcciones I2C posibles */
    for (uint16_t i = 0; i < 128; i++) {
 8002148:	2300      	movs	r3, #0
 800214a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800214e:	e026      	b.n	800219e <I2C_Scan+0x7e>

        /* Comprobar si un dispositivo responde en la direccin */
        res = HAL_I2C_IsDeviceReady(&hi2c1,
 8002150:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	b299      	uxth	r1, r3
 8002158:	230a      	movs	r3, #10
 800215a:	2201      	movs	r2, #1
 800215c:	481f      	ldr	r0, [pc, #124]	; (80021dc <I2C_Scan+0xbc>)
 800215e:	f002 fbfb 	bl	8004958 <HAL_I2C_IsDeviceReady>
 8002162:	4603      	mov	r3, r0
 8002164:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                                   (uint16_t)(i << 1),
                                   1,
                                   10);

        if (res == HAL_OK) {
 8002168:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800216c:	2b00      	cmp	r3, #0
 800216e:	d111      	bne.n	8002194 <I2C_Scan+0x74>
            char msg[64];
            snprintf(msg, sizeof(msg),
 8002170:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8002174:	4638      	mov	r0, r7
 8002176:	4a1a      	ldr	r2, [pc, #104]	; (80021e0 <I2C_Scan+0xc0>)
 8002178:	2140      	movs	r1, #64	; 0x40
 800217a:	f007 feef 	bl	8009f5c <sniprintf>
                     "-> Disp: 0x%02X\r\n", i);

            HAL_UART_Transmit(&huart2,
                              (uint8_t *)msg,
                              strlen(msg),
 800217e:	463b      	mov	r3, r7
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe f845 	bl	8000210 <strlen>
 8002186:	4603      	mov	r3, r0
            HAL_UART_Transmit(&huart2,
 8002188:	b29a      	uxth	r2, r3
 800218a:	4639      	mov	r1, r7
 800218c:	2364      	movs	r3, #100	; 0x64
 800218e:	4812      	ldr	r0, [pc, #72]	; (80021d8 <I2C_Scan+0xb8>)
 8002190:	f004 f971 	bl	8006476 <HAL_UART_Transmit>
    for (uint16_t i = 0; i < 128; i++) {
 8002194:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8002198:	3301      	adds	r3, #1
 800219a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800219e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80021a2:	2b7f      	cmp	r3, #127	; 0x7f
 80021a4:	d9d4      	bls.n	8002150 <I2C_Scan+0x30>
                              100);
        }
    }

    /* Mensaje de fin de escaneo */
    char end_info[] = "Fin del escaneo.\r\n";
 80021a6:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <I2C_Scan+0xc4>)
 80021a8:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80021ac:	461d      	mov	r5, r3
 80021ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b2:	682b      	ldr	r3, [r5, #0]
 80021b4:	461a      	mov	r2, r3
 80021b6:	8022      	strh	r2, [r4, #0]
 80021b8:	3402      	adds	r4, #2
 80021ba:	0c1b      	lsrs	r3, r3, #16
 80021bc:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart2,
 80021be:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80021c2:	2364      	movs	r3, #100	; 0x64
 80021c4:	2212      	movs	r2, #18
 80021c6:	4804      	ldr	r0, [pc, #16]	; (80021d8 <I2C_Scan+0xb8>)
 80021c8:	f004 f955 	bl	8006476 <HAL_UART_Transmit>
                      (uint8_t *)end_info,
                      sizeof(end_info) - 1,
                      100);
}
 80021cc:	bf00      	nop
 80021ce:	3770      	adds	r7, #112	; 0x70
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bdb0      	pop	{r4, r5, r7, pc}
 80021d4:	0800c354 	.word	0x0800c354
 80021d8:	20004374 	.word	0x20004374
 80021dc:	20004314 	.word	0x20004314
 80021e0:	0800c340 	.word	0x0800c340
 80021e4:	0800c36c 	.word	0x0800c36c

080021e8 <StartMenuTask>:
 * La comunicacin con las ISR se realiza mediante una cola RTOS.
 *
 * @param argument Parmetro no utilizado
 */
void StartMenuTask(void *argument)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b090      	sub	sp, #64	; 0x40
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    if (is_welcome) {
 80021f0:	4ba4      	ldr	r3, [pc, #656]	; (8002484 <StartMenuTask+0x29c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d009      	beq.n	800220e <StartMenuTask+0x26>
    	LCD_ShowWelcome("TDII: INCUBADORA");
 80021fa:	48a3      	ldr	r0, [pc, #652]	; (8002488 <StartMenuTask+0x2a0>)
 80021fc:	f7ff fbac 	bl	8001958 <LCD_ShowWelcome>

        /* Mantener visible */
        vTaskDelay(pdMS_TO_TICKS(1000));
 8002200:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002204:	f005 fd58 	bl	8007cb8 <vTaskDelay>
        is_welcome = 0;
 8002208:	4b9e      	ldr	r3, [pc, #632]	; (8002484 <StartMenuTask+0x29c>)
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
    }

    /* Inicializa la pantalla al arrancar la tarea */
    update_display();
 800220e:	f7ff ff4d 	bl	80020ac <update_display>

    MenuEvent_t event;
    uint32_t last_draw_time = 0;   // ltimo refresco del LCD
 8002212:	2300      	movs	r3, #0
 8002214:	63fb      	str	r3, [r7, #60]	; 0x3c
    int needs_update = 0;          // Flag para redibujar pantalla
 8002216:	2300      	movs	r3, #0
 8002218:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Variables para actualizacin solo ante cambios (Dashboard) */
    float last_disp_temp = -999.0f;
 800221a:	4b9c      	ldr	r3, [pc, #624]	; (800248c <StartMenuTask+0x2a4>)
 800221c:	637b      	str	r3, [r7, #52]	; 0x34
    float last_disp_hum  = -999.0f;
 800221e:	4b9b      	ldr	r3, [pc, #620]	; (800248c <StartMenuTask+0x2a4>)
 8002220:	633b      	str	r3, [r7, #48]	; 0x30
    uint16_t last_disp_rpm = 9999;
 8002222:	f242 730f 	movw	r3, #9999	; 0x270f
 8002226:	85fb      	strh	r3, [r7, #46]	; 0x2e
    HumidifierState_t last_disp_hum_state = HUM_STATE_IDLE;
 8002228:	2300      	movs	r3, #0
 800222a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint8_t last_disp_day = 255;
 800222e:	23ff      	movs	r3, #255	; 0xff
 8002230:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    uint8_t last_disp_is_running = 255;
 8002234:	23ff      	movs	r3, #255	; 0xff
 8002236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    uint8_t last_disp_hour = 255;
 800223a:	23ff      	movs	r3, #255	; 0xff
 800223c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

    for (;;)
    {
        /* Espera evento del men (encoder / botn)
           Timeout de 200 ms para permitir refresco peridico */
        if (xQueueReceive(menuQueueHandle, &event,
 8002240:	4b93      	ldr	r3, [pc, #588]	; (8002490 <StartMenuTask+0x2a8>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f107 010b 	add.w	r1, r7, #11
 8002248:	22c8      	movs	r2, #200	; 0xc8
 800224a:	4618      	mov	r0, r3
 800224c:	f004 fff0 	bl	8007230 <xQueueReceive>
 8002250:	4603      	mov	r3, r0
 8002252:	2b01      	cmp	r3, #1
 8002254:	f040 8303 	bne.w	800285e <StartMenuTask+0x676>
                          pdMS_TO_TICKS(200)) == pdPASS)
        {
            MenuEvent_t initial_event = event;
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	777b      	strb	r3, [r7, #29]

            /* -------- BOTN: PRESIN LARGA (volver atrs) -------- */
            if (initial_event == BUTTON_LONG_PRESS) {
 800225c:	7f7b      	ldrb	r3, [r7, #29]
 800225e:	2b03      	cmp	r3, #3
 8002260:	d125      	bne.n	80022ae <StartMenuTask+0xc6>

                if (current_ui_mode == UI_MODE_TEST_MENU ||
 8002262:	4b8c      	ldr	r3, [pc, #560]	; (8002494 <StartMenuTask+0x2ac>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d00b      	beq.n	8002282 <StartMenuTask+0x9a>
                    current_ui_mode == UI_MODE_CONFIG_EDIT ||
 800226a:	4b8a      	ldr	r3, [pc, #552]	; (8002494 <StartMenuTask+0x2ac>)
 800226c:	781b      	ldrb	r3, [r3, #0]
                if (current_ui_mode == UI_MODE_TEST_MENU ||
 800226e:	2b04      	cmp	r3, #4
 8002270:	d007      	beq.n	8002282 <StartMenuTask+0x9a>
                    current_ui_mode == UI_MODE_CONFIG_GLOBAL ||
 8002272:	4b88      	ldr	r3, [pc, #544]	; (8002494 <StartMenuTask+0x2ac>)
 8002274:	781b      	ldrb	r3, [r3, #0]
                    current_ui_mode == UI_MODE_CONFIG_EDIT ||
 8002276:	2b05      	cmp	r3, #5
 8002278:	d003      	beq.n	8002282 <StartMenuTask+0x9a>
                    current_ui_mode == UI_MODE_CONFIG_TIME)
 800227a:	4b86      	ldr	r3, [pc, #536]	; (8002494 <StartMenuTask+0x2ac>)
 800227c:	781b      	ldrb	r3, [r3, #0]
                    current_ui_mode == UI_MODE_CONFIG_GLOBAL ||
 800227e:	2b06      	cmp	r3, #6
 8002280:	d103      	bne.n	800228a <StartMenuTask+0xa2>
                {
                    current_ui_mode = UI_MODE_MAIN_MENU;
 8002282:	4b84      	ldr	r3, [pc, #528]	; (8002494 <StartMenuTask+0x2ac>)
 8002284:	2201      	movs	r2, #1
 8002286:	701a      	strb	r2, [r3, #0]
 8002288:	e00e      	b.n	80022a8 <StartMenuTask+0xc0>
                }
                else if (current_ui_mode == UI_MODE_CONFIG_SELECT) {
 800228a:	4b82      	ldr	r3, [pc, #520]	; (8002494 <StartMenuTask+0x2ac>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d103      	bne.n	800229a <StartMenuTask+0xb2>
                    current_ui_mode = UI_MODE_MAIN_MENU;
 8002292:	4b80      	ldr	r3, [pc, #512]	; (8002494 <StartMenuTask+0x2ac>)
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
 8002298:	e006      	b.n	80022a8 <StartMenuTask+0xc0>
                }
                else if (current_ui_mode == UI_MODE_MAIN_MENU) {
 800229a:	4b7e      	ldr	r3, [pc, #504]	; (8002494 <StartMenuTask+0x2ac>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d102      	bne.n	80022a8 <StartMenuTask+0xc0>
                    current_ui_mode = UI_MODE_DASHBOARD;
 80022a2:	4b7c      	ldr	r3, [pc, #496]	; (8002494 <StartMenuTask+0x2ac>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
                }

                needs_update = 1;
 80022a8:	2301      	movs	r3, #1
 80022aa:	63bb      	str	r3, [r7, #56]	; 0x38
                continue;
 80022ac:	e349      	b.n	8002942 <StartMenuTask+0x75a>
            }

            /* -------- PROCESAMIENTO DE MOVIMIENTO -------- */
            int8_t net_movement = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            int button_pressed = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24

            if (initial_event == ENCODER_RIGHT) net_movement++;
 80022b8:	7f7b      	ldrb	r3, [r7, #29]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d107      	bne.n	80022ce <StartMenuTask+0xe6>
 80022be:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	3301      	adds	r3, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80022cc:	e00f      	b.n	80022ee <StartMenuTask+0x106>
            else if (initial_event == ENCODER_LEFT) net_movement--;
 80022ce:	7f7b      	ldrb	r3, [r7, #29]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d107      	bne.n	80022e4 <StartMenuTask+0xfc>
 80022d4:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80022e2:	e004      	b.n	80022ee <StartMenuTask+0x106>
            else if (initial_event == BUTTON_PRESS) button_pressed = 1;
 80022e4:	7f7b      	ldrb	r3, [r7, #29]
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d101      	bne.n	80022ee <StartMenuTask+0x106>
 80022ea:	2301      	movs	r3, #1
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24

            /* Acumula eventos rpidos del encoder (anti-lag UI) */
            int batch_limit = 20;
 80022ee:	2314      	movs	r3, #20
 80022f0:	623b      	str	r3, [r7, #32]
            while (batch_limit-- > 0 &&
 80022f2:	e014      	b.n	800231e <StartMenuTask+0x136>
                   xQueueReceive(menuQueueHandle, &event, 0) == pdPASS)
            {
                if (event == ENCODER_RIGHT) net_movement++;
 80022f4:	7afb      	ldrb	r3, [r7, #11]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d107      	bne.n	800230a <StartMenuTask+0x122>
 80022fa:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	3301      	adds	r3, #1
 8002302:	b2db      	uxtb	r3, r3
 8002304:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8002308:	e009      	b.n	800231e <StartMenuTask+0x136>
                else if (event == ENCODER_LEFT) net_movement--;
 800230a:	7afb      	ldrb	r3, [r7, #11]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d106      	bne.n	800231e <StartMenuTask+0x136>
 8002310:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002314:	b2db      	uxtb	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b2db      	uxtb	r3, r3
 800231a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            while (batch_limit-- > 0 &&
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	1e5a      	subs	r2, r3, #1
 8002322:	623a      	str	r2, [r7, #32]
 8002324:	2b00      	cmp	r3, #0
 8002326:	dd0a      	ble.n	800233e <StartMenuTask+0x156>
                   xQueueReceive(menuQueueHandle, &event, 0) == pdPASS)
 8002328:	4b59      	ldr	r3, [pc, #356]	; (8002490 <StartMenuTask+0x2a8>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f107 010b 	add.w	r1, r7, #11
 8002330:	2200      	movs	r2, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f004 ff7c 	bl	8007230 <xQueueReceive>
 8002338:	4603      	mov	r3, r0
            while (batch_limit-- > 0 &&
 800233a:	2b01      	cmp	r3, #1
 800233c:	d0da      	beq.n	80022f4 <StartMenuTask+0x10c>
            }

            /* ================= LGICA DE INTERFAZ ================= */

            /* -------- DASHBOARD -------- */
            if (current_ui_mode == UI_MODE_DASHBOARD) {
 800233e:	4b55      	ldr	r3, [pc, #340]	; (8002494 <StartMenuTask+0x2ac>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10c      	bne.n	8002360 <StartMenuTask+0x178>
                if (button_pressed) {
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 82c7 	beq.w	80028dc <StartMenuTask+0x6f4>
                    current_ui_mode = UI_MODE_MAIN_MENU;
 800234e:	4b51      	ldr	r3, [pc, #324]	; (8002494 <StartMenuTask+0x2ac>)
 8002350:	2201      	movs	r2, #1
 8002352:	701a      	strb	r2, [r3, #0]
                    selected_item = 0;
 8002354:	4b50      	ldr	r3, [pc, #320]	; (8002498 <StartMenuTask+0x2b0>)
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
                    needs_update = 1;
 800235a:	2301      	movs	r3, #1
 800235c:	63bb      	str	r3, [r7, #56]	; 0x38
 800235e:	e2bd      	b.n	80028dc <StartMenuTask+0x6f4>
                }
            }

            /* -------- MEN PRINCIPAL -------- */
            else if (current_ui_mode == UI_MODE_MAIN_MENU) {
 8002360:	4b4c      	ldr	r3, [pc, #304]	; (8002494 <StartMenuTask+0x2ac>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	f040 80a5 	bne.w	80024b4 <StartMenuTask+0x2cc>

                if (net_movement != 0) {
 800236a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800236e:	2b00      	cmp	r3, #0
 8002370:	d043      	beq.n	80023fa <StartMenuTask+0x212>
                    int16_t new_pos = selected_item + net_movement;
 8002372:	4b49      	ldr	r3, [pc, #292]	; (8002498 <StartMenuTask+0x2b0>)
 8002374:	f993 3000 	ldrsb.w	r3, [r3]
 8002378:	b21a      	sxth	r2, r3
 800237a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800237e:	b21b      	sxth	r3, r3
 8002380:	4413      	add	r3, r2
 8002382:	827b      	strh	r3, [r7, #18]
                    selected_item =
                        ((new_pos % menu_size) + menu_size) % menu_size;
 8002384:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002388:	4a44      	ldr	r2, [pc, #272]	; (800249c <StartMenuTask+0x2b4>)
 800238a:	f992 2000 	ldrsb.w	r2, [r2]
 800238e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002392:	fb02 f201 	mul.w	r2, r2, r1
 8002396:	1a9b      	subs	r3, r3, r2
 8002398:	4a40      	ldr	r2, [pc, #256]	; (800249c <StartMenuTask+0x2b4>)
 800239a:	f992 2000 	ldrsb.w	r2, [r2]
 800239e:	4413      	add	r3, r2
 80023a0:	4a3e      	ldr	r2, [pc, #248]	; (800249c <StartMenuTask+0x2b4>)
 80023a2:	f992 2000 	ldrsb.w	r2, [r2]
 80023a6:	fb93 f1f2 	sdiv	r1, r3, r2
 80023aa:	fb02 f201 	mul.w	r2, r2, r1
 80023ae:	1a9b      	subs	r3, r3, r2
                    selected_item =
 80023b0:	b25a      	sxtb	r2, r3
 80023b2:	4b39      	ldr	r3, [pc, #228]	; (8002498 <StartMenuTask+0x2b0>)
 80023b4:	701a      	strb	r2, [r3, #0]

                    if (selected_item >= menu_top_item + LCD_ROWS)
 80023b6:	4b3a      	ldr	r3, [pc, #232]	; (80024a0 <StartMenuTask+0x2b8>)
 80023b8:	f993 3000 	ldrsb.w	r3, [r3]
 80023bc:	3301      	adds	r3, #1
 80023be:	4a36      	ldr	r2, [pc, #216]	; (8002498 <StartMenuTask+0x2b0>)
 80023c0:	f992 2000 	ldrsb.w	r2, [r2]
 80023c4:	4293      	cmp	r3, r2
 80023c6:	da09      	bge.n	80023dc <StartMenuTask+0x1f4>
                        menu_top_item = selected_item - (LCD_ROWS - 1);
 80023c8:	4b33      	ldr	r3, [pc, #204]	; (8002498 <StartMenuTask+0x2b0>)
 80023ca:	f993 3000 	ldrsb.w	r3, [r3]
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	b25a      	sxtb	r2, r3
 80023d6:	4b32      	ldr	r3, [pc, #200]	; (80024a0 <StartMenuTask+0x2b8>)
 80023d8:	701a      	strb	r2, [r3, #0]
 80023da:	e00c      	b.n	80023f6 <StartMenuTask+0x20e>
                    else if (selected_item < menu_top_item)
 80023dc:	4b2e      	ldr	r3, [pc, #184]	; (8002498 <StartMenuTask+0x2b0>)
 80023de:	f993 2000 	ldrsb.w	r2, [r3]
 80023e2:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <StartMenuTask+0x2b8>)
 80023e4:	f993 3000 	ldrsb.w	r3, [r3]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	da04      	bge.n	80023f6 <StartMenuTask+0x20e>
                        menu_top_item = selected_item;
 80023ec:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <StartMenuTask+0x2b0>)
 80023ee:	f993 2000 	ldrsb.w	r2, [r3]
 80023f2:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <StartMenuTask+0x2b8>)
 80023f4:	701a      	strb	r2, [r3, #0]

                    needs_update = 1;
 80023f6:	2301      	movs	r3, #1
 80023f8:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                if (button_pressed) {
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 826d 	beq.w	80028dc <StartMenuTask+0x6f4>

                    if (selected_item == 1) { // INICIAR / PAUSAR
 8002402:	4b25      	ldr	r3, [pc, #148]	; (8002498 <StartMenuTask+0x2b0>)
 8002404:	f993 3000 	ldrsb.w	r3, [r3]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d119      	bne.n	8002440 <StartMenuTask+0x258>
                        if (sysData.is_running) {
 800240c:	4b25      	ldr	r3, [pc, #148]	; (80024a4 <StartMenuTask+0x2bc>)
 800240e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <StartMenuTask+0x240>
                            Save_Config_To_Flash();
 8002416:	f7fe ffff 	bl	8001418 <Save_Config_To_Flash>
                            sysData.is_running = 0;
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <StartMenuTask+0x2bc>)
 800241c:	2200      	movs	r2, #0
 800241e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                            Save_Config_To_Flash();
 8002422:	f7fe fff9 	bl	8001418 <Save_Config_To_Flash>
 8002426:	e029      	b.n	800247c <StartMenuTask+0x294>
                        } else {
                            sysData.is_running = 1;
 8002428:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <StartMenuTask+0x2bc>)
 800242a:	2201      	movs	r2, #1
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                            sysData.last_boot_tick = HAL_GetTick();
 8002430:	f001 fa5e 	bl	80038f0 <HAL_GetTick>
 8002434:	4603      	mov	r3, r0
 8002436:	4a1b      	ldr	r2, [pc, #108]	; (80024a4 <StartMenuTask+0x2bc>)
 8002438:	6453      	str	r3, [r2, #68]	; 0x44
                            Save_Config_To_Flash();
 800243a:	f7fe ffed 	bl	8001418 <Save_Config_To_Flash>
 800243e:	e01d      	b.n	800247c <StartMenuTask+0x294>
                        }
                    }
                    else if (selected_item == 2) {
 8002440:	4b15      	ldr	r3, [pc, #84]	; (8002498 <StartMenuTask+0x2b0>)
 8002442:	f993 3000 	ldrsb.w	r3, [r3]
 8002446:	2b02      	cmp	r3, #2
 8002448:	d109      	bne.n	800245e <StartMenuTask+0x276>
                        current_ui_mode = UI_MODE_CONFIG_SELECT;
 800244a:	4b12      	ldr	r3, [pc, #72]	; (8002494 <StartMenuTask+0x2ac>)
 800244c:	2203      	movs	r2, #3
 800244e:	701a      	strb	r2, [r3, #0]
                        config_sel_index = 0;
 8002450:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <StartMenuTask+0x2c0>)
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]
                        config_top_index = 0;
 8002456:	4b15      	ldr	r3, [pc, #84]	; (80024ac <StartMenuTask+0x2c4>)
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
 800245c:	e00e      	b.n	800247c <StartMenuTask+0x294>
                    }
                    else if (selected_item == 3) {
 800245e:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <StartMenuTask+0x2b0>)
 8002460:	f993 3000 	ldrsb.w	r3, [r3]
 8002464:	2b03      	cmp	r3, #3
 8002466:	d106      	bne.n	8002476 <StartMenuTask+0x28e>
                        current_ui_mode = UI_MODE_TEST_MENU;
 8002468:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <StartMenuTask+0x2ac>)
 800246a:	2202      	movs	r2, #2
 800246c:	701a      	strb	r2, [r3, #0]
                        test_selected_item = 0;
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <StartMenuTask+0x2c8>)
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
 8002474:	e002      	b.n	800247c <StartMenuTask+0x294>
                    }
                    else {
                        current_ui_mode = UI_MODE_DASHBOARD;
 8002476:	4b07      	ldr	r3, [pc, #28]	; (8002494 <StartMenuTask+0x2ac>)
 8002478:	2200      	movs	r2, #0
 800247a:	701a      	strb	r2, [r3, #0]
                    }

                    needs_update = 1;
 800247c:	2301      	movs	r3, #1
 800247e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002480:	e22c      	b.n	80028dc <StartMenuTask+0x6f4>
 8002482:	bf00      	nop
 8002484:	2000003c 	.word	0x2000003c
 8002488:	0800c38c 	.word	0x0800c38c
 800248c:	c479c000 	.word	0xc479c000
 8002490:	200043b8 	.word	0x200043b8
 8002494:	2000053c 	.word	0x2000053c
 8002498:	20000534 	.word	0x20000534
 800249c:	0800c40d 	.word	0x0800c40d
 80024a0:	20000535 	.word	0x20000535
 80024a4:	20004454 	.word	0x20004454
 80024a8:	20000538 	.word	0x20000538
 80024ac:	20000539 	.word	0x20000539
 80024b0:	20000536 	.word	0x20000536
                }
            }

            /* -------- MEN DE TEST -------- */
            else if (current_ui_mode == UI_MODE_TEST_MENU) {
 80024b4:	4bb1      	ldr	r3, [pc, #708]	; (800277c <StartMenuTask+0x594>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d154      	bne.n	8002566 <StartMenuTask+0x37e>

                if (net_movement != 0) {
 80024bc:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d043      	beq.n	800254c <StartMenuTask+0x364>
                    int16_t new_pos = test_selected_item + net_movement;
 80024c4:	4bae      	ldr	r3, [pc, #696]	; (8002780 <StartMenuTask+0x598>)
 80024c6:	f993 3000 	ldrsb.w	r3, [r3]
 80024ca:	b21a      	sxth	r2, r3
 80024cc:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80024d0:	b21b      	sxth	r3, r3
 80024d2:	4413      	add	r3, r2
 80024d4:	82bb      	strh	r3, [r7, #20]
                    test_selected_item =
                        ((new_pos % test_menu_size) + test_menu_size) % test_menu_size;
 80024d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80024da:	4aaa      	ldr	r2, [pc, #680]	; (8002784 <StartMenuTask+0x59c>)
 80024dc:	f992 2000 	ldrsb.w	r2, [r2]
 80024e0:	fb93 f1f2 	sdiv	r1, r3, r2
 80024e4:	fb02 f201 	mul.w	r2, r2, r1
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	4aa6      	ldr	r2, [pc, #664]	; (8002784 <StartMenuTask+0x59c>)
 80024ec:	f992 2000 	ldrsb.w	r2, [r2]
 80024f0:	4413      	add	r3, r2
 80024f2:	4aa4      	ldr	r2, [pc, #656]	; (8002784 <StartMenuTask+0x59c>)
 80024f4:	f992 2000 	ldrsb.w	r2, [r2]
 80024f8:	fb93 f1f2 	sdiv	r1, r3, r2
 80024fc:	fb02 f201 	mul.w	r2, r2, r1
 8002500:	1a9b      	subs	r3, r3, r2
                    test_selected_item =
 8002502:	b25a      	sxtb	r2, r3
 8002504:	4b9e      	ldr	r3, [pc, #632]	; (8002780 <StartMenuTask+0x598>)
 8002506:	701a      	strb	r2, [r3, #0]

                    if (test_selected_item >= test_top_item + LCD_ROWS)
 8002508:	4b9f      	ldr	r3, [pc, #636]	; (8002788 <StartMenuTask+0x5a0>)
 800250a:	f993 3000 	ldrsb.w	r3, [r3]
 800250e:	3301      	adds	r3, #1
 8002510:	4a9b      	ldr	r2, [pc, #620]	; (8002780 <StartMenuTask+0x598>)
 8002512:	f992 2000 	ldrsb.w	r2, [r2]
 8002516:	4293      	cmp	r3, r2
 8002518:	da09      	bge.n	800252e <StartMenuTask+0x346>
                        test_top_item = test_selected_item - (LCD_ROWS - 1);
 800251a:	4b99      	ldr	r3, [pc, #612]	; (8002780 <StartMenuTask+0x598>)
 800251c:	f993 3000 	ldrsb.w	r3, [r3]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	3b01      	subs	r3, #1
 8002524:	b2db      	uxtb	r3, r3
 8002526:	b25a      	sxtb	r2, r3
 8002528:	4b97      	ldr	r3, [pc, #604]	; (8002788 <StartMenuTask+0x5a0>)
 800252a:	701a      	strb	r2, [r3, #0]
 800252c:	e00c      	b.n	8002548 <StartMenuTask+0x360>
                    else if (test_selected_item < test_top_item)
 800252e:	4b94      	ldr	r3, [pc, #592]	; (8002780 <StartMenuTask+0x598>)
 8002530:	f993 2000 	ldrsb.w	r2, [r3]
 8002534:	4b94      	ldr	r3, [pc, #592]	; (8002788 <StartMenuTask+0x5a0>)
 8002536:	f993 3000 	ldrsb.w	r3, [r3]
 800253a:	429a      	cmp	r2, r3
 800253c:	da04      	bge.n	8002548 <StartMenuTask+0x360>
                        test_top_item = test_selected_item;
 800253e:	4b90      	ldr	r3, [pc, #576]	; (8002780 <StartMenuTask+0x598>)
 8002540:	f993 2000 	ldrsb.w	r2, [r3]
 8002544:	4b90      	ldr	r3, [pc, #576]	; (8002788 <StartMenuTask+0x5a0>)
 8002546:	701a      	strb	r2, [r3, #0]

                    needs_update = 1;
 8002548:	2301      	movs	r3, #1
 800254a:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                if (button_pressed) {
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 81c4 	beq.w	80028dc <StartMenuTask+0x6f4>
                    toggle_output(test_selected_item);
 8002554:	4b8a      	ldr	r3, [pc, #552]	; (8002780 <StartMenuTask+0x598>)
 8002556:	f993 3000 	ldrsb.w	r3, [r3]
 800255a:	4618      	mov	r0, r3
 800255c:	f001 f852 	bl	8003604 <toggle_output>
                    needs_update = 1;
 8002560:	2301      	movs	r3, #1
 8002562:	63bb      	str	r3, [r7, #56]	; 0x38
 8002564:	e1ba      	b.n	80028dc <StartMenuTask+0x6f4>
                }
            }

            /* -------- SELECCIN DE CONFIGURACIN -------- */
            else if (current_ui_mode == UI_MODE_CONFIG_SELECT) {
 8002566:	4b85      	ldr	r3, [pc, #532]	; (800277c <StartMenuTask+0x594>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b03      	cmp	r3, #3
 800256c:	f040 80a0 	bne.w	80026b0 <StartMenuTask+0x4c8>

                if (net_movement != 0) {
 8002570:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002574:	2b00      	cmp	r3, #0
 8002576:	d043      	beq.n	8002600 <StartMenuTask+0x418>
                    int16_t new_pos = config_sel_index + net_movement;
 8002578:	4b84      	ldr	r3, [pc, #528]	; (800278c <StartMenuTask+0x5a4>)
 800257a:	f993 3000 	ldrsb.w	r3, [r3]
 800257e:	b21a      	sxth	r2, r3
 8002580:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002584:	b21b      	sxth	r3, r3
 8002586:	4413      	add	r3, r2
 8002588:	82fb      	strh	r3, [r7, #22]
                    config_sel_index =
                        ((new_pos % config_menu_sz) + config_menu_sz) % config_menu_sz;
 800258a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800258e:	4a80      	ldr	r2, [pc, #512]	; (8002790 <StartMenuTask+0x5a8>)
 8002590:	f992 2000 	ldrsb.w	r2, [r2]
 8002594:	fb93 f1f2 	sdiv	r1, r3, r2
 8002598:	fb02 f201 	mul.w	r2, r2, r1
 800259c:	1a9b      	subs	r3, r3, r2
 800259e:	4a7c      	ldr	r2, [pc, #496]	; (8002790 <StartMenuTask+0x5a8>)
 80025a0:	f992 2000 	ldrsb.w	r2, [r2]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a7a      	ldr	r2, [pc, #488]	; (8002790 <StartMenuTask+0x5a8>)
 80025a8:	f992 2000 	ldrsb.w	r2, [r2]
 80025ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80025b0:	fb02 f201 	mul.w	r2, r2, r1
 80025b4:	1a9b      	subs	r3, r3, r2
                    config_sel_index =
 80025b6:	b25a      	sxtb	r2, r3
 80025b8:	4b74      	ldr	r3, [pc, #464]	; (800278c <StartMenuTask+0x5a4>)
 80025ba:	701a      	strb	r2, [r3, #0]

                    if (config_sel_index >= config_top_index + LCD_ROWS)
 80025bc:	4b75      	ldr	r3, [pc, #468]	; (8002794 <StartMenuTask+0x5ac>)
 80025be:	f993 3000 	ldrsb.w	r3, [r3]
 80025c2:	3301      	adds	r3, #1
 80025c4:	4a71      	ldr	r2, [pc, #452]	; (800278c <StartMenuTask+0x5a4>)
 80025c6:	f992 2000 	ldrsb.w	r2, [r2]
 80025ca:	4293      	cmp	r3, r2
 80025cc:	da09      	bge.n	80025e2 <StartMenuTask+0x3fa>
                        config_top_index = config_sel_index - (LCD_ROWS - 1);
 80025ce:	4b6f      	ldr	r3, [pc, #444]	; (800278c <StartMenuTask+0x5a4>)
 80025d0:	f993 3000 	ldrsb.w	r3, [r3]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	b25a      	sxtb	r2, r3
 80025dc:	4b6d      	ldr	r3, [pc, #436]	; (8002794 <StartMenuTask+0x5ac>)
 80025de:	701a      	strb	r2, [r3, #0]
 80025e0:	e00c      	b.n	80025fc <StartMenuTask+0x414>
                    else if (config_sel_index < config_top_index)
 80025e2:	4b6a      	ldr	r3, [pc, #424]	; (800278c <StartMenuTask+0x5a4>)
 80025e4:	f993 2000 	ldrsb.w	r2, [r3]
 80025e8:	4b6a      	ldr	r3, [pc, #424]	; (8002794 <StartMenuTask+0x5ac>)
 80025ea:	f993 3000 	ldrsb.w	r3, [r3]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	da04      	bge.n	80025fc <StartMenuTask+0x414>
                        config_top_index = config_sel_index;
 80025f2:	4b66      	ldr	r3, [pc, #408]	; (800278c <StartMenuTask+0x5a4>)
 80025f4:	f993 2000 	ldrsb.w	r2, [r3]
 80025f8:	4b66      	ldr	r3, [pc, #408]	; (8002794 <StartMenuTask+0x5ac>)
 80025fa:	701a      	strb	r2, [r3, #0]

                    needs_update = 1;
 80025fc:	2301      	movs	r3, #1
 80025fe:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                if (button_pressed) {
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 816a 	beq.w	80028dc <StartMenuTask+0x6f4>
                    if (config_sel_index <= 1) {
 8002608:	4b60      	ldr	r3, [pc, #384]	; (800278c <StartMenuTask+0x5a4>)
 800260a:	f993 3000 	ldrsb.w	r3, [r3]
 800260e:	2b01      	cmp	r3, #1
 8002610:	dc10      	bgt.n	8002634 <StartMenuTask+0x44c>
                        sysData.current_stage_idx = config_sel_index;
 8002612:	4b5e      	ldr	r3, [pc, #376]	; (800278c <StartMenuTask+0x5a4>)
 8002614:	f993 3000 	ldrsb.w	r3, [r3]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	4b5f      	ldr	r3, [pc, #380]	; (8002798 <StartMenuTask+0x5b0>)
 800261c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
                        current_ui_mode = UI_MODE_CONFIG_EDIT;
 8002620:	4b56      	ldr	r3, [pc, #344]	; (800277c <StartMenuTask+0x594>)
 8002622:	2204      	movs	r2, #4
 8002624:	701a      	strb	r2, [r3, #0]
                        config_item = 0;
 8002626:	4b5d      	ldr	r3, [pc, #372]	; (800279c <StartMenuTask+0x5b4>)
 8002628:	2200      	movs	r2, #0
 800262a:	701a      	strb	r2, [r3, #0]
                        is_editing_val = 0;
 800262c:	4b5c      	ldr	r3, [pc, #368]	; (80027a0 <StartMenuTask+0x5b8>)
 800262e:	2200      	movs	r2, #0
 8002630:	701a      	strb	r2, [r3, #0]
 8002632:	e03a      	b.n	80026aa <StartMenuTask+0x4c2>
                    }
                    else if (config_sel_index == 2) {
 8002634:	4b55      	ldr	r3, [pc, #340]	; (800278c <StartMenuTask+0x5a4>)
 8002636:	f993 3000 	ldrsb.w	r3, [r3]
 800263a:	2b02      	cmp	r3, #2
 800263c:	d109      	bne.n	8002652 <StartMenuTask+0x46a>
                        current_ui_mode = UI_MODE_CONFIG_GLOBAL;
 800263e:	4b4f      	ldr	r3, [pc, #316]	; (800277c <StartMenuTask+0x594>)
 8002640:	2205      	movs	r2, #5
 8002642:	701a      	strb	r2, [r3, #0]
                        config_item = 0;
 8002644:	4b55      	ldr	r3, [pc, #340]	; (800279c <StartMenuTask+0x5b4>)
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
                        is_editing_val = 0;
 800264a:	4b55      	ldr	r3, [pc, #340]	; (80027a0 <StartMenuTask+0x5b8>)
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
 8002650:	e02b      	b.n	80026aa <StartMenuTask+0x4c2>
                    }
                    else if (config_sel_index == 3) {
 8002652:	4b4e      	ldr	r3, [pc, #312]	; (800278c <StartMenuTask+0x5a4>)
 8002654:	f993 3000 	ldrsb.w	r3, [r3]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d123      	bne.n	80026a4 <StartMenuTask+0x4bc>
                        current_ui_mode = UI_MODE_CONFIG_TIME;
 800265c:	4b47      	ldr	r3, [pc, #284]	; (800277c <StartMenuTask+0x594>)
 800265e:	2206      	movs	r2, #6
 8002660:	701a      	strb	r2, [r3, #0]
                        config_item = 0;
 8002662:	4b4e      	ldr	r3, [pc, #312]	; (800279c <StartMenuTask+0x5b4>)
 8002664:	2200      	movs	r2, #0
 8002666:	701a      	strb	r2, [r3, #0]
                        is_editing_val = 0;
 8002668:	4b4d      	ldr	r3, [pc, #308]	; (80027a0 <StartMenuTask+0x5b8>)
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]

                        edit_day  = Get_Current_Day();
 800266e:	f001 f80d 	bl	800368c <Get_Current_Day>
 8002672:	4603      	mov	r3, r0
 8002674:	b21a      	sxth	r2, r3
 8002676:	4b4b      	ldr	r3, [pc, #300]	; (80027a4 <StartMenuTask+0x5bc>)
 8002678:	801a      	strh	r2, [r3, #0]
                        if (edit_day == 0) edit_day = 1;
 800267a:	4b4a      	ldr	r3, [pc, #296]	; (80027a4 <StartMenuTask+0x5bc>)
 800267c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d102      	bne.n	800268a <StartMenuTask+0x4a2>
 8002684:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <StartMenuTask+0x5bc>)
 8002686:	2201      	movs	r2, #1
 8002688:	801a      	strh	r2, [r3, #0]
                        edit_hour = Get_Current_Hour();
 800268a:	f001 f86b 	bl	8003764 <Get_Current_Hour>
 800268e:	4603      	mov	r3, r0
 8002690:	b21a      	sxth	r2, r3
 8002692:	4b45      	ldr	r3, [pc, #276]	; (80027a8 <StartMenuTask+0x5c0>)
 8002694:	801a      	strh	r2, [r3, #0]
                        edit_min  = Get_Current_Minute();
 8002696:	f001 f89b 	bl	80037d0 <Get_Current_Minute>
 800269a:	4603      	mov	r3, r0
 800269c:	b21a      	sxth	r2, r3
 800269e:	4b43      	ldr	r3, [pc, #268]	; (80027ac <StartMenuTask+0x5c4>)
 80026a0:	801a      	strh	r2, [r3, #0]
 80026a2:	e002      	b.n	80026aa <StartMenuTask+0x4c2>
                    }
                    else {
                        current_ui_mode = UI_MODE_MAIN_MENU;
 80026a4:	4b35      	ldr	r3, [pc, #212]	; (800277c <StartMenuTask+0x594>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	701a      	strb	r2, [r3, #0]
                    }

                    needs_update = 1;
 80026aa:	2301      	movs	r3, #1
 80026ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80026ae:	e115      	b.n	80028dc <StartMenuTask+0x6f4>
                }
            }

            /* -------- CONFIGURACIN DE TIEMPO -------- */
            else if (current_ui_mode == UI_MODE_CONFIG_TIME) {
 80026b0:	4b32      	ldr	r3, [pc, #200]	; (800277c <StartMenuTask+0x594>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b06      	cmp	r3, #6
 80026b6:	f040 8111 	bne.w	80028dc <StartMenuTask+0x6f4>

                if (button_pressed) {
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d036      	beq.n	800272e <StartMenuTask+0x546>
                    if (config_item == 3) {
 80026c0:	4b36      	ldr	r3, [pc, #216]	; (800279c <StartMenuTask+0x5b4>)
 80026c2:	f993 3000 	ldrsb.w	r3, [r3]
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d124      	bne.n	8002714 <StartMenuTask+0x52c>
                        uint32_t new_total_mins =
                            ((uint32_t)(edit_day - 1) * 1440) +
 80026ca:	4b36      	ldr	r3, [pc, #216]	; (80027a4 <StartMenuTask+0x5bc>)
 80026cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026d0:	3b01      	subs	r3, #1
 80026d2:	461a      	mov	r2, r3
 80026d4:	f44f 63b4 	mov.w	r3, #1440	; 0x5a0
 80026d8:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)edit_hour * 60) +
 80026dc:	4b32      	ldr	r3, [pc, #200]	; (80027a8 <StartMenuTask+0x5c0>)
 80026de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026e2:	4619      	mov	r1, r3
 80026e4:	460b      	mov	r3, r1
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	1a5b      	subs	r3, r3, r1
 80026ea:	009b      	lsls	r3, r3, #2
                            ((uint32_t)(edit_day - 1) * 1440) +
 80026ec:	4413      	add	r3, r2
                            (uint32_t)edit_min;
 80026ee:	4a2f      	ldr	r2, [pc, #188]	; (80027ac <StartMenuTask+0x5c4>)
 80026f0:	f9b2 2000 	ldrsh.w	r2, [r2]
                        uint32_t new_total_mins =
 80026f4:	4413      	add	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]

                        sysData.saved_timestamp = new_total_mins;
 80026f8:	4a27      	ldr	r2, [pc, #156]	; (8002798 <StartMenuTask+0x5b0>)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	6413      	str	r3, [r2, #64]	; 0x40
                        sysData.last_boot_tick = HAL_GetTick();
 80026fe:	f001 f8f7 	bl	80038f0 <HAL_GetTick>
 8002702:	4603      	mov	r3, r0
 8002704:	4a24      	ldr	r2, [pc, #144]	; (8002798 <StartMenuTask+0x5b0>)
 8002706:	6453      	str	r3, [r2, #68]	; 0x44
                        Save_Config_To_Flash();
 8002708:	f7fe fe86 	bl	8001418 <Save_Config_To_Flash>
                        current_ui_mode = UI_MODE_CONFIG_SELECT;
 800270c:	4b1b      	ldr	r3, [pc, #108]	; (800277c <StartMenuTask+0x594>)
 800270e:	2203      	movs	r2, #3
 8002710:	701a      	strb	r2, [r3, #0]
 8002712:	e00a      	b.n	800272a <StartMenuTask+0x542>
                    }
                    else {
                        is_editing_val = !is_editing_val;
 8002714:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <StartMenuTask+0x5b8>)
 8002716:	f993 3000 	ldrsb.w	r3, [r3]
 800271a:	2b00      	cmp	r3, #0
 800271c:	bf0c      	ite	eq
 800271e:	2301      	moveq	r3, #1
 8002720:	2300      	movne	r3, #0
 8002722:	b2db      	uxtb	r3, r3
 8002724:	b25a      	sxtb	r2, r3
 8002726:	4b1e      	ldr	r3, [pc, #120]	; (80027a0 <StartMenuTask+0x5b8>)
 8002728:	701a      	strb	r2, [r3, #0]
                    }
                    needs_update = 1;
 800272a:	2301      	movs	r3, #1
 800272c:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                if (net_movement != 0) {
 800272e:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002732:	2b00      	cmp	r3, #0
 8002734:	f000 80d2 	beq.w	80028dc <StartMenuTask+0x6f4>
                    if (!is_editing_val) {
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <StartMenuTask+0x5b8>)
 800273a:	f993 3000 	ldrsb.w	r3, [r3]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d136      	bne.n	80027b0 <StartMenuTask+0x5c8>
                        config_item += net_movement;
 8002742:	4b16      	ldr	r3, [pc, #88]	; (800279c <StartMenuTask+0x5b4>)
 8002744:	f993 3000 	ldrsb.w	r3, [r3]
 8002748:	b2da      	uxtb	r2, r3
 800274a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800274e:	4413      	add	r3, r2
 8002750:	b2db      	uxtb	r3, r3
 8002752:	b25a      	sxtb	r2, r3
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <StartMenuTask+0x5b4>)
 8002756:	701a      	strb	r2, [r3, #0]
                        if (config_item < 0) config_item = 3;
 8002758:	4b10      	ldr	r3, [pc, #64]	; (800279c <StartMenuTask+0x5b4>)
 800275a:	f993 3000 	ldrsb.w	r3, [r3]
 800275e:	2b00      	cmp	r3, #0
 8002760:	da02      	bge.n	8002768 <StartMenuTask+0x580>
 8002762:	4b0e      	ldr	r3, [pc, #56]	; (800279c <StartMenuTask+0x5b4>)
 8002764:	2203      	movs	r2, #3
 8002766:	701a      	strb	r2, [r3, #0]
                        if (config_item > 3) config_item = 0;
 8002768:	4b0c      	ldr	r3, [pc, #48]	; (800279c <StartMenuTask+0x5b4>)
 800276a:	f993 3000 	ldrsb.w	r3, [r3]
 800276e:	2b03      	cmp	r3, #3
 8002770:	dd72      	ble.n	8002858 <StartMenuTask+0x670>
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <StartMenuTask+0x5b4>)
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
 8002778:	e06e      	b.n	8002858 <StartMenuTask+0x670>
 800277a:	bf00      	nop
 800277c:	2000053c 	.word	0x2000053c
 8002780:	20000536 	.word	0x20000536
 8002784:	0800c40e 	.word	0x0800c40e
 8002788:	20000537 	.word	0x20000537
 800278c:	20000538 	.word	0x20000538
 8002790:	0800c40f 	.word	0x0800c40f
 8002794:	20000539 	.word	0x20000539
 8002798:	20004454 	.word	0x20004454
 800279c:	2000053a 	.word	0x2000053a
 80027a0:	2000053b 	.word	0x2000053b
 80027a4:	20000084 	.word	0x20000084
 80027a8:	20000560 	.word	0x20000560
 80027ac:	20000562 	.word	0x20000562
                    }
                    else {
                        if (config_item == 0) {
 80027b0:	4b64      	ldr	r3, [pc, #400]	; (8002944 <StartMenuTask+0x75c>)
 80027b2:	f993 3000 	ldrsb.w	r3, [r3]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d114      	bne.n	80027e4 <StartMenuTask+0x5fc>
                            edit_day += net_movement;
 80027ba:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80027be:	b29a      	uxth	r2, r3
 80027c0:	4b61      	ldr	r3, [pc, #388]	; (8002948 <StartMenuTask+0x760>)
 80027c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	4413      	add	r3, r2
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	b21a      	sxth	r2, r3
 80027ce:	4b5e      	ldr	r3, [pc, #376]	; (8002948 <StartMenuTask+0x760>)
 80027d0:	801a      	strh	r2, [r3, #0]
                            if (edit_day < 1) edit_day = 1;
 80027d2:	4b5d      	ldr	r3, [pc, #372]	; (8002948 <StartMenuTask+0x760>)
 80027d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	dc3d      	bgt.n	8002858 <StartMenuTask+0x670>
 80027dc:	4b5a      	ldr	r3, [pc, #360]	; (8002948 <StartMenuTask+0x760>)
 80027de:	2201      	movs	r2, #1
 80027e0:	801a      	strh	r2, [r3, #0]
 80027e2:	e039      	b.n	8002858 <StartMenuTask+0x670>
                        }
                        else if (config_item == 1) {
 80027e4:	4b57      	ldr	r3, [pc, #348]	; (8002944 <StartMenuTask+0x75c>)
 80027e6:	f993 3000 	ldrsb.w	r3, [r3]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d117      	bne.n	800281e <StartMenuTask+0x636>
                            edit_hour = (edit_hour + net_movement + 24) % 24;
 80027ee:	4b57      	ldr	r3, [pc, #348]	; (800294c <StartMenuTask+0x764>)
 80027f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027f4:	461a      	mov	r2, r3
 80027f6:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80027fa:	4413      	add	r3, r2
 80027fc:	f103 0218 	add.w	r2, r3, #24
 8002800:	4b53      	ldr	r3, [pc, #332]	; (8002950 <StartMenuTask+0x768>)
 8002802:	fb83 1302 	smull	r1, r3, r3, r2
 8002806:	1099      	asrs	r1, r3, #2
 8002808:	17d3      	asrs	r3, r2, #31
 800280a:	1ac9      	subs	r1, r1, r3
 800280c:	460b      	mov	r3, r1
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	440b      	add	r3, r1
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	1ad1      	subs	r1, r2, r3
 8002816:	b20a      	sxth	r2, r1
 8002818:	4b4c      	ldr	r3, [pc, #304]	; (800294c <StartMenuTask+0x764>)
 800281a:	801a      	strh	r2, [r3, #0]
 800281c:	e01c      	b.n	8002858 <StartMenuTask+0x670>
                        }
                        else if (config_item == 2) {
 800281e:	4b49      	ldr	r3, [pc, #292]	; (8002944 <StartMenuTask+0x75c>)
 8002820:	f993 3000 	ldrsb.w	r3, [r3]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d117      	bne.n	8002858 <StartMenuTask+0x670>
                            edit_min = (edit_min + net_movement + 60) % 60;
 8002828:	4b4a      	ldr	r3, [pc, #296]	; (8002954 <StartMenuTask+0x76c>)
 800282a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800282e:	461a      	mov	r2, r3
 8002830:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002834:	4413      	add	r3, r2
 8002836:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800283a:	4b47      	ldr	r3, [pc, #284]	; (8002958 <StartMenuTask+0x770>)
 800283c:	fb83 1302 	smull	r1, r3, r3, r2
 8002840:	4413      	add	r3, r2
 8002842:	1159      	asrs	r1, r3, #5
 8002844:	17d3      	asrs	r3, r2, #31
 8002846:	1ac9      	subs	r1, r1, r3
 8002848:	460b      	mov	r3, r1
 800284a:	011b      	lsls	r3, r3, #4
 800284c:	1a5b      	subs	r3, r3, r1
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	1ad1      	subs	r1, r2, r3
 8002852:	b20a      	sxth	r2, r1
 8002854:	4b3f      	ldr	r3, [pc, #252]	; (8002954 <StartMenuTask+0x76c>)
 8002856:	801a      	strh	r2, [r3, #0]
                        }
                    }
                    needs_update = 1;
 8002858:	2301      	movs	r3, #1
 800285a:	63bb      	str	r3, [r7, #56]	; 0x38
 800285c:	e03e      	b.n	80028dc <StartMenuTask+0x6f4>
            }
        }
        /* ================= TIMEOUT (UPDATE-ON-CHANGE) ================= */
        else
        {
            if (current_ui_mode == UI_MODE_DASHBOARD) {
 800285e:	4b3f      	ldr	r3, [pc, #252]	; (800295c <StartMenuTask+0x774>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d13a      	bne.n	80028dc <StartMenuTask+0x6f4>

                uint8_t day  = Get_Current_Day();
 8002866:	f000 ff11 	bl	800368c <Get_Current_Day>
 800286a:	4603      	mov	r3, r0
 800286c:	77fb      	strb	r3, [r7, #31]
                uint8_t hour = Get_Current_Hour();
 800286e:	f000 ff79 	bl	8003764 <Get_Current_Hour>
 8002872:	4603      	mov	r3, r0
 8002874:	77bb      	strb	r3, [r7, #30]

                if (liveStatus.temp_current != last_disp_temp ||
 8002876:	4b3a      	ldr	r3, [pc, #232]	; (8002960 <StartMenuTask+0x778>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002880:	eeb4 7a67 	vcmp.f32	s14, s15
 8002884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002888:	d126      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    liveStatus.hum_current  != last_disp_hum  ||
 800288a:	4b35      	ldr	r3, [pc, #212]	; (8002960 <StartMenuTask+0x778>)
 800288c:	edd3 7a01 	vldr	s15, [r3, #4]
                if (liveStatus.temp_current != last_disp_temp ||
 8002890:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002894:	eeb4 7a67 	vcmp.f32	s14, s15
 8002898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289c:	d11c      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    liveStatus.rpm_current  != last_disp_rpm  ||
 800289e:	4b30      	ldr	r3, [pc, #192]	; (8002960 <StartMenuTask+0x778>)
 80028a0:	891b      	ldrh	r3, [r3, #8]
 80028a2:	b29b      	uxth	r3, r3
                    liveStatus.hum_current  != last_disp_hum  ||
 80028a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d116      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    hum_state               != last_disp_hum_state ||
 80028aa:	4b2e      	ldr	r3, [pc, #184]	; (8002964 <StartMenuTask+0x77c>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
                    liveStatus.rpm_current  != last_disp_rpm  ||
 80028ae:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d110      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    hum_state               != last_disp_hum_state ||
 80028b6:	7ffa      	ldrb	r2, [r7, #31]
 80028b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80028bc:	429a      	cmp	r2, r3
 80028be:	d10b      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    day                     != last_disp_day ||
 80028c0:	7fba      	ldrb	r2, [r7, #30]
 80028c2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d106      	bne.n	80028d8 <StartMenuTask+0x6f0>
                    hour                    != last_disp_hour ||
                    sysData.is_running      != last_disp_is_running)
 80028ca:	4b27      	ldr	r3, [pc, #156]	; (8002968 <StartMenuTask+0x780>)
 80028cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
                    hour                    != last_disp_hour ||
 80028d0:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <StartMenuTask+0x6f4>
                {
                    needs_update = 1;
 80028d8:	2301      	movs	r3, #1
 80028da:	63bb      	str	r3, [r7, #56]	; 0x38
                }
            }
        }

        /* ================= DIBUJO CONTROLADO ================= */
        uint32_t current_time = HAL_GetTick();
 80028dc:	f001 f808 	bl	80038f0 <HAL_GetTick>
 80028e0:	60f8      	str	r0, [r7, #12]

        if (needs_update &&
 80028e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f43f acab 	beq.w	8002240 <StartMenuTask+0x58>
            (current_time - last_draw_time >= MIN_DRAW_INTERVAL_MS))
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028ee:	1ad3      	subs	r3, r2, r3
        if (needs_update &&
 80028f0:	2b31      	cmp	r3, #49	; 0x31
 80028f2:	f67f aca5 	bls.w	8002240 <StartMenuTask+0x58>
        {
            if (current_ui_mode == UI_MODE_DASHBOARD) {
 80028f6:	4b19      	ldr	r3, [pc, #100]	; (800295c <StartMenuTask+0x774>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d11b      	bne.n	8002936 <StartMenuTask+0x74e>
                last_disp_temp = liveStatus.temp_current;
 80028fe:	4b18      	ldr	r3, [pc, #96]	; (8002960 <StartMenuTask+0x778>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	637b      	str	r3, [r7, #52]	; 0x34
                last_disp_hum  = liveStatus.hum_current;
 8002904:	4b16      	ldr	r3, [pc, #88]	; (8002960 <StartMenuTask+0x778>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	633b      	str	r3, [r7, #48]	; 0x30
                last_disp_rpm  = liveStatus.rpm_current;
 800290a:	4b15      	ldr	r3, [pc, #84]	; (8002960 <StartMenuTask+0x778>)
 800290c:	891b      	ldrh	r3, [r3, #8]
 800290e:	85fb      	strh	r3, [r7, #46]	; 0x2e
                last_disp_hum_state = hum_state;
 8002910:	4b14      	ldr	r3, [pc, #80]	; (8002964 <StartMenuTask+0x77c>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                last_disp_day  = Get_Current_Day();
 8002918:	f000 feb8 	bl	800368c <Get_Current_Day>
 800291c:	4603      	mov	r3, r0
 800291e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                last_disp_hour = Get_Current_Hour();
 8002922:	f000 ff1f 	bl	8003764 <Get_Current_Hour>
 8002926:	4603      	mov	r3, r0
 8002928:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
                last_disp_is_running = sysData.is_running;
 800292c:	4b0e      	ldr	r3, [pc, #56]	; (8002968 <StartMenuTask+0x780>)
 800292e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            }

            update_display();
 8002936:	f7ff fbb9 	bl	80020ac <update_display>
            last_draw_time = current_time;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	63fb      	str	r3, [r7, #60]	; 0x3c
            needs_update = 0;
 800293e:	2300      	movs	r3, #0
 8002940:	63bb      	str	r3, [r7, #56]	; 0x38
    {
 8002942:	e47d      	b.n	8002240 <StartMenuTask+0x58>
 8002944:	2000053a 	.word	0x2000053a
 8002948:	20000084 	.word	0x20000084
 800294c:	20000560 	.word	0x20000560
 8002950:	2aaaaaab 	.word	0x2aaaaaab
 8002954:	20000562 	.word	0x20000562
 8002958:	88888889 	.word	0x88888889
 800295c:	2000053c 	.word	0x2000053c
 8002960:	2000054c 	.word	0x2000054c
 8002964:	20000544 	.word	0x20000544
 8002968:	20004454 	.word	0x20004454

0800296c <StartDebounceTask>:
 *  - Deteccin confiable de pulsacin larga
 *
 * @param argument Parmetro no utilizado
 */
void StartDebounceTask(void *argument)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
    /* Integrador digital para debounce:
       incrementa cuando el botn est presionado,
       decrementa cuando est liberado */
    uint8_t integrator = 0;
 8002974:	2300      	movs	r3, #0
 8002976:	77fb      	strb	r3, [r7, #31]

    /* Estado anterior del botn:
       1 = liberado
       0 = presionado */
    uint8_t prev_state = 1;
 8002978:	2301      	movs	r3, #1
 800297a:	77bb      	strb	r3, [r7, #30]

    /* Contador de tiempo de pulsacin (para long press) */
    uint32_t hold_counter = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	61bb      	str	r3, [r7, #24]

    /* Flag para evitar reenviar mltiples eventos de pulsacin larga */
    uint8_t long_press_sent = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	75fb      	strb	r3, [r7, #23]

    const TickType_t poll_delay = pdMS_TO_TICKS(DEBOUNCE_POLL_RATE_MS);
 8002984:	2305      	movs	r3, #5
 8002986:	613b      	str	r3, [r7, #16]

    for (;;)
    {
        /* Periodo de muestreo del botn */
        vTaskDelay(poll_delay);
 8002988:	6938      	ldr	r0, [r7, #16]
 800298a:	f005 f995 	bl	8007cb8 <vTaskDelay>

        /* Lectura del pin del botn (activo en nivel bajo) */
        uint8_t pin_state = HAL_GPIO_ReadPin(
 800298e:	2101      	movs	r1, #1
 8002990:	4829      	ldr	r0, [pc, #164]	; (8002a38 <StartDebounceTask+0xcc>)
 8002992:	f001 fd3b 	bl	800440c <HAL_GPIO_ReadPin>
 8002996:	4603      	mov	r3, r0
 8002998:	73fb      	strb	r3, [r7, #15]
                                ENCODER_SW_GPIO_Port,
                                ENCODER_SW_Pin);

        /* ================= DEBOUNCE POR INTEGRADOR ================= */

        if (pin_state == GPIO_PIN_RESET) {
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d106      	bne.n	80029ae <StartDebounceTask+0x42>
            /* Botn presionado  integrar hacia arriba */
            if (integrator < DEBOUNCE_THRESHOLD)
 80029a0:	7ffb      	ldrb	r3, [r7, #31]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d809      	bhi.n	80029ba <StartDebounceTask+0x4e>
                integrator++;
 80029a6:	7ffb      	ldrb	r3, [r7, #31]
 80029a8:	3301      	adds	r3, #1
 80029aa:	77fb      	strb	r3, [r7, #31]
 80029ac:	e005      	b.n	80029ba <StartDebounceTask+0x4e>
        } else {
            /* Botn liberado  integrar hacia abajo */
            if (integrator > 0)
 80029ae:	7ffb      	ldrb	r3, [r7, #31]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d002      	beq.n	80029ba <StartDebounceTask+0x4e>
                integrator--;
 80029b4:	7ffb      	ldrb	r3, [r7, #31]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	77fb      	strb	r3, [r7, #31]
        }

        /* ================= DETECCIN DE EVENTOS ================= */

        /* ---- Transicin: LIBERADO  PRESIONADO ---- */
        if (integrator >= DEBOUNCE_THRESHOLD && prev_state == 1) {
 80029ba:	7ffb      	ldrb	r3, [r7, #31]
 80029bc:	2b03      	cmp	r3, #3
 80029be:	d913      	bls.n	80029e8 <StartDebounceTask+0x7c>
 80029c0:	7fbb      	ldrb	r3, [r7, #30]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d110      	bne.n	80029e8 <StartDebounceTask+0x7c>

            prev_state = 0;        // Nuevo estado: presionado
 80029c6:	2300      	movs	r3, #0
 80029c8:	77bb      	strb	r3, [r7, #30]
            hold_counter = 0;      // Reiniciar contador de hold
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
            long_press_sent = 0;   // Habilitar deteccin de long press
 80029ce:	2300      	movs	r3, #0
 80029d0:	75fb      	strb	r3, [r7, #23]

            /* Enviar evento de pulsacin corta */
            MenuEvent_t event = BUTTON_PRESS;
 80029d2:	2302      	movs	r3, #2
 80029d4:	73bb      	strb	r3, [r7, #14]
            xQueueSend(menuQueueHandle, &event, pdMS_TO_TICKS(10));
 80029d6:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <StartDebounceTask+0xd0>)
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	f107 010e 	add.w	r1, r7, #14
 80029de:	2300      	movs	r3, #0
 80029e0:	220a      	movs	r2, #10
 80029e2:	f004 fa8b 	bl	8006efc <xQueueGenericSend>
        if (integrator >= DEBOUNCE_THRESHOLD && prev_state == 1) {
 80029e6:	e026      	b.n	8002a36 <StartDebounceTask+0xca>
        }

        /* ---- Botn mantenido presionado ---- */
        else if (prev_state == 0 && integrator >= DEBOUNCE_THRESHOLD) {
 80029e8:	7fbb      	ldrb	r3, [r7, #30]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d119      	bne.n	8002a22 <StartDebounceTask+0xb6>
 80029ee:	7ffb      	ldrb	r3, [r7, #31]
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d916      	bls.n	8002a22 <StartDebounceTask+0xb6>

            hold_counter++;
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	3301      	adds	r3, #1
 80029f8:	61bb      	str	r3, [r7, #24]

            /* Detectar pulsacin larga */
            if (hold_counter >= LONG_PRESS_TICKS &&
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002a00:	d318      	bcc.n	8002a34 <StartDebounceTask+0xc8>
 8002a02:	7dfb      	ldrb	r3, [r7, #23]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d115      	bne.n	8002a34 <StartDebounceTask+0xc8>
                long_press_sent == 0)
            {
                long_press_sent = 1;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	75fb      	strb	r3, [r7, #23]

                MenuEvent_t event = BUTTON_LONG_PRESS;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	737b      	strb	r3, [r7, #13]
                xQueueSend(menuQueueHandle, &event, pdMS_TO_TICKS(10));
 8002a10:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <StartDebounceTask+0xd0>)
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	f107 010d 	add.w	r1, r7, #13
 8002a18:	2300      	movs	r3, #0
 8002a1a:	220a      	movs	r2, #10
 8002a1c:	f004 fa6e 	bl	8006efc <xQueueGenericSend>
            if (hold_counter >= LONG_PRESS_TICKS &&
 8002a20:	e008      	b.n	8002a34 <StartDebounceTask+0xc8>
            }
        }

        /* ---- Transicin: PRESIONADO  LIBERADO ---- */
        else if (integrator == 0 && prev_state == 0) {
 8002a22:	7ffb      	ldrb	r3, [r7, #31]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1af      	bne.n	8002988 <StartDebounceTask+0x1c>
 8002a28:	7fbb      	ldrb	r3, [r7, #30]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1ac      	bne.n	8002988 <StartDebounceTask+0x1c>

            prev_state = 1;        // Volver a estado liberado
 8002a2e:	2301      	movs	r3, #1
 8002a30:	77bb      	strb	r3, [r7, #30]
 8002a32:	e7a9      	b.n	8002988 <StartDebounceTask+0x1c>
            if (hold_counter >= LONG_PRESS_TICKS &&
 8002a34:	bf00      	nop
    {
 8002a36:	e7a7      	b.n	8002988 <StartDebounceTask+0x1c>
 8002a38:	40020400 	.word	0x40020400
 8002a3c:	200043b8 	.word	0x200043b8

08002a40 <StartSensorTask>:
           ============================================================ */
        vTaskDelay(pdMS_TO_TICKS(CONTROL_LOOP_MS));
    }
}

void StartSensorTask(void *argument){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
    TickType_t lastWake = xTaskGetTickCount();
 8002a48:	f005 fa7e 	bl	8007f48 <xTaskGetTickCount>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	60fb      	str	r3, [r7, #12]

    for (;;)
    {
        /* Pauso scheduler para mantener timing fino del DHT11 */
		DHT11_GetDatos();
 8002a50:	f7fe fb16 	bl	8001080 <DHT11_GetDatos>

        vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(1000));
 8002a54:	f107 030c 	add.w	r3, r7, #12
 8002a58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f005 f8ad 	bl	8007bbc <vTaskDelayUntil>
		DHT11_GetDatos();
 8002a62:	e7f5      	b.n	8002a50 <StartSensorTask+0x10>

08002a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a64:	b5b0      	push	{r4, r5, r7, lr}
 8002a66:	b08a      	sub	sp, #40	; 0x28
 8002a68:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a6a:	f000 ff0b 	bl	8003884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a6e:	f000 f87b 	bl	8002b68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a72:	f000 f9a3 	bl	8002dbc <MX_GPIO_Init>
  MX_I2C1_Init();
 8002a76:	f000 f8e5 	bl	8002c44 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002a7a:	f000 f94b 	bl	8002d14 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002a7e:	f000 f973 	bl	8002d68 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 8002a82:	f000 f90d 	bl	8002ca0 <MX_TIM12_Init>
  RELES_Init();
 8002a86:	f000 fb22 	bl	80030ce <RELES_Init>

  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	2120      	movs	r1, #32
 8002a8e:	4828      	ldr	r0, [pc, #160]	; (8002b30 <main+0xcc>)
 8002a90:	f001 fcd4 	bl	800443c <HAL_GPIO_WritePin>

  Enable_Internal_Pullups(); // Anti-ruido I2C
 8002a94:	f7fe ff08 	bl	80018a8 <Enable_Internal_Pullups>
  I2C_Scan();                // Escaneo
 8002a98:	f7ff fb42 	bl	8002120 <I2C_Scan>
  HD44780_Init(LCD_ROWS);
 8002a9c:	2002      	movs	r0, #2
 8002a9e:	f7fe fe0d 	bl	80016bc <HD44780_Init>
  // Cargar configuracin guardada
  Load_Config_From_Flash();
 8002aa2:	f7fe fc53 	bl	800134c <Load_Config_From_Flash>

  DHT11_Init();
 8002aa6:	f7fe fac1 	bl	800102c <DHT11_Init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  xDHTMutex = xSemaphoreCreateMutex();
 8002aaa:	2001      	movs	r0, #1
 8002aac:	f004 fa0d 	bl	8006eca <xQueueCreateMutex>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4a20      	ldr	r2, [pc, #128]	; (8002b34 <main+0xd0>)
 8002ab4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  menuQueueHandle = xQueueCreate(32, sizeof(uint32_t));
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2104      	movs	r1, #4
 8002aba:	2020      	movs	r0, #32
 8002abc:	f004 f992 	bl	8006de4 <xQueueGenericCreate>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <main+0xd4>)
 8002ac4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityLow, 0, 128);
 8002ac6:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <main+0xd8>)
 8002ac8:	1d3c      	adds	r4, r7, #4
 8002aca:	461d      	mov	r5, r3
 8002acc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ace:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ad0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002ad4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002ad8:	1d3b      	adds	r3, r7, #4
 8002ada:	2100      	movs	r1, #0
 8002adc:	4618      	mov	r0, r3
 8002ade:	f003 ffc4 	bl	8006a6a <osThreadCreate>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4a16      	ldr	r2, [pc, #88]	; (8002b40 <main+0xdc>)
 8002ae6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(StartMenuTask, "Menu", 1024, NULL, osPriorityRealtime, &menuTaskHandle);
 8002ae8:	4b16      	ldr	r3, [pc, #88]	; (8002b44 <main+0xe0>)
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2303      	movs	r3, #3
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af6:	4914      	ldr	r1, [pc, #80]	; (8002b48 <main+0xe4>)
 8002af8:	4814      	ldr	r0, [pc, #80]	; (8002b4c <main+0xe8>)
 8002afa:	f004 ff0a 	bl	8007912 <xTaskCreate>
  xTaskCreate(StartDebounceTask, "Debounce", 128, NULL, osPriorityNormal, &debounceTaskHandle);
 8002afe:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <main+0xec>)
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	2300      	movs	r3, #0
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2300      	movs	r3, #0
 8002b08:	2280      	movs	r2, #128	; 0x80
 8002b0a:	4912      	ldr	r1, [pc, #72]	; (8002b54 <main+0xf0>)
 8002b0c:	4812      	ldr	r0, [pc, #72]	; (8002b58 <main+0xf4>)
 8002b0e:	f004 ff00 	bl	8007912 <xTaskCreate>
  //xTaskCreate(StartMotorTask, "Motor", 128, NULL, osPriorityNormal, &motorTaskHandle);
  //xTaskCreate(StartControlTask, "Control", 512, NULL, osPriorityNormal, &controlTaskHandle);
  xTaskCreate(StartSensorTask, "Sensor", 1024, NULL, osPriorityAboveNormal, &sensorTaskHandle);
 8002b12:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <main+0xf8>)
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2301      	movs	r3, #1
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b20:	490f      	ldr	r1, [pc, #60]	; (8002b60 <main+0xfc>)
 8002b22:	4810      	ldr	r0, [pc, #64]	; (8002b64 <main+0x100>)
 8002b24:	f004 fef5 	bl	8007912 <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002b28:	f003 ff98 	bl	8006a5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b2c:	e7fe      	b.n	8002b2c <main+0xc8>
 8002b2e:	bf00      	nop
 8002b30:	40020000 	.word	0x40020000
 8002b34:	200042cc 	.word	0x200042cc
 8002b38:	200043b8 	.word	0x200043b8
 8002b3c:	0800c3bc 	.word	0x0800c3bc
 8002b40:	200042c8 	.word	0x200042c8
 8002b44:	200043bc 	.word	0x200043bc
 8002b48:	0800c3a0 	.word	0x0800c3a0
 8002b4c:	080021e9 	.word	0x080021e9
 8002b50:	20004408 	.word	0x20004408
 8002b54:	0800c3a8 	.word	0x0800c3a8
 8002b58:	0800296d 	.word	0x0800296d
 8002b5c:	20004368 	.word	0x20004368
 8002b60:	0800c3b4 	.word	0x0800c3b4
 8002b64:	08002a41 	.word	0x08002a41

08002b68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b094      	sub	sp, #80	; 0x50
 8002b6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b6e:	f107 031c 	add.w	r3, r7, #28
 8002b72:	2234      	movs	r2, #52	; 0x34
 8002b74:	2100      	movs	r1, #0
 8002b76:	4618      	mov	r0, r3
 8002b78:	f006 fca9 	bl	80094ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b7c:	f107 0308 	add.w	r3, r7, #8
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	4b2a      	ldr	r3, [pc, #168]	; (8002c3c <SystemClock_Config+0xd4>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	4a29      	ldr	r2, [pc, #164]	; (8002c3c <SystemClock_Config+0xd4>)
 8002b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b9c:	4b27      	ldr	r3, [pc, #156]	; (8002c3c <SystemClock_Config+0xd4>)
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	607b      	str	r3, [r7, #4]
 8002ba6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ba8:	2300      	movs	r3, #0
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	4b24      	ldr	r3, [pc, #144]	; (8002c40 <SystemClock_Config+0xd8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002bb4:	4a22      	ldr	r2, [pc, #136]	; (8002c40 <SystemClock_Config+0xd8>)
 8002bb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b20      	ldr	r3, [pc, #128]	; (8002c40 <SystemClock_Config+0xd8>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bc4:	603b      	str	r3, [r7, #0]
 8002bc6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bd0:	2310      	movs	r3, #16
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002bdc:	2310      	movs	r3, #16
 8002bde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002be0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002be4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002be6:	2304      	movs	r3, #4
 8002be8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002bea:	2302      	movs	r3, #2
 8002bec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bf2:	f107 031c 	add.w	r3, r7, #28
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f002 fce4 	bl	80055c4 <HAL_RCC_OscConfig>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002c02:	f000 fa5f 	bl	80030c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c06:	230f      	movs	r3, #15
 8002c08:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c1c:	f107 0308 	add.w	r3, r7, #8
 8002c20:	2102      	movs	r1, #2
 8002c22:	4618      	mov	r0, r3
 8002c24:	f002 f9d0 	bl	8004fc8 <HAL_RCC_ClockConfig>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002c2e:	f000 fa49 	bl	80030c4 <Error_Handler>
  }
}
 8002c32:	bf00      	nop
 8002c34:	3750      	adds	r7, #80	; 0x50
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40007000 	.word	0x40007000

08002c44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c48:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c4a:	4a13      	ldr	r2, [pc, #76]	; (8002c98 <MX_I2C1_Init+0x54>)
 8002c4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002c4e:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c50:	4a12      	ldr	r2, [pc, #72]	; (8002c9c <MX_I2C1_Init+0x58>)
 8002c52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002c5a:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c60:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c68:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002c6e:	4b09      	ldr	r3, [pc, #36]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c74:	4b07      	ldr	r3, [pc, #28]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c80:	4804      	ldr	r0, [pc, #16]	; (8002c94 <MX_I2C1_Init+0x50>)
 8002c82:	f001 fc27 	bl	80044d4 <HAL_I2C_Init>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c8c:	f000 fa1a 	bl	80030c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c90:	bf00      	nop
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20004314 	.word	0x20004314
 8002c98:	40005400 	.word	0x40005400
 8002c9c:	000186a0 	.word	0x000186a0

08002ca0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002cb2:	4b16      	ldr	r3, [pc, #88]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cb4:	4a16      	ldr	r2, [pc, #88]	; (8002d10 <MX_TIM12_Init+0x70>)
 8002cb6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 83;
 8002cb8:	4b14      	ldr	r3, [pc, #80]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cba:	2253      	movs	r2, #83	; 0x53
 8002cbc:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cbe:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cca:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ccc:	4b0f      	ldr	r3, [pc, #60]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002cd8:	480c      	ldr	r0, [pc, #48]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cda:	f002 ff11 	bl	8005b00 <HAL_TIM_Base_Init>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8002ce4:	f000 f9ee 	bl	80030c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cec:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002cee:	463b      	mov	r3, r7
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4806      	ldr	r0, [pc, #24]	; (8002d0c <MX_TIM12_Init+0x6c>)
 8002cf4:	f003 f934 	bl	8005f60 <HAL_TIM_ConfigClockSource>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8002cfe:	f000 f9e1 	bl	80030c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	200043c0 	.word	0x200043c0
 8002d10:	40001800 	.word	0x40001800

08002d14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d18:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d1a:	4a12      	ldr	r2, [pc, #72]	; (8002d64 <MX_USART2_UART_Init+0x50>)
 8002d1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d1e:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d32:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d38:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d3e:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d44:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d4a:	4805      	ldr	r0, [pc, #20]	; (8002d60 <MX_USART2_UART_Init+0x4c>)
 8002d4c:	f003 fb46 	bl	80063dc <HAL_UART_Init>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d56:	f000 f9b5 	bl	80030c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20004374 	.word	0x20004374
 8002d64:	40004400 	.word	0x40004400

08002d68 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d6c:	4b11      	ldr	r3, [pc, #68]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d6e:	4a12      	ldr	r2, [pc, #72]	; (8002db8 <MX_USART3_UART_Init+0x50>)
 8002d70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d72:	4b10      	ldr	r3, [pc, #64]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d7a:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d80:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d86:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d8c:	4b09      	ldr	r3, [pc, #36]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d8e:	220c      	movs	r2, #12
 8002d90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d92:	4b08      	ldr	r3, [pc, #32]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d98:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d9e:	4805      	ldr	r0, [pc, #20]	; (8002db4 <MX_USART3_UART_Init+0x4c>)
 8002da0:	f003 fb1c 	bl	80063dc <HAL_UART_Init>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002daa:	f000 f98b 	bl	80030c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002dae:	bf00      	nop
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	200042d0 	.word	0x200042d0
 8002db8:	40004800 	.word	0x40004800

08002dbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08a      	sub	sp, #40	; 0x28
 8002dc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc2:	f107 0314 	add.w	r3, r7, #20
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	605a      	str	r2, [r3, #4]
 8002dcc:	609a      	str	r2, [r3, #8]
 8002dce:	60da      	str	r2, [r3, #12]
 8002dd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	4b5a      	ldr	r3, [pc, #360]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	4a59      	ldr	r2, [pc, #356]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	6313      	str	r3, [r2, #48]	; 0x30
 8002de2:	4b57      	ldr	r3, [pc, #348]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	613b      	str	r3, [r7, #16]
 8002dec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	4b53      	ldr	r3, [pc, #332]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	4a52      	ldr	r2, [pc, #328]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dfe:	4b50      	ldr	r3, [pc, #320]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60bb      	str	r3, [r7, #8]
 8002e0e:	4b4c      	ldr	r3, [pc, #304]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	4a4b      	ldr	r2, [pc, #300]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1a:	4b49      	ldr	r3, [pc, #292]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	60bb      	str	r3, [r7, #8]
 8002e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	4b45      	ldr	r3, [pc, #276]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a44      	ldr	r2, [pc, #272]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e30:	f043 0302 	orr.w	r3, r3, #2
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b42      	ldr	r3, [pc, #264]	; (8002f40 <MX_GPIO_Init+0x184>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|HUMIDIFICADOR_Pin|COOLER_Pin|DHT11_Pin, GPIO_PIN_RESET);
 8002e42:	2200      	movs	r2, #0
 8002e44:	f44f 6132 	mov.w	r1, #2848	; 0xb20
 8002e48:	483e      	ldr	r0, [pc, #248]	; (8002f44 <MX_GPIO_Init+0x188>)
 8002e4a:	f001 faf7 	bl	800443c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LAMPARA_Pin|BUZZER_Pin|MOTOR_Pin, GPIO_PIN_RESET);
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f241 4110 	movw	r1, #5136	; 0x1410
 8002e54:	483c      	ldr	r0, [pc, #240]	; (8002f48 <MX_GPIO_Init+0x18c>)
 8002e56:	f001 faf1 	bl	800443c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e60:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e6a:	f107 0314 	add.w	r3, r7, #20
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4836      	ldr	r0, [pc, #216]	; (8002f4c <MX_GPIO_Init+0x190>)
 8002e72:	f001 f937 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_A_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin;
 8002e76:	2301      	movs	r3, #1
 8002e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8002e82:	f107 0314 	add.w	r3, r7, #20
 8002e86:	4619      	mov	r1, r3
 8002e88:	4830      	ldr	r0, [pc, #192]	; (8002f4c <MX_GPIO_Init+0x190>)
 8002e8a:	f001 f92b 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_Pin;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e92:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 8002e9c:	f107 0314 	add.w	r3, r7, #20
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	482a      	ldr	r0, [pc, #168]	; (8002f4c <MX_GPIO_Init+0x190>)
 8002ea4:	f001 f91e 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002eac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb6:	f107 0314 	add.w	r3, r7, #20
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4821      	ldr	r0, [pc, #132]	; (8002f44 <MX_GPIO_Init+0x188>)
 8002ebe:	f001 f911 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin HUMIDIFICADOR_Pin COOLER_Pin DHT11_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|HUMIDIFICADOR_Pin|COOLER_Pin|DHT11_Pin;
 8002ec2:	f44f 6332 	mov.w	r3, #2848	; 0xb20
 8002ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	4619      	mov	r1, r3
 8002eda:	481a      	ldr	r0, [pc, #104]	; (8002f44 <MX_GPIO_Init+0x188>)
 8002edc:	f001 f902 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_SW_Pin;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_SW_GPIO_Port, &GPIO_InitStruct);
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4815      	ldr	r0, [pc, #84]	; (8002f48 <MX_GPIO_Init+0x18c>)
 8002ef4:	f001 f8f6 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LAMPARA_Pin BUZZER_Pin MOTOR_Pin */
  GPIO_InitStruct.Pin = LAMPARA_Pin|BUZZER_Pin|MOTOR_Pin;
 8002ef8:	f241 4310 	movw	r3, #5136	; 0x1410
 8002efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efe:	2301      	movs	r3, #1
 8002f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f06:	2300      	movs	r3, #0
 8002f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f0a:	f107 0314 	add.w	r3, r7, #20
 8002f0e:	4619      	mov	r1, r3
 8002f10:	480d      	ldr	r0, [pc, #52]	; (8002f48 <MX_GPIO_Init+0x18c>)
 8002f12:	f001 f8e7 	bl	80040e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2105      	movs	r1, #5
 8002f1a:	2006      	movs	r0, #6
 8002f1c:	f000 fdd0 	bl	8003ac0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002f20:	2006      	movs	r0, #6
 8002f22:	f000 fde9 	bl	8003af8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2105      	movs	r1, #5
 8002f2a:	2007      	movs	r0, #7
 8002f2c:	f000 fdc8 	bl	8003ac0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002f30:	2007      	movs	r0, #7
 8002f32:	f000 fde1 	bl	8003af8 <HAL_NVIC_EnableIRQ>

}
 8002f36:	bf00      	nop
 8002f38:	3728      	adds	r7, #40	; 0x28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020000 	.word	0x40020000
 8002f48:	40020400 	.word	0x40020400
 8002f4c:	40020800 	.word	0x40020800

08002f50 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
   while(1)
   {
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002f5a:	2120      	movs	r1, #32
 8002f5c:	4803      	ldr	r0, [pc, #12]	; (8002f6c <vApplicationStackOverflowHook+0x1c>)
 8002f5e:	f001 fa86 	bl	800446e <HAL_GPIO_TogglePin>
      HAL_Delay(50);
 8002f62:	2032      	movs	r0, #50	; 0x32
 8002f64:	f000 fcd0 	bl	8003908 <HAL_Delay>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002f68:	e7f7      	b.n	8002f5a <vApplicationStackOverflowHook+0xa>
 8002f6a:	bf00      	nop
 8002f6c:	40020000 	.word	0x40020000

08002f70 <HAL_GPIO_EXTI_Callback>:
 *  - Decodificacin de un encoder rotativo en cuadratura (A/B)
 *
 * @param GPIO_Pin Pin que gener la interrupcin.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f70:	b590      	push	{r4, r7, lr}
 8002f72:	b089      	sub	sp, #36	; 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
    /* ================= SENSOR DE MOTOR ================= */

    // Si la interrupcin proviene del sensor de RPM del motor
    if (GPIO_Pin == MOTOR_SENSOR_PIN) {
 8002f7a:	88fb      	ldrh	r3, [r7, #6]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d105      	bne.n	8002f8c <HAL_GPIO_EXTI_Callback+0x1c>
        // Incrementar contador de pulsos (usado luego para clculo de RPM)
        motor_pulse_count++;
 8002f80:	4b3d      	ldr	r3, [pc, #244]	; (8003078 <HAL_GPIO_EXTI_Callback+0x108>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3301      	adds	r3, #1
 8002f86:	4a3c      	ldr	r2, [pc, #240]	; (8003078 <HAL_GPIO_EXTI_Callback+0x108>)
 8002f88:	6013      	str	r3, [r2, #0]
        return; // Salir rpido para minimizar tiempo en ISR
 8002f8a:	e072      	b.n	8003072 <HAL_GPIO_EXTI_Callback+0x102>
    }

    /* ================= ENCODER ROTATIVO ================= */

    // Si la interrupcin proviene de cualquiera de las fases del encoder
    if (GPIO_Pin == ENCODER_A_Pin || GPIO_Pin == ENCODER_B_Pin) {
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d002      	beq.n	8002f98 <HAL_GPIO_EXTI_Callback+0x28>
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d16c      	bne.n	8003072 <HAL_GPIO_EXTI_Callback+0x102>
        // Contador interno para acumular transiciones
        // 4 transiciones = 1 paso mecnico del encoder
        static int8_t counter = 0;

        // Leer estados actuales de las seales A y B
        uint8_t state_A = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_Pin);
 8002f98:	2101      	movs	r1, #1
 8002f9a:	4838      	ldr	r0, [pc, #224]	; (800307c <HAL_GPIO_EXTI_Callback+0x10c>)
 8002f9c:	f001 fa36 	bl	800440c <HAL_GPIO_ReadPin>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	77fb      	strb	r3, [r7, #31]
        uint8_t state_B = HAL_GPIO_ReadPin(ENCODER_B_GPIO_Port, ENCODER_B_Pin);
 8002fa4:	2102      	movs	r1, #2
 8002fa6:	4835      	ldr	r0, [pc, #212]	; (800307c <HAL_GPIO_EXTI_Callback+0x10c>)
 8002fa8:	f001 fa30 	bl	800440c <HAL_GPIO_ReadPin>
 8002fac:	4603      	mov	r3, r0
 8002fae:	77bb      	strb	r3, [r7, #30]

        // Combinar A y B en un estado de 2 bits: [A B]
        uint8_t current_state = (state_A << 1) | state_B;
 8002fb0:	7ffb      	ldrb	r3, [r7, #31]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	b25a      	sxtb	r2, r3
 8002fb6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	b25b      	sxtb	r3, r3
 8002fbe:	777b      	strb	r3, [r7, #29]

        // Ignorar si el estado no cambi (rebotes o ruido)
        if (current_state == last_state) return;
 8002fc0:	4b2f      	ldr	r3, [pc, #188]	; (8003080 <HAL_GPIO_EXTI_Callback+0x110>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	7f7a      	ldrb	r2, [r7, #29]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d052      	beq.n	8003070 <HAL_GPIO_EXTI_Callback+0x100>
         * Valores:
         *  +1 -> giro horario
         *  -1 -> giro antihorario
         *   0 -> transicin invlida o ruido
         */
        const int8_t transition_table[16] = {
 8002fca:	4b2e      	ldr	r3, [pc, #184]	; (8003084 <HAL_GPIO_EXTI_Callback+0x114>)
 8002fcc:	f107 0408 	add.w	r4, r7, #8
 8002fd0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fd2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
             0,  1, -1,  0,
        };

        // Obtener la transicin correspondiente
        int8_t transition =
            transition_table[(last_state << 2) | current_state];
 8002fd6:	4b2a      	ldr	r3, [pc, #168]	; (8003080 <HAL_GPIO_EXTI_Callback+0x110>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	009a      	lsls	r2, r3, #2
 8002fdc:	7f7b      	ldrb	r3, [r7, #29]
 8002fde:	4313      	orrs	r3, r2
        int8_t transition =
 8002fe0:	f107 0220 	add.w	r2, r7, #32
 8002fe4:	4413      	add	r3, r2
 8002fe6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002fea:	773b      	strb	r3, [r7, #28]

        // Si la transicin es vlida
        if (transition != 0) {
 8002fec:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d039      	beq.n	8003068 <HAL_GPIO_EXTI_Callback+0xf8>

            // Acumular transicin
            counter += transition;
 8002ff4:	4b24      	ldr	r3, [pc, #144]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8002ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	7f3b      	ldrb	r3, [r7, #28]
 8002ffe:	4413      	add	r3, r2
 8003000:	b2db      	uxtb	r3, r3
 8003002:	b25a      	sxtb	r2, r3
 8003004:	4b20      	ldr	r3, [pc, #128]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8003006:	701a      	strb	r2, [r3, #0]

            // 4 transiciones positivas  un paso a la derecha
            if (counter >= 4) {
 8003008:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 800300a:	f993 3000 	ldrsb.w	r3, [r3]
 800300e:	2b03      	cmp	r3, #3
 8003010:	dd12      	ble.n	8003038 <HAL_GPIO_EXTI_Callback+0xc8>
                MenuEvent_t event = ENCODER_RIGHT;
 8003012:	2300      	movs	r3, #0
 8003014:	76bb      	strb	r3, [r7, #26]

                // Enviar evento a la cola del men
                osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 8003016:	4b1d      	ldr	r3, [pc, #116]	; (800308c <HAL_GPIO_EXTI_Callback+0x11c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	7eb9      	ldrb	r1, [r7, #26]
 800301c:	2200      	movs	r2, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f003 fd84 	bl	8006b2c <osMessagePut>

                // Ajustar contador
                counter -= 4;
 8003024:	4b18      	ldr	r3, [pc, #96]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8003026:	f993 3000 	ldrsb.w	r3, [r3]
 800302a:	b2db      	uxtb	r3, r3
 800302c:	3b04      	subs	r3, #4
 800302e:	b2db      	uxtb	r3, r3
 8003030:	b25a      	sxtb	r2, r3
 8003032:	4b15      	ldr	r3, [pc, #84]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8003034:	701a      	strb	r2, [r3, #0]
 8003036:	e017      	b.n	8003068 <HAL_GPIO_EXTI_Callback+0xf8>
            }
            // 4 transiciones negativas  un paso a la izquierda
            else if (counter <= -4) {
 8003038:	4b13      	ldr	r3, [pc, #76]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 800303a:	f993 3000 	ldrsb.w	r3, [r3]
 800303e:	f113 0f03 	cmn.w	r3, #3
 8003042:	da11      	bge.n	8003068 <HAL_GPIO_EXTI_Callback+0xf8>
                MenuEvent_t event = ENCODER_LEFT;
 8003044:	2301      	movs	r3, #1
 8003046:	76fb      	strb	r3, [r7, #27]

                // Enviar evento a la cola del men
                osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 8003048:	4b10      	ldr	r3, [pc, #64]	; (800308c <HAL_GPIO_EXTI_Callback+0x11c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	7ef9      	ldrb	r1, [r7, #27]
 800304e:	2200      	movs	r2, #0
 8003050:	4618      	mov	r0, r3
 8003052:	f003 fd6b 	bl	8006b2c <osMessagePut>

                // Ajustar contador
                counter += 4;
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8003058:	f993 3000 	ldrsb.w	r3, [r3]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3304      	adds	r3, #4
 8003060:	b2db      	uxtb	r3, r3
 8003062:	b25a      	sxtb	r2, r3
 8003064:	4b08      	ldr	r3, [pc, #32]	; (8003088 <HAL_GPIO_EXTI_Callback+0x118>)
 8003066:	701a      	strb	r2, [r3, #0]
            }
        }

        // Actualizar el ltimo estado del encoder
        last_state = current_state;
 8003068:	4a05      	ldr	r2, [pc, #20]	; (8003080 <HAL_GPIO_EXTI_Callback+0x110>)
 800306a:	7f7b      	ldrb	r3, [r7, #29]
 800306c:	7013      	strb	r3, [r2, #0]
 800306e:	e000      	b.n	8003072 <HAL_GPIO_EXTI_Callback+0x102>
        if (current_state == last_state) return;
 8003070:	bf00      	nop
    }
}
 8003072:	3724      	adds	r7, #36	; 0x24
 8003074:	46bd      	mov	sp, r7
 8003076:	bd90      	pop	{r4, r7, pc}
 8003078:	20000540 	.word	0x20000540
 800307c:	40020800 	.word	0x40020800
 8003080:	20000545 	.word	0x20000545
 8003084:	0800c3d8 	.word	0x0800c3d8
 8003088:	20000546 	.word	0x20000546
 800308c:	200043b8 	.word	0x200043b8

08003090 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003098:	2001      	movs	r0, #1
 800309a:	f003 fd32 	bl	8006b02 <osDelay>
 800309e:	e7fb      	b.n	8003098 <StartDefaultTask+0x8>

080030a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d101      	bne.n	80030b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80030b2:	f000 fc09 	bl	80038c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40001000 	.word	0x40001000

080030c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030c8:	b672      	cpsid	i
}
 80030ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030cc:	e7fe      	b.n	80030cc <Error_Handler+0x8>

080030ce <RELES_Init>:
#include "main.h"
#include "config.h"
#include <stdio.h>

void RELES_Init(void)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	af00      	add	r7, sp, #0
    RELES_ApagarTodos();
 80030d2:	f000 f803 	bl	80030dc <RELES_ApagarTodos>
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <RELES_ApagarTodos>:
	HAL_GPIO_WritePin(MOTOR_GPIO_Port, MOTOR_Pin, RELE_ACTIVO);
	HAL_GPIO_WritePin(LAMPARA_GPIO_Port, LAMPARA_Pin, RELE_ACTIVO);
	HAL_GPIO_WritePin(COOLER_GPIO_Port, COOLER_Pin, RELE_ACTIVO);
}
void RELES_ApagarTodos(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOB, buzzer_Pin | humidificador_Pin | lampara_Pin | cooler_Pin, RELE_INACTIVO);
	HAL_GPIO_WritePin(HUMIDIFICADOR_GPIO_Port, HUMIDIFICADOR_Pin, RELE_INACTIVO);
 80030e0:	2201      	movs	r2, #1
 80030e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030e6:	480b      	ldr	r0, [pc, #44]	; (8003114 <RELES_ApagarTodos+0x38>)
 80030e8:	f001 f9a8 	bl	800443c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_GPIO_Port, MOTOR_Pin, RELE_INACTIVO);
 80030ec:	2201      	movs	r2, #1
 80030ee:	2110      	movs	r1, #16
 80030f0:	4809      	ldr	r0, [pc, #36]	; (8003118 <RELES_ApagarTodos+0x3c>)
 80030f2:	f001 f9a3 	bl	800443c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LAMPARA_GPIO_Port, LAMPARA_Pin, RELE_INACTIVO);
 80030f6:	2201      	movs	r2, #1
 80030f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030fc:	4806      	ldr	r0, [pc, #24]	; (8003118 <RELES_ApagarTodos+0x3c>)
 80030fe:	f001 f99d 	bl	800443c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COOLER_GPIO_Port, COOLER_Pin, RELE_INACTIVO);
 8003102:	2201      	movs	r2, #1
 8003104:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003108:	4802      	ldr	r0, [pc, #8]	; (8003114 <RELES_ApagarTodos+0x38>)
 800310a:	f001 f997 	bl	800443c <HAL_GPIO_WritePin>
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40020000 	.word	0x40020000
 8003118:	40020400 	.word	0x40020400

0800311c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	4b12      	ldr	r3, [pc, #72]	; (8003170 <HAL_MspInit+0x54>)
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	4a11      	ldr	r2, [pc, #68]	; (8003170 <HAL_MspInit+0x54>)
 800312c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003130:	6453      	str	r3, [r2, #68]	; 0x44
 8003132:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <HAL_MspInit+0x54>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313a:	607b      	str	r3, [r7, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <HAL_MspInit+0x54>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	4a0a      	ldr	r2, [pc, #40]	; (8003170 <HAL_MspInit+0x54>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800314c:	6413      	str	r3, [r2, #64]	; 0x40
 800314e:	4b08      	ldr	r3, [pc, #32]	; (8003170 <HAL_MspInit+0x54>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800315a:	2200      	movs	r2, #0
 800315c:	210f      	movs	r1, #15
 800315e:	f06f 0001 	mvn.w	r0, #1
 8003162:	f000 fcad 	bl	8003ac0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003166:	bf00      	nop
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40023800 	.word	0x40023800

08003174 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08a      	sub	sp, #40	; 0x28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	60da      	str	r2, [r3, #12]
 800318a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a19      	ldr	r2, [pc, #100]	; (80031f8 <HAL_I2C_MspInit+0x84>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d12c      	bne.n	80031f0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	4b18      	ldr	r3, [pc, #96]	; (80031fc <HAL_I2C_MspInit+0x88>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	4a17      	ldr	r2, [pc, #92]	; (80031fc <HAL_I2C_MspInit+0x88>)
 80031a0:	f043 0302 	orr.w	r3, r3, #2
 80031a4:	6313      	str	r3, [r2, #48]	; 0x30
 80031a6:	4b15      	ldr	r3, [pc, #84]	; (80031fc <HAL_I2C_MspInit+0x88>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	613b      	str	r3, [r7, #16]
 80031b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031b8:	2312      	movs	r3, #18
 80031ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031bc:	2301      	movs	r3, #1
 80031be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031c0:	2303      	movs	r3, #3
 80031c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031c4:	2304      	movs	r3, #4
 80031c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	4619      	mov	r1, r3
 80031ce:	480c      	ldr	r0, [pc, #48]	; (8003200 <HAL_I2C_MspInit+0x8c>)
 80031d0:	f000 ff88 	bl	80040e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031d4:	2300      	movs	r3, #0
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	4b08      	ldr	r3, [pc, #32]	; (80031fc <HAL_I2C_MspInit+0x88>)
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	4a07      	ldr	r2, [pc, #28]	; (80031fc <HAL_I2C_MspInit+0x88>)
 80031de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031e2:	6413      	str	r3, [r2, #64]	; 0x40
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <HAL_I2C_MspInit+0x88>)
 80031e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031f0:	bf00      	nop
 80031f2:	3728      	adds	r7, #40	; 0x28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40005400 	.word	0x40005400
 80031fc:	40023800 	.word	0x40023800
 8003200:	40020400 	.word	0x40020400

08003204 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a0b      	ldr	r2, [pc, #44]	; (8003240 <HAL_TIM_Base_MspInit+0x3c>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10d      	bne.n	8003232 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b0a      	ldr	r3, [pc, #40]	; (8003244 <HAL_TIM_Base_MspInit+0x40>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	4a09      	ldr	r2, [pc, #36]	; (8003244 <HAL_TIM_Base_MspInit+0x40>)
 8003220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003224:	6413      	str	r3, [r2, #64]	; 0x40
 8003226:	4b07      	ldr	r3, [pc, #28]	; (8003244 <HAL_TIM_Base_MspInit+0x40>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40001800 	.word	0x40001800
 8003244:	40023800 	.word	0x40023800

08003248 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08c      	sub	sp, #48	; 0x30
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003250:	f107 031c 	add.w	r3, r7, #28
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	605a      	str	r2, [r3, #4]
 800325a:	609a      	str	r2, [r3, #8]
 800325c:	60da      	str	r2, [r3, #12]
 800325e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a32      	ldr	r2, [pc, #200]	; (8003330 <HAL_UART_MspInit+0xe8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d12c      	bne.n	80032c4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
 800326e:	4b31      	ldr	r3, [pc, #196]	; (8003334 <HAL_UART_MspInit+0xec>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	4a30      	ldr	r2, [pc, #192]	; (8003334 <HAL_UART_MspInit+0xec>)
 8003274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003278:	6413      	str	r3, [r2, #64]	; 0x40
 800327a:	4b2e      	ldr	r3, [pc, #184]	; (8003334 <HAL_UART_MspInit+0xec>)
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003282:	61bb      	str	r3, [r7, #24]
 8003284:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	4b2a      	ldr	r3, [pc, #168]	; (8003334 <HAL_UART_MspInit+0xec>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a29      	ldr	r2, [pc, #164]	; (8003334 <HAL_UART_MspInit+0xec>)
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b27      	ldr	r3, [pc, #156]	; (8003334 <HAL_UART_MspInit+0xec>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80032a2:	230c      	movs	r3, #12
 80032a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a6:	2302      	movs	r3, #2
 80032a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ae:	2303      	movs	r3, #3
 80032b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032b2:	2307      	movs	r3, #7
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b6:	f107 031c 	add.w	r3, r7, #28
 80032ba:	4619      	mov	r1, r3
 80032bc:	481e      	ldr	r0, [pc, #120]	; (8003338 <HAL_UART_MspInit+0xf0>)
 80032be:	f000 ff11 	bl	80040e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80032c2:	e031      	b.n	8003328 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a1c      	ldr	r2, [pc, #112]	; (800333c <HAL_UART_MspInit+0xf4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d12c      	bne.n	8003328 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	4b18      	ldr	r3, [pc, #96]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	4a17      	ldr	r2, [pc, #92]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6413      	str	r3, [r2, #64]	; 0x40
 80032de:	4b15      	ldr	r3, [pc, #84]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032e6:	613b      	str	r3, [r7, #16]
 80032e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	4a10      	ldr	r2, [pc, #64]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032f4:	f043 0304 	orr.w	r3, r3, #4
 80032f8:	6313      	str	r3, [r2, #48]	; 0x30
 80032fa:	4b0e      	ldr	r3, [pc, #56]	; (8003334 <HAL_UART_MspInit+0xec>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	f003 0304 	and.w	r3, r3, #4
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8003306:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800330a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330c:	2302      	movs	r3, #2
 800330e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003310:	2300      	movs	r3, #0
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003314:	2303      	movs	r3, #3
 8003316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003318:	2307      	movs	r3, #7
 800331a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800331c:	f107 031c 	add.w	r3, r7, #28
 8003320:	4619      	mov	r1, r3
 8003322:	4807      	ldr	r0, [pc, #28]	; (8003340 <HAL_UART_MspInit+0xf8>)
 8003324:	f000 fede 	bl	80040e4 <HAL_GPIO_Init>
}
 8003328:	bf00      	nop
 800332a:	3730      	adds	r7, #48	; 0x30
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40004400 	.word	0x40004400
 8003334:	40023800 	.word	0x40023800
 8003338:	40020000 	.word	0x40020000
 800333c:	40004800 	.word	0x40004800
 8003340:	40020800 	.word	0x40020800

08003344 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08c      	sub	sp, #48	; 0x30
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003350:	2300      	movs	r3, #0
 8003352:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003354:	2200      	movs	r2, #0
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	2036      	movs	r0, #54	; 0x36
 800335a:	f000 fbb1 	bl	8003ac0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800335e:	2036      	movs	r0, #54	; 0x36
 8003360:	f000 fbca 	bl	8003af8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <HAL_InitTick+0xa4>)
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336c:	4a1e      	ldr	r2, [pc, #120]	; (80033e8 <HAL_InitTick+0xa4>)
 800336e:	f043 0310 	orr.w	r3, r3, #16
 8003372:	6413      	str	r3, [r2, #64]	; 0x40
 8003374:	4b1c      	ldr	r3, [pc, #112]	; (80033e8 <HAL_InitTick+0xa4>)
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	f003 0310 	and.w	r3, r3, #16
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003380:	f107 0210 	add.w	r2, r7, #16
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	4611      	mov	r1, r2
 800338a:	4618      	mov	r0, r3
 800338c:	f001 ff36 	bl	80051fc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003390:	f001 ff0c 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8003394:	4603      	mov	r3, r0
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800339a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339c:	4a13      	ldr	r2, [pc, #76]	; (80033ec <HAL_InitTick+0xa8>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0c9b      	lsrs	r3, r3, #18
 80033a4:	3b01      	subs	r3, #1
 80033a6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80033a8:	4b11      	ldr	r3, [pc, #68]	; (80033f0 <HAL_InitTick+0xac>)
 80033aa:	4a12      	ldr	r2, [pc, #72]	; (80033f4 <HAL_InitTick+0xb0>)
 80033ac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80033ae:	4b10      	ldr	r3, [pc, #64]	; (80033f0 <HAL_InitTick+0xac>)
 80033b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033b4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80033b6:	4a0e      	ldr	r2, [pc, #56]	; (80033f0 <HAL_InitTick+0xac>)
 80033b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ba:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80033bc:	4b0c      	ldr	r3, [pc, #48]	; (80033f0 <HAL_InitTick+0xac>)
 80033be:	2200      	movs	r2, #0
 80033c0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033c2:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <HAL_InitTick+0xac>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80033c8:	4809      	ldr	r0, [pc, #36]	; (80033f0 <HAL_InitTick+0xac>)
 80033ca:	f002 fb99 	bl	8005b00 <HAL_TIM_Base_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d104      	bne.n	80033de <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80033d4:	4806      	ldr	r0, [pc, #24]	; (80033f0 <HAL_InitTick+0xac>)
 80033d6:	f002 fc4b 	bl	8005c70 <HAL_TIM_Base_Start_IT>
 80033da:	4603      	mov	r3, r0
 80033dc:	e000      	b.n	80033e0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3730      	adds	r7, #48	; 0x30
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40023800 	.word	0x40023800
 80033ec:	431bde83 	.word	0x431bde83
 80033f0:	2000440c 	.word	0x2000440c
 80033f4:	40001000 	.word	0x40001000

080033f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033fc:	e7fe      	b.n	80033fc <NMI_Handler+0x4>

080033fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033fe:	b480      	push	{r7}
 8003400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003402:	e7fe      	b.n	8003402 <HardFault_Handler+0x4>

08003404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003408:	e7fe      	b.n	8003408 <MemManage_Handler+0x4>

0800340a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800340e:	e7fe      	b.n	800340e <BusFault_Handler+0x4>

08003410 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003414:	e7fe      	b.n	8003414 <UsageFault_Handler+0x4>

08003416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003416:	b480      	push	{r7}
 8003418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003428:	2001      	movs	r0, #1
 800342a:	f001 f83b 	bl	80044a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}

08003432 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003436:	2002      	movs	r0, #2
 8003438:	f001 f834 	bl	80044a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800343c:	bf00      	nop
 800343e:	bd80      	pop	{r7, pc}

08003440 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003444:	4802      	ldr	r0, [pc, #8]	; (8003450 <TIM6_DAC_IRQHandler+0x10>)
 8003446:	f002 fc83 	bl	8005d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800344a:	bf00      	nop
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	2000440c 	.word	0x2000440c

08003454 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
	return 1;
 8003458:	2301      	movs	r3, #1
}
 800345a:	4618      	mov	r0, r3
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <_kill>:

int _kill(int pid, int sig)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800346e:	f005 fefd 	bl	800926c <__errno>
 8003472:	4603      	mov	r3, r0
 8003474:	2216      	movs	r2, #22
 8003476:	601a      	str	r2, [r3, #0]
	return -1;
 8003478:	f04f 33ff 	mov.w	r3, #4294967295
}
 800347c:	4618      	mov	r0, r3
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <_exit>:

void _exit (int status)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800348c:	f04f 31ff 	mov.w	r1, #4294967295
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f7ff ffe7 	bl	8003464 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003496:	e7fe      	b.n	8003496 <_exit+0x12>

08003498 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	e00a      	b.n	80034c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80034aa:	f3af 8000 	nop.w
 80034ae:	4601      	mov	r1, r0
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	60ba      	str	r2, [r7, #8]
 80034b6:	b2ca      	uxtb	r2, r1
 80034b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	3301      	adds	r3, #1
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	dbf0      	blt.n	80034aa <_read+0x12>
	}

return len;
 80034c8:	687b      	ldr	r3, [r7, #4]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3718      	adds	r7, #24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b086      	sub	sp, #24
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	60f8      	str	r0, [r7, #12]
 80034da:	60b9      	str	r1, [r7, #8]
 80034dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	e009      	b.n	80034f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	60ba      	str	r2, [r7, #8]
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	3301      	adds	r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	dbf1      	blt.n	80034e4 <_write+0x12>
	}
	return len;
 8003500:	687b      	ldr	r3, [r7, #4]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <_close>:

int _close(int file)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
	return -1;
 8003512:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003516:	4618      	mov	r0, r3
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003532:	605a      	str	r2, [r3, #4]
	return 0;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <_isatty>:

int _isatty(int file)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
	return 1;
 800354a:	2301      	movs	r3, #1
}
 800354c:	4618      	mov	r0, r3
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
	return 0;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800357c:	4a14      	ldr	r2, [pc, #80]	; (80035d0 <_sbrk+0x5c>)
 800357e:	4b15      	ldr	r3, [pc, #84]	; (80035d4 <_sbrk+0x60>)
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003588:	4b13      	ldr	r3, [pc, #76]	; (80035d8 <_sbrk+0x64>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d102      	bne.n	8003596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003590:	4b11      	ldr	r3, [pc, #68]	; (80035d8 <_sbrk+0x64>)
 8003592:	4a12      	ldr	r2, [pc, #72]	; (80035dc <_sbrk+0x68>)
 8003594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003596:	4b10      	ldr	r3, [pc, #64]	; (80035d8 <_sbrk+0x64>)
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4413      	add	r3, r2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d207      	bcs.n	80035b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035a4:	f005 fe62 	bl	800926c <__errno>
 80035a8:	4603      	mov	r3, r0
 80035aa:	220c      	movs	r2, #12
 80035ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ae:	f04f 33ff 	mov.w	r3, #4294967295
 80035b2:	e009      	b.n	80035c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035b4:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <_sbrk+0x64>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035ba:	4b07      	ldr	r3, [pc, #28]	; (80035d8 <_sbrk+0x64>)
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4413      	add	r3, r2
 80035c2:	4a05      	ldr	r2, [pc, #20]	; (80035d8 <_sbrk+0x64>)
 80035c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035c6:	68fb      	ldr	r3, [r7, #12]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3718      	adds	r7, #24
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	20020000 	.word	0x20020000
 80035d4:	00000400 	.word	0x00000400
 80035d8:	20000548 	.word	0x20000548
 80035dc:	200044d8 	.word	0x200044d8

080035e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035e4:	4b06      	ldr	r3, [pc, #24]	; (8003600 <SystemInit+0x20>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ea:	4a05      	ldr	r2, [pc, #20]	; (8003600 <SystemInit+0x20>)
 80035ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	e000ed00 	.word	0xe000ed00

08003604 <toggle_output>:
 * Si el ndice est fuera de rango, la funcin no realiza ninguna accin.
 *
 * @param index ndice de la salida a alternar
 */
void toggle_output(int index)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
    if(index < 0 || index >= test_menu_size) return;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	db34      	blt.n	800367c <toggle_output+0x78>
 8003612:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <toggle_output+0x80>)
 8003614:	f993 3000 	ldrsb.w	r3, [r3]
 8003618:	461a      	mov	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4293      	cmp	r3, r2
 800361e:	da2d      	bge.n	800367c <toggle_output+0x78>

    // Lgica invertida para rels activos en bajo
    test_outputs[index].state = !test_outputs[index].state;
 8003620:	4a19      	ldr	r2, [pc, #100]	; (8003688 <toggle_output+0x84>)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	4413      	add	r3, r2
 8003628:	3304      	adds	r3, #4
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf0c      	ite	eq
 8003630:	2301      	moveq	r3, #1
 8003632:	2300      	movne	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	4619      	mov	r1, r3
 8003638:	4a13      	ldr	r2, [pc, #76]	; (8003688 <toggle_output+0x84>)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	460a      	mov	r2, r1
 8003644:	701a      	strb	r2, [r3, #0]
    // Si state es 1 (ON) -> Mandamos RESET (Low)
    // Si state es 0 (OFF) -> Mandamos SET (High)
    HAL_GPIO_WritePin(test_outputs[index].port, test_outputs[index].pin,
 8003646:	4a10      	ldr	r2, [pc, #64]	; (8003688 <toggle_output+0x84>)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	4413      	add	r3, r2
 800364e:	3308      	adds	r3, #8
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	4a0d      	ldr	r2, [pc, #52]	; (8003688 <toggle_output+0x84>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	4413      	add	r3, r2
 800365a:	330c      	adds	r3, #12
 800365c:	8819      	ldrh	r1, [r3, #0]
                      test_outputs[index].state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800365e:	4a0a      	ldr	r2, [pc, #40]	; (8003688 <toggle_output+0x84>)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	4413      	add	r3, r2
 8003666:	3304      	adds	r3, #4
 8003668:	781b      	ldrb	r3, [r3, #0]
    HAL_GPIO_WritePin(test_outputs[index].port, test_outputs[index].pin,
 800366a:	2b00      	cmp	r3, #0
 800366c:	bf0c      	ite	eq
 800366e:	2301      	moveq	r3, #1
 8003670:	2300      	movne	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	f000 fee1 	bl	800443c <HAL_GPIO_WritePin>
 800367a:	e000      	b.n	800367e <toggle_output+0x7a>
    if(index < 0 || index >= test_menu_size) return;
 800367c:	bf00      	nop
}
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	0800c40e 	.word	0x0800c40e
 8003688:	20000044 	.word	0x20000044

0800368c <Get_Current_Day>:
 * Si el sistema no se encuentra en ejecucin, la funcin retorna 0.
 *
 * @return Da actual (comenzando en 1). Retorna 0 si el sistema est detenido.
 */
uint8_t Get_Current_Day(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
    /* Si el sistema no est en ejecucin, no hay da vlido */
    if (!sysData.is_running)
 8003692:	4b12      	ldr	r3, [pc, #72]	; (80036dc <Get_Current_Day+0x50>)
 8003694:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <Get_Current_Day+0x14>
        return 0;
 800369c:	2300      	movs	r3, #0
 800369e:	e018      	b.n	80036d2 <Get_Current_Day+0x46>

    /* Minutos transcurridos desde el ltimo arranque */
    uint32_t session_mins =
        (HAL_GetTick() - sysData.last_boot_tick) / 60000;
 80036a0:	f000 f926 	bl	80038f0 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	4b0d      	ldr	r3, [pc, #52]	; (80036dc <Get_Current_Day+0x50>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	1ad3      	subs	r3, r2, r3
    uint32_t session_mins =
 80036ac:	4a0c      	ldr	r2, [pc, #48]	; (80036e0 <Get_Current_Day+0x54>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	0b9b      	lsrs	r3, r3, #14
 80036b4:	60fb      	str	r3, [r7, #12]

    /* Minutos totales acumulados (previos + sesin actual) */
    uint32_t total_mins =
        sysData.saved_timestamp + session_mins;
 80036b6:	4b09      	ldr	r3, [pc, #36]	; (80036dc <Get_Current_Day+0x50>)
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    uint32_t total_mins =
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4413      	add	r3, r2
 80036be:	60bb      	str	r3, [r7, #8]

    /* Conversin de minutos a das (1440 min = 1 da) */
    uint8_t day = (total_mins / 1440) + 1;
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	095b      	lsrs	r3, r3, #5
 80036c4:	4a07      	ldr	r2, [pc, #28]	; (80036e4 <Get_Current_Day+0x58>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	3301      	adds	r3, #1
 80036ce:	71fb      	strb	r3, [r7, #7]

    return day;
 80036d0:	79fb      	ldrb	r3, [r7, #7]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20004454 	.word	0x20004454
 80036e0:	45e7b273 	.word	0x45e7b273
 80036e4:	05b05b06 	.word	0x05b05b06

080036e8 <Get_Active_Targets>:
 * @param temp      Puntero donde se almacena la temperatura objetivo (C)
 * @param hum       Puntero donde se almacena la humedad objetivo (%)
 * @param motor_on  Puntero donde se almacena el estado del motor (0 = OFF, 1 = ON)
 */
void Get_Active_Targets(float *temp, float *hum, uint8_t *motor_on)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
    /* Obtener el da actual del proceso */
    uint8_t day = Get_Current_Day();
 80036f4:	f7ff ffca 	bl	800368c <Get_Current_Day>
 80036f8:	4603      	mov	r3, r0
 80036fa:	75fb      	strb	r3, [r7, #23]

    /* Sistema detenido: no hay consignas activas */
    if (day == 0) {
 80036fc:	7dfb      	ldrb	r3, [r7, #23]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10b      	bne.n	800371a <Get_Active_Targets+0x32>
        *temp = 0;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
        *hum  = 0;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
        *motor_on = 0;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
        return;
 8003718:	e01e      	b.n	8003758 <Get_Active_Targets+0x70>
    }

    /* Etapa de desarrollo */
    if (day <= sysData.stages[0].end_day) {
 800371a:	4b11      	ldr	r3, [pc, #68]	; (8003760 <Get_Active_Targets+0x78>)
 800371c:	7c1b      	ldrb	r3, [r3, #16]
 800371e:	7dfa      	ldrb	r2, [r7, #23]
 8003720:	429a      	cmp	r2, r3
 8003722:	d80c      	bhi.n	800373e <Get_Active_Targets+0x56>
        *temp     = sysData.stages[0].temp_target;
 8003724:	4b0e      	ldr	r3, [pc, #56]	; (8003760 <Get_Active_Targets+0x78>)
 8003726:	695a      	ldr	r2, [r3, #20]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	601a      	str	r2, [r3, #0]
        *hum      = sysData.stages[0].hum_target;
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <Get_Active_Targets+0x78>)
 800372e:	699a      	ldr	r2, [r3, #24]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	601a      	str	r2, [r3, #0]
        *motor_on = sysData.stages[0].motor_on;
 8003734:	4b0a      	ldr	r3, [pc, #40]	; (8003760 <Get_Active_Targets+0x78>)
 8003736:	7f1a      	ldrb	r2, [r3, #28]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	701a      	strb	r2, [r3, #0]
 800373c:	e00c      	b.n	8003758 <Get_Active_Targets+0x70>
    }
    else {
        /* Etapa de eclosin o final del proceso */
        *temp     = sysData.stages[1].temp_target;
 800373e:	4b08      	ldr	r3, [pc, #32]	; (8003760 <Get_Active_Targets+0x78>)
 8003740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	601a      	str	r2, [r3, #0]
        *hum      = sysData.stages[1].hum_target;
 8003746:	4b06      	ldr	r3, [pc, #24]	; (8003760 <Get_Active_Targets+0x78>)
 8003748:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	601a      	str	r2, [r3, #0]
        *motor_on = sysData.stages[1].motor_on;
 800374e:	4b04      	ldr	r3, [pc, #16]	; (8003760 <Get_Active_Targets+0x78>)
 8003750:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	701a      	strb	r2, [r3, #0]
    }
}
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20004454 	.word	0x20004454

08003764 <Get_Current_Hour>:
 *       la funcin devuelve 0.
 *
 * @retval uint8_t Hora actual del da (023).
 */
uint8_t Get_Current_Hour(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
    // Si el sistema no est ejecutando la incubacin, no hay hora vlida
    if (!sysData.is_running) return 0;
 800376a:	4b15      	ldr	r3, [pc, #84]	; (80037c0 <Get_Current_Hour+0x5c>)
 800376c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <Get_Current_Hour+0x14>
 8003774:	2300      	movs	r3, #0
 8003776:	e01f      	b.n	80037b8 <Get_Current_Hour+0x54>

    // Calcular los minutos transcurridos desde el ltimo encendido
    // HAL_GetTick() devuelve milisegundos desde el reset del microcontrolador
    uint32_t session_mins = (HAL_GetTick() - sysData.last_boot_tick) / 60000;
 8003778:	f000 f8ba 	bl	80038f0 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <Get_Current_Hour+0x5c>)
 8003780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	4a0f      	ldr	r2, [pc, #60]	; (80037c4 <Get_Current_Hour+0x60>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	0b9b      	lsrs	r3, r3, #14
 800378c:	60fb      	str	r3, [r7, #12]

    // Sumar los minutos acumulados guardados en Flash
    // con los de la sesin actual
    uint32_t total_mins = sysData.saved_timestamp + session_mins;
 800378e:	4b0c      	ldr	r3, [pc, #48]	; (80037c0 <Get_Current_Hour+0x5c>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	4413      	add	r3, r2
 8003796:	60bb      	str	r3, [r7, #8]

    // Obtener la hora actual dentro del da:
    // 1440 minutos = 24 horas
    uint8_t hour = (total_mins % 1440) / 60;
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	095a      	lsrs	r2, r3, #5
 800379c:	490a      	ldr	r1, [pc, #40]	; (80037c8 <Get_Current_Hour+0x64>)
 800379e:	fba1 1202 	umull	r1, r2, r1, r2
 80037a2:	f44f 61b4 	mov.w	r1, #1440	; 0x5a0
 80037a6:	fb01 f202 	mul.w	r2, r1, r2
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	4a07      	ldr	r2, [pc, #28]	; (80037cc <Get_Current_Hour+0x68>)
 80037ae:	fba2 2303 	umull	r2, r3, r2, r3
 80037b2:	095b      	lsrs	r3, r3, #5
 80037b4:	71fb      	strb	r3, [r7, #7]

    // Retornar la hora calculada
    return hour;
 80037b6:	79fb      	ldrb	r3, [r7, #7]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	20004454 	.word	0x20004454
 80037c4:	45e7b273 	.word	0x45e7b273
 80037c8:	05b05b06 	.word	0x05b05b06
 80037cc:	88888889 	.word	0x88888889

080037d0 <Get_Current_Minute>:
 *       la funcin devuelve 0.
 *
 * @retval uint8_t Minuto actual (059).
 */
uint8_t Get_Current_Minute(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
    // Si la incubacin no est activa, devolver 0
    if (!sysData.is_running) return 0;
 80037d6:	4b13      	ldr	r3, [pc, #76]	; (8003824 <Get_Current_Minute+0x54>)
 80037d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <Get_Current_Minute+0x14>
 80037e0:	2300      	movs	r3, #0
 80037e2:	e01a      	b.n	800381a <Get_Current_Minute+0x4a>

    // Calcular los minutos transcurridos desde el ltimo arranque
    uint32_t session_mins = (HAL_GetTick() - sysData.last_boot_tick) / 60000;
 80037e4:	f000 f884 	bl	80038f0 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <Get_Current_Minute+0x54>)
 80037ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	4a0d      	ldr	r2, [pc, #52]	; (8003828 <Get_Current_Minute+0x58>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	0b9b      	lsrs	r3, r3, #14
 80037f8:	607b      	str	r3, [r7, #4]

    // Sumar minutos acumulados guardados con los de la sesin actual
    uint32_t total_mins = sysData.saved_timestamp + session_mins;
 80037fa:	4b0a      	ldr	r3, [pc, #40]	; (8003824 <Get_Current_Minute+0x54>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	4413      	add	r3, r2
 8003802:	603b      	str	r3, [r7, #0]

    // Retornar el minuto actual dentro de la hora (059)
    return (uint8_t)(total_mins % 60);
 8003804:	6839      	ldr	r1, [r7, #0]
 8003806:	4b09      	ldr	r3, [pc, #36]	; (800382c <Get_Current_Minute+0x5c>)
 8003808:	fba3 2301 	umull	r2, r3, r3, r1
 800380c:	095a      	lsrs	r2, r3, #5
 800380e:	4613      	mov	r3, r2
 8003810:	011b      	lsls	r3, r3, #4
 8003812:	1a9b      	subs	r3, r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	1aca      	subs	r2, r1, r3
 8003818:	b2d3      	uxtb	r3, r2
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	20004454 	.word	0x20004454
 8003828:	45e7b273 	.word	0x45e7b273
 800382c:	88888889 	.word	0x88888889

08003830 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003830:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003868 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003834:	480d      	ldr	r0, [pc, #52]	; (800386c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003836:	490e      	ldr	r1, [pc, #56]	; (8003870 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003838:	4a0e      	ldr	r2, [pc, #56]	; (8003874 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800383a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800383c:	e002      	b.n	8003844 <LoopCopyDataInit>

0800383e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800383e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003842:	3304      	adds	r3, #4

08003844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003848:	d3f9      	bcc.n	800383e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800384a:	4a0b      	ldr	r2, [pc, #44]	; (8003878 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800384c:	4c0b      	ldr	r4, [pc, #44]	; (800387c <LoopFillZerobss+0x26>)
  movs r3, #0
 800384e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003850:	e001      	b.n	8003856 <LoopFillZerobss>

08003852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003854:	3204      	adds	r2, #4

08003856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003858:	d3fb      	bcc.n	8003852 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800385a:	f7ff fec1 	bl	80035e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800385e:	f005 fe01 	bl	8009464 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003862:	f7ff f8ff 	bl	8002a64 <main>
  bx  lr    
 8003866:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800386c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003870:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8003874:	0800c81c 	.word	0x0800c81c
  ldr r2, =_sbss
 8003878:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 800387c:	200044d4 	.word	0x200044d4

08003880 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003880:	e7fe      	b.n	8003880 <ADC_IRQHandler>
	...

08003884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003888:	4b0e      	ldr	r3, [pc, #56]	; (80038c4 <HAL_Init+0x40>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a0d      	ldr	r2, [pc, #52]	; (80038c4 <HAL_Init+0x40>)
 800388e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003892:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <HAL_Init+0x40>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a0a      	ldr	r2, [pc, #40]	; (80038c4 <HAL_Init+0x40>)
 800389a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800389e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038a0:	4b08      	ldr	r3, [pc, #32]	; (80038c4 <HAL_Init+0x40>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a07      	ldr	r2, [pc, #28]	; (80038c4 <HAL_Init+0x40>)
 80038a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038ac:	2003      	movs	r0, #3
 80038ae:	f000 f8fc 	bl	8003aaa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038b2:	2000      	movs	r0, #0
 80038b4:	f7ff fd46 	bl	8003344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038b8:	f7ff fc30 	bl	800311c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023c00 	.word	0x40023c00

080038c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038cc:	4b06      	ldr	r3, [pc, #24]	; (80038e8 <HAL_IncTick+0x20>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	4b06      	ldr	r3, [pc, #24]	; (80038ec <HAL_IncTick+0x24>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4413      	add	r3, r2
 80038d8:	4a04      	ldr	r2, [pc, #16]	; (80038ec <HAL_IncTick+0x24>)
 80038da:	6013      	str	r3, [r2, #0]
}
 80038dc:	bf00      	nop
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	2000008c 	.word	0x2000008c
 80038ec:	200044a0 	.word	0x200044a0

080038f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return uwTick;
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <HAL_GetTick+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	200044a0 	.word	0x200044a0

08003908 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003910:	f7ff ffee 	bl	80038f0 <HAL_GetTick>
 8003914:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003920:	d005      	beq.n	800392e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003922:	4b0a      	ldr	r3, [pc, #40]	; (800394c <HAL_Delay+0x44>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4413      	add	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800392e:	bf00      	nop
 8003930:	f7ff ffde 	bl	80038f0 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	429a      	cmp	r2, r3
 800393e:	d8f7      	bhi.n	8003930 <HAL_Delay+0x28>
  {
  }
}
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	2000008c 	.word	0x2000008c

08003950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003960:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <__NVIC_SetPriorityGrouping+0x44>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800396c:	4013      	ands	r3, r2
 800396e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800397c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003982:	4a04      	ldr	r2, [pc, #16]	; (8003994 <__NVIC_SetPriorityGrouping+0x44>)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	60d3      	str	r3, [r2, #12]
}
 8003988:	bf00      	nop
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800399c:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <__NVIC_GetPriorityGrouping+0x18>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	0a1b      	lsrs	r3, r3, #8
 80039a2:	f003 0307 	and.w	r3, r3, #7
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	db0b      	blt.n	80039de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	f003 021f 	and.w	r2, r3, #31
 80039cc:	4907      	ldr	r1, [pc, #28]	; (80039ec <__NVIC_EnableIRQ+0x38>)
 80039ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2001      	movs	r0, #1
 80039d6:	fa00 f202 	lsl.w	r2, r0, r2
 80039da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	e000e100 	.word	0xe000e100

080039f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	4603      	mov	r3, r0
 80039f8:	6039      	str	r1, [r7, #0]
 80039fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	db0a      	blt.n	8003a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	490c      	ldr	r1, [pc, #48]	; (8003a3c <__NVIC_SetPriority+0x4c>)
 8003a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0e:	0112      	lsls	r2, r2, #4
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	440b      	add	r3, r1
 8003a14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a18:	e00a      	b.n	8003a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4908      	ldr	r1, [pc, #32]	; (8003a40 <__NVIC_SetPriority+0x50>)
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	3b04      	subs	r3, #4
 8003a28:	0112      	lsls	r2, r2, #4
 8003a2a:	b2d2      	uxtb	r2, r2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	761a      	strb	r2, [r3, #24]
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000e100 	.word	0xe000e100
 8003a40:	e000ed00 	.word	0xe000ed00

08003a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b089      	sub	sp, #36	; 0x24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f1c3 0307 	rsb	r3, r3, #7
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	bf28      	it	cs
 8003a62:	2304      	movcs	r3, #4
 8003a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	2b06      	cmp	r3, #6
 8003a6c:	d902      	bls.n	8003a74 <NVIC_EncodePriority+0x30>
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3b03      	subs	r3, #3
 8003a72:	e000      	b.n	8003a76 <NVIC_EncodePriority+0x32>
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a78:	f04f 32ff 	mov.w	r2, #4294967295
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43da      	mvns	r2, r3
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	401a      	ands	r2, r3
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	fa01 f303 	lsl.w	r3, r1, r3
 8003a96:	43d9      	mvns	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a9c:	4313      	orrs	r3, r2
         );
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3724      	adds	r7, #36	; 0x24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b082      	sub	sp, #8
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7ff ff4c 	bl	8003950 <__NVIC_SetPriorityGrouping>
}
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ad2:	f7ff ff61 	bl	8003998 <__NVIC_GetPriorityGrouping>
 8003ad6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	68b9      	ldr	r1, [r7, #8]
 8003adc:	6978      	ldr	r0, [r7, #20]
 8003ade:	f7ff ffb1 	bl	8003a44 <NVIC_EncodePriority>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ae8:	4611      	mov	r1, r2
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff ff80 	bl	80039f0 <__NVIC_SetPriority>
}
 8003af0:	bf00      	nop
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff ff54 	bl	80039b4 <__NVIC_EnableIRQ>
}
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003b26:	4b23      	ldr	r3, [pc, #140]	; (8003bb4 <HAL_FLASH_Program+0xa0>)
 8003b28:	7e1b      	ldrb	r3, [r3, #24]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d101      	bne.n	8003b32 <HAL_FLASH_Program+0x1e>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e03b      	b.n	8003baa <HAL_FLASH_Program+0x96>
 8003b32:	4b20      	ldr	r3, [pc, #128]	; (8003bb4 <HAL_FLASH_Program+0xa0>)
 8003b34:	2201      	movs	r2, #1
 8003b36:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b3c:	f000 f870 	bl	8003c20 <FLASH_WaitForLastOperation>
 8003b40:	4603      	mov	r3, r0
 8003b42:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003b44:	7dfb      	ldrb	r3, [r7, #23]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d12b      	bne.n	8003ba2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d105      	bne.n	8003b5c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003b50:	783b      	ldrb	r3, [r7, #0]
 8003b52:	4619      	mov	r1, r3
 8003b54:	68b8      	ldr	r0, [r7, #8]
 8003b56:	f000 f91b 	bl	8003d90 <FLASH_Program_Byte>
 8003b5a:	e016      	b.n	8003b8a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d105      	bne.n	8003b6e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003b62:	883b      	ldrh	r3, [r7, #0]
 8003b64:	4619      	mov	r1, r3
 8003b66:	68b8      	ldr	r0, [r7, #8]
 8003b68:	f000 f8ee 	bl	8003d48 <FLASH_Program_HalfWord>
 8003b6c:	e00d      	b.n	8003b8a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d105      	bne.n	8003b80 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	4619      	mov	r1, r3
 8003b78:	68b8      	ldr	r0, [r7, #8]
 8003b7a:	f000 f8c3 	bl	8003d04 <FLASH_Program_Word>
 8003b7e:	e004      	b.n	8003b8a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b84:	68b8      	ldr	r0, [r7, #8]
 8003b86:	f000 f88b 	bl	8003ca0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b8a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b8e:	f000 f847 	bl	8003c20 <FLASH_WaitForLastOperation>
 8003b92:	4603      	mov	r3, r0
 8003b94:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003b96:	4b08      	ldr	r3, [pc, #32]	; (8003bb8 <HAL_FLASH_Program+0xa4>)
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	4a07      	ldr	r2, [pc, #28]	; (8003bb8 <HAL_FLASH_Program+0xa4>)
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ba2:	4b04      	ldr	r3, [pc, #16]	; (8003bb4 <HAL_FLASH_Program+0xa0>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	200044a4 	.word	0x200044a4
 8003bb8:	40023c00 	.word	0x40023c00

08003bbc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <HAL_FLASH_Unlock+0x38>)
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	da0b      	bge.n	8003be6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003bce:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <HAL_FLASH_Unlock+0x38>)
 8003bd0:	4a09      	ldr	r2, [pc, #36]	; (8003bf8 <HAL_FLASH_Unlock+0x3c>)
 8003bd2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <HAL_FLASH_Unlock+0x38>)
 8003bd6:	4a09      	ldr	r2, [pc, #36]	; (8003bfc <HAL_FLASH_Unlock+0x40>)
 8003bd8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003bda:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <HAL_FLASH_Unlock+0x38>)
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	da01      	bge.n	8003be6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003be6:	79fb      	ldrb	r3, [r7, #7]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	40023c00 	.word	0x40023c00
 8003bf8:	45670123 	.word	0x45670123
 8003bfc:	cdef89ab 	.word	0xcdef89ab

08003c00 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003c04:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <HAL_FLASH_Lock+0x1c>)
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	4a04      	ldr	r2, [pc, #16]	; (8003c1c <HAL_FLASH_Lock+0x1c>)
 8003c0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c0e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	40023c00 	.word	0x40023c00

08003c20 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003c2c:	4b1a      	ldr	r3, [pc, #104]	; (8003c98 <FLASH_WaitForLastOperation+0x78>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003c32:	f7ff fe5d 	bl	80038f0 <HAL_GetTick>
 8003c36:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003c38:	e010      	b.n	8003c5c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c40:	d00c      	beq.n	8003c5c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <FLASH_WaitForLastOperation+0x38>
 8003c48:	f7ff fe52 	bl	80038f0 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d201      	bcs.n	8003c5c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e019      	b.n	8003c90 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003c5c:	4b0f      	ldr	r3, [pc, #60]	; (8003c9c <FLASH_WaitForLastOperation+0x7c>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1e8      	bne.n	8003c3a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <FLASH_WaitForLastOperation+0x7c>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003c74:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <FLASH_WaitForLastOperation+0x7c>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003c7a:	4b08      	ldr	r3, [pc, #32]	; (8003c9c <FLASH_WaitForLastOperation+0x7c>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003c86:	f000 f8a5 	bl	8003dd4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
  
}  
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	200044a4 	.word	0x200044a4
 8003c9c:	40023c00 	.word	0x40023c00

08003ca0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003cac:	4b14      	ldr	r3, [pc, #80]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	4a13      	ldr	r2, [pc, #76]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003cb8:	4b11      	ldr	r3, [pc, #68]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	4a10      	ldr	r2, [pc, #64]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cbe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003cc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003cc4:	4b0e      	ldr	r3, [pc, #56]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	4a0d      	ldr	r2, [pc, #52]	; (8003d00 <FLASH_Program_DoubleWord+0x60>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003cd6:	f3bf 8f6f 	isb	sy
}
 8003cda:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003cdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ce0:	f04f 0200 	mov.w	r2, #0
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	000a      	movs	r2, r1
 8003cea:	2300      	movs	r3, #0
 8003cec:	68f9      	ldr	r1, [r7, #12]
 8003cee:	3104      	adds	r1, #4
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	600b      	str	r3, [r1, #0]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	40023c00 	.word	0x40023c00

08003d04 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	4a0c      	ldr	r2, [pc, #48]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	4a09      	ldr	r2, [pc, #36]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d24:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	4a06      	ldr	r2, [pc, #24]	; (8003d44 <FLASH_Program_Word+0x40>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	601a      	str	r2, [r3, #0]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	40023c00 	.word	0x40023c00

08003d48 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d54:	4b0d      	ldr	r3, [pc, #52]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	4a0c      	ldr	r2, [pc, #48]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003d6c:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	4a06      	ldr	r2, [pc, #24]	; (8003d8c <FLASH_Program_HalfWord+0x44>)
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	887a      	ldrh	r2, [r7, #2]
 8003d7c:	801a      	strh	r2, [r3, #0]
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40023c00 	.word	0x40023c00

08003d90 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	4a0b      	ldr	r2, [pc, #44]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003da6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003da8:	4b09      	ldr	r3, [pc, #36]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003daa:	4a09      	ldr	r2, [pc, #36]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003db0:	4b07      	ldr	r3, [pc, #28]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	4a06      	ldr	r2, [pc, #24]	; (8003dd0 <FLASH_Program_Byte+0x40>)
 8003db6:	f043 0301 	orr.w	r3, r3, #1
 8003dba:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	701a      	strb	r2, [r3, #0]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40023c00 	.word	0x40023c00

08003dd4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003dd8:	4b2f      	ldr	r3, [pc, #188]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0310 	and.w	r3, r3, #16
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003de4:	4b2d      	ldr	r3, [pc, #180]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	f043 0310 	orr.w	r3, r3, #16
 8003dec:	4a2b      	ldr	r2, [pc, #172]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003dee:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003df0:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003df2:	2210      	movs	r2, #16
 8003df4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003df6:	4b28      	ldr	r3, [pc, #160]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f003 0320 	and.w	r3, r3, #32
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d008      	beq.n	8003e14 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003e02:	4b26      	ldr	r3, [pc, #152]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f043 0308 	orr.w	r3, r3, #8
 8003e0a:	4a24      	ldr	r2, [pc, #144]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e0c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003e0e:	4b22      	ldr	r3, [pc, #136]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e10:	2220      	movs	r2, #32
 8003e12:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003e14:	4b20      	ldr	r3, [pc, #128]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003e20:	4b1e      	ldr	r3, [pc, #120]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	4a1c      	ldr	r2, [pc, #112]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e2a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003e2c:	4b1a      	ldr	r3, [pc, #104]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e2e:	2240      	movs	r2, #64	; 0x40
 8003e30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003e32:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003e3e:	4b17      	ldr	r3, [pc, #92]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	f043 0302 	orr.w	r3, r3, #2
 8003e46:	4a15      	ldr	r2, [pc, #84]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e48:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003e4a:	4b13      	ldr	r3, [pc, #76]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e4c:	2280      	movs	r2, #128	; 0x80
 8003e4e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8003e50:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d009      	beq.n	8003e70 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003e5c:	4b0f      	ldr	r3, [pc, #60]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	4a0d      	ldr	r2, [pc, #52]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e66:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003e68:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e6e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003e70:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d008      	beq.n	8003e8e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003e7c:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	f043 0320 	orr.w	r3, r3, #32
 8003e84:	4a05      	ldr	r2, [pc, #20]	; (8003e9c <FLASH_SetErrorCode+0xc8>)
 8003e86:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003e88:	4b03      	ldr	r3, [pc, #12]	; (8003e98 <FLASH_SetErrorCode+0xc4>)
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	60da      	str	r2, [r3, #12]
  }
}
 8003e8e:	bf00      	nop
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	40023c00 	.word	0x40023c00
 8003e9c:	200044a4 	.word	0x200044a4

08003ea0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003eb2:	4b31      	ldr	r3, [pc, #196]	; (8003f78 <HAL_FLASHEx_Erase+0xd8>)
 8003eb4:	7e1b      	ldrb	r3, [r3, #24]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <HAL_FLASHEx_Erase+0x1e>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e058      	b.n	8003f70 <HAL_FLASHEx_Erase+0xd0>
 8003ebe:	4b2e      	ldr	r3, [pc, #184]	; (8003f78 <HAL_FLASHEx_Erase+0xd8>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ec8:	f7ff feaa 	bl	8003c20 <FLASH_WaitForLastOperation>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d148      	bne.n	8003f68 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8003edc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d115      	bne.n	8003f12 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f000 f844 	bl	8003f80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ef8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003efc:	f7ff fe90 	bl	8003c20 <FLASH_WaitForLastOperation>
 8003f00:	4603      	mov	r3, r0
 8003f02:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003f04:	4b1d      	ldr	r3, [pc, #116]	; (8003f7c <HAL_FLASHEx_Erase+0xdc>)
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	4a1c      	ldr	r2, [pc, #112]	; (8003f7c <HAL_FLASHEx_Erase+0xdc>)
 8003f0a:	f023 0304 	bic.w	r3, r3, #4
 8003f0e:	6113      	str	r3, [r2, #16]
 8003f10:	e028      	b.n	8003f64 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	60bb      	str	r3, [r7, #8]
 8003f18:	e01c      	b.n	8003f54 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	4619      	mov	r1, r3
 8003f22:	68b8      	ldr	r0, [r7, #8]
 8003f24:	f000 f850 	bl	8003fc8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f2c:	f7ff fe78 	bl	8003c20 <FLASH_WaitForLastOperation>
 8003f30:	4603      	mov	r3, r0
 8003f32:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003f34:	4b11      	ldr	r3, [pc, #68]	; (8003f7c <HAL_FLASHEx_Erase+0xdc>)
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	4a10      	ldr	r2, [pc, #64]	; (8003f7c <HAL_FLASHEx_Erase+0xdc>)
 8003f3a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8003f3e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68ba      	ldr	r2, [r7, #8]
 8003f4a:	601a      	str	r2, [r3, #0]
          break;
 8003f4c:	e00a      	b.n	8003f64 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	3301      	adds	r3, #1
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68da      	ldr	r2, [r3, #12]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d3da      	bcc.n	8003f1a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003f64:	f000 f878 	bl	8004058 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <HAL_FLASHEx_Erase+0xd8>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	761a      	strb	r2, [r3, #24]

  return status;
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	200044a4 	.word	0x200044a4
 8003f7c:	40023c00 	.word	0x40023c00

08003f80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	6039      	str	r1, [r7, #0]
 8003f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f8c:	4b0d      	ldr	r3, [pc, #52]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	4a0c      	ldr	r2, [pc, #48]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003f98:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	4a09      	ldr	r2, [pc, #36]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003f9e:	f043 0304 	orr.w	r3, r3, #4
 8003fa2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003fa4:	4b07      	ldr	r3, [pc, #28]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003fa6:	691a      	ldr	r2, [r3, #16]
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	021b      	lsls	r3, r3, #8
 8003fac:	4313      	orrs	r3, r2
 8003fae:	4a05      	ldr	r2, [pc, #20]	; (8003fc4 <FLASH_MassErase+0x44>)
 8003fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb4:	6113      	str	r3, [r2, #16]
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40023c00 	.word	0x40023c00

08003fc8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003fd8:	78fb      	ldrb	r3, [r7, #3]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d102      	bne.n	8003fe4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	e010      	b.n	8004006 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003fe4:	78fb      	ldrb	r3, [r7, #3]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d103      	bne.n	8003ff2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003fea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	e009      	b.n	8004006 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003ff2:	78fb      	ldrb	r3, [r7, #3]
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d103      	bne.n	8004000 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003ff8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	e002      	b.n	8004006 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004000:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004004:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	4a12      	ldr	r2, [pc, #72]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 800400c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004010:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	490f      	ldr	r1, [pc, #60]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800401e:	4b0d      	ldr	r3, [pc, #52]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	4a0c      	ldr	r2, [pc, #48]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004024:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004028:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800402a:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4313      	orrs	r3, r2
 8004034:	4a07      	ldr	r2, [pc, #28]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004036:	f043 0302 	orr.w	r3, r3, #2
 800403a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800403c:	4b05      	ldr	r3, [pc, #20]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	4a04      	ldr	r2, [pc, #16]	; (8004054 <FLASH_Erase_Sector+0x8c>)
 8004042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004046:	6113      	str	r3, [r2, #16]
}
 8004048:	bf00      	nop
 800404a:	3714      	adds	r7, #20
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	40023c00 	.word	0x40023c00

08004058 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800405c:	4b20      	ldr	r3, [pc, #128]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004064:	2b00      	cmp	r3, #0
 8004066:	d017      	beq.n	8004098 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004068:	4b1d      	ldr	r3, [pc, #116]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a1c      	ldr	r2, [pc, #112]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800406e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004072:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004074:	4b1a      	ldr	r3, [pc, #104]	; (80040e0 <FLASH_FlushCaches+0x88>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a19      	ldr	r2, [pc, #100]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800407a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	4b17      	ldr	r3, [pc, #92]	; (80040e0 <FLASH_FlushCaches+0x88>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a16      	ldr	r2, [pc, #88]	; (80040e0 <FLASH_FlushCaches+0x88>)
 8004086:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800408a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800408c:	4b14      	ldr	r3, [pc, #80]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a13      	ldr	r2, [pc, #76]	; (80040e0 <FLASH_FlushCaches+0x88>)
 8004092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004096:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004098:	4b11      	ldr	r3, [pc, #68]	; (80040e0 <FLASH_FlushCaches+0x88>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d017      	beq.n	80040d4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80040a4:	4b0e      	ldr	r3, [pc, #56]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040ae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a0a      	ldr	r2, [pc, #40]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a07      	ldr	r2, [pc, #28]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040c6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80040c8:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a04      	ldr	r2, [pc, #16]	; (80040e0 <FLASH_FlushCaches+0x88>)
 80040ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040d2:	6013      	str	r3, [r2, #0]
  }
}
 80040d4:	bf00      	nop
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40023c00 	.word	0x40023c00

080040e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b089      	sub	sp, #36	; 0x24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040fa:	2300      	movs	r3, #0
 80040fc:	61fb      	str	r3, [r7, #28]
 80040fe:	e165      	b.n	80043cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004100:	2201      	movs	r2, #1
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	4013      	ands	r3, r2
 8004112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	429a      	cmp	r2, r3
 800411a:	f040 8154 	bne.w	80043c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	2b01      	cmp	r3, #1
 8004128:	d005      	beq.n	8004136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004132:	2b02      	cmp	r3, #2
 8004134:	d130      	bne.n	8004198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	2203      	movs	r2, #3
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43db      	mvns	r3, r3
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	4013      	ands	r3, r2
 800414c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4313      	orrs	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800416c:	2201      	movs	r2, #1
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	43db      	mvns	r3, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4013      	ands	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	091b      	lsrs	r3, r3, #4
 8004182:	f003 0201 	and.w	r2, r3, #1
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4313      	orrs	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	2b03      	cmp	r3, #3
 80041a2:	d017      	beq.n	80041d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	2203      	movs	r2, #3
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	43db      	mvns	r3, r3
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	4013      	ands	r3, r2
 80041ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f003 0303 	and.w	r3, r3, #3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d123      	bne.n	8004228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	08da      	lsrs	r2, r3, #3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3208      	adds	r2, #8
 80041e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	220f      	movs	r2, #15
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4013      	ands	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4313      	orrs	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	08da      	lsrs	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3208      	adds	r2, #8
 8004222:	69b9      	ldr	r1, [r7, #24]
 8004224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	2203      	movs	r2, #3
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	43db      	mvns	r3, r3
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	4013      	ands	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f003 0203 	and.w	r2, r3, #3
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4313      	orrs	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 80ae 	beq.w	80043c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	4b5d      	ldr	r3, [pc, #372]	; (80043e4 <HAL_GPIO_Init+0x300>)
 8004270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004272:	4a5c      	ldr	r2, [pc, #368]	; (80043e4 <HAL_GPIO_Init+0x300>)
 8004274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004278:	6453      	str	r3, [r2, #68]	; 0x44
 800427a:	4b5a      	ldr	r3, [pc, #360]	; (80043e4 <HAL_GPIO_Init+0x300>)
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004286:	4a58      	ldr	r2, [pc, #352]	; (80043e8 <HAL_GPIO_Init+0x304>)
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	089b      	lsrs	r3, r3, #2
 800428c:	3302      	adds	r3, #2
 800428e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	f003 0303 	and.w	r3, r3, #3
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	220f      	movs	r2, #15
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4013      	ands	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a4f      	ldr	r2, [pc, #316]	; (80043ec <HAL_GPIO_Init+0x308>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d025      	beq.n	80042fe <HAL_GPIO_Init+0x21a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a4e      	ldr	r2, [pc, #312]	; (80043f0 <HAL_GPIO_Init+0x30c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d01f      	beq.n	80042fa <HAL_GPIO_Init+0x216>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a4d      	ldr	r2, [pc, #308]	; (80043f4 <HAL_GPIO_Init+0x310>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d019      	beq.n	80042f6 <HAL_GPIO_Init+0x212>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a4c      	ldr	r2, [pc, #304]	; (80043f8 <HAL_GPIO_Init+0x314>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d013      	beq.n	80042f2 <HAL_GPIO_Init+0x20e>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a4b      	ldr	r2, [pc, #300]	; (80043fc <HAL_GPIO_Init+0x318>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d00d      	beq.n	80042ee <HAL_GPIO_Init+0x20a>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a4a      	ldr	r2, [pc, #296]	; (8004400 <HAL_GPIO_Init+0x31c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d007      	beq.n	80042ea <HAL_GPIO_Init+0x206>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a49      	ldr	r2, [pc, #292]	; (8004404 <HAL_GPIO_Init+0x320>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d101      	bne.n	80042e6 <HAL_GPIO_Init+0x202>
 80042e2:	2306      	movs	r3, #6
 80042e4:	e00c      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042e6:	2307      	movs	r3, #7
 80042e8:	e00a      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042ea:	2305      	movs	r3, #5
 80042ec:	e008      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042ee:	2304      	movs	r3, #4
 80042f0:	e006      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042f2:	2303      	movs	r3, #3
 80042f4:	e004      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042f6:	2302      	movs	r3, #2
 80042f8:	e002      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <HAL_GPIO_Init+0x21c>
 80042fe:	2300      	movs	r3, #0
 8004300:	69fa      	ldr	r2, [r7, #28]
 8004302:	f002 0203 	and.w	r2, r2, #3
 8004306:	0092      	lsls	r2, r2, #2
 8004308:	4093      	lsls	r3, r2
 800430a:	69ba      	ldr	r2, [r7, #24]
 800430c:	4313      	orrs	r3, r2
 800430e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004310:	4935      	ldr	r1, [pc, #212]	; (80043e8 <HAL_GPIO_Init+0x304>)
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	089b      	lsrs	r3, r3, #2
 8004316:	3302      	adds	r3, #2
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800431e:	4b3a      	ldr	r3, [pc, #232]	; (8004408 <HAL_GPIO_Init+0x324>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	43db      	mvns	r3, r3
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4013      	ands	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800433a:	69ba      	ldr	r2, [r7, #24]
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	4313      	orrs	r3, r2
 8004340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004342:	4a31      	ldr	r2, [pc, #196]	; (8004408 <HAL_GPIO_Init+0x324>)
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004348:	4b2f      	ldr	r3, [pc, #188]	; (8004408 <HAL_GPIO_Init+0x324>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	43db      	mvns	r3, r3
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	4013      	ands	r3, r2
 8004356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800436c:	4a26      	ldr	r2, [pc, #152]	; (8004408 <HAL_GPIO_Init+0x324>)
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004372:	4b25      	ldr	r3, [pc, #148]	; (8004408 <HAL_GPIO_Init+0x324>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004396:	4a1c      	ldr	r2, [pc, #112]	; (8004408 <HAL_GPIO_Init+0x324>)
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800439c:	4b1a      	ldr	r3, [pc, #104]	; (8004408 <HAL_GPIO_Init+0x324>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	43db      	mvns	r3, r3
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	4013      	ands	r3, r2
 80043aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043c0:	4a11      	ldr	r2, [pc, #68]	; (8004408 <HAL_GPIO_Init+0x324>)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3301      	adds	r3, #1
 80043ca:	61fb      	str	r3, [r7, #28]
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	2b0f      	cmp	r3, #15
 80043d0:	f67f ae96 	bls.w	8004100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	3724      	adds	r7, #36	; 0x24
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40013800 	.word	0x40013800
 80043ec:	40020000 	.word	0x40020000
 80043f0:	40020400 	.word	0x40020400
 80043f4:	40020800 	.word	0x40020800
 80043f8:	40020c00 	.word	0x40020c00
 80043fc:	40021000 	.word	0x40021000
 8004400:	40021400 	.word	0x40021400
 8004404:	40021800 	.word	0x40021800
 8004408:	40013c00 	.word	0x40013c00

0800440c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	460b      	mov	r3, r1
 8004416:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	887b      	ldrh	r3, [r7, #2]
 800441e:	4013      	ands	r3, r2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
 8004428:	e001      	b.n	800442e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800442a:	2300      	movs	r3, #0
 800442c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800442e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	807b      	strh	r3, [r7, #2]
 8004448:	4613      	mov	r3, r2
 800444a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800444c:	787b      	ldrb	r3, [r7, #1]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004452:	887a      	ldrh	r2, [r7, #2]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004458:	e003      	b.n	8004462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800445a:	887b      	ldrh	r3, [r7, #2]
 800445c:	041a      	lsls	r2, r3, #16
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	619a      	str	r2, [r3, #24]
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800446e:	b480      	push	{r7}
 8004470:	b085      	sub	sp, #20
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
 8004476:	460b      	mov	r3, r1
 8004478:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004480:	887a      	ldrh	r2, [r7, #2]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4013      	ands	r3, r2
 8004486:	041a      	lsls	r2, r3, #16
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	43d9      	mvns	r1, r3
 800448c:	887b      	ldrh	r3, [r7, #2]
 800448e:	400b      	ands	r3, r1
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	619a      	str	r2, [r3, #24]
}
 8004496:	bf00      	nop
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
	...

080044a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	4603      	mov	r3, r0
 80044ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044ae:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044b0:	695a      	ldr	r2, [r3, #20]
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	4013      	ands	r3, r2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d006      	beq.n	80044c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044ba:	4a05      	ldr	r2, [pc, #20]	; (80044d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044c0:	88fb      	ldrh	r3, [r7, #6]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fe fd54 	bl	8002f70 <HAL_GPIO_EXTI_Callback>
  }
}
 80044c8:	bf00      	nop
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40013c00 	.word	0x40013c00

080044d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e12b      	b.n	800473e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d106      	bne.n	8004500 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fe fe3a 	bl	8003174 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2224      	movs	r2, #36	; 0x24
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 0201 	bic.w	r2, r2, #1
 8004516:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004526:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004536:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004538:	f000 fe38 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 800453c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	4a81      	ldr	r2, [pc, #516]	; (8004748 <HAL_I2C_Init+0x274>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d807      	bhi.n	8004558 <HAL_I2C_Init+0x84>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4a80      	ldr	r2, [pc, #512]	; (800474c <HAL_I2C_Init+0x278>)
 800454c:	4293      	cmp	r3, r2
 800454e:	bf94      	ite	ls
 8004550:	2301      	movls	r3, #1
 8004552:	2300      	movhi	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	e006      	b.n	8004566 <HAL_I2C_Init+0x92>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4a7d      	ldr	r2, [pc, #500]	; (8004750 <HAL_I2C_Init+0x27c>)
 800455c:	4293      	cmp	r3, r2
 800455e:	bf94      	ite	ls
 8004560:	2301      	movls	r3, #1
 8004562:	2300      	movhi	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e0e7      	b.n	800473e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4a78      	ldr	r2, [pc, #480]	; (8004754 <HAL_I2C_Init+0x280>)
 8004572:	fba2 2303 	umull	r2, r3, r2, r3
 8004576:	0c9b      	lsrs	r3, r3, #18
 8004578:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	430a      	orrs	r2, r1
 800458c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	4a6a      	ldr	r2, [pc, #424]	; (8004748 <HAL_I2C_Init+0x274>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d802      	bhi.n	80045a8 <HAL_I2C_Init+0xd4>
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	3301      	adds	r3, #1
 80045a6:	e009      	b.n	80045bc <HAL_I2C_Init+0xe8>
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045ae:	fb02 f303 	mul.w	r3, r2, r3
 80045b2:	4a69      	ldr	r2, [pc, #420]	; (8004758 <HAL_I2C_Init+0x284>)
 80045b4:	fba2 2303 	umull	r2, r3, r2, r3
 80045b8:	099b      	lsrs	r3, r3, #6
 80045ba:	3301      	adds	r3, #1
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6812      	ldr	r2, [r2, #0]
 80045c0:	430b      	orrs	r3, r1
 80045c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	495c      	ldr	r1, [pc, #368]	; (8004748 <HAL_I2C_Init+0x274>)
 80045d8:	428b      	cmp	r3, r1
 80045da:	d819      	bhi.n	8004610 <HAL_I2C_Init+0x13c>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	1e59      	subs	r1, r3, #1
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80045ea:	1c59      	adds	r1, r3, #1
 80045ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045f0:	400b      	ands	r3, r1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00a      	beq.n	800460c <HAL_I2C_Init+0x138>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1e59      	subs	r1, r3, #1
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	fbb1 f3f3 	udiv	r3, r1, r3
 8004604:	3301      	adds	r3, #1
 8004606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800460a:	e051      	b.n	80046b0 <HAL_I2C_Init+0x1dc>
 800460c:	2304      	movs	r3, #4
 800460e:	e04f      	b.n	80046b0 <HAL_I2C_Init+0x1dc>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d111      	bne.n	800463c <HAL_I2C_Init+0x168>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1e58      	subs	r0, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6859      	ldr	r1, [r3, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	440b      	add	r3, r1
 8004626:	fbb0 f3f3 	udiv	r3, r0, r3
 800462a:	3301      	adds	r3, #1
 800462c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004630:	2b00      	cmp	r3, #0
 8004632:	bf0c      	ite	eq
 8004634:	2301      	moveq	r3, #1
 8004636:	2300      	movne	r3, #0
 8004638:	b2db      	uxtb	r3, r3
 800463a:	e012      	b.n	8004662 <HAL_I2C_Init+0x18e>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	1e58      	subs	r0, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6859      	ldr	r1, [r3, #4]
 8004644:	460b      	mov	r3, r1
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	440b      	add	r3, r1
 800464a:	0099      	lsls	r1, r3, #2
 800464c:	440b      	add	r3, r1
 800464e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004652:	3301      	adds	r3, #1
 8004654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004658:	2b00      	cmp	r3, #0
 800465a:	bf0c      	ite	eq
 800465c:	2301      	moveq	r3, #1
 800465e:	2300      	movne	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_I2C_Init+0x196>
 8004666:	2301      	movs	r3, #1
 8004668:	e022      	b.n	80046b0 <HAL_I2C_Init+0x1dc>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10e      	bne.n	8004690 <HAL_I2C_Init+0x1bc>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	1e58      	subs	r0, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6859      	ldr	r1, [r3, #4]
 800467a:	460b      	mov	r3, r1
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	440b      	add	r3, r1
 8004680:	fbb0 f3f3 	udiv	r3, r0, r3
 8004684:	3301      	adds	r3, #1
 8004686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800468a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800468e:	e00f      	b.n	80046b0 <HAL_I2C_Init+0x1dc>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	1e58      	subs	r0, r3, #1
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6859      	ldr	r1, [r3, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	440b      	add	r3, r1
 800469e:	0099      	lsls	r1, r3, #2
 80046a0:	440b      	add	r3, r1
 80046a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046a6:	3301      	adds	r3, #1
 80046a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	6809      	ldr	r1, [r1, #0]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69da      	ldr	r2, [r3, #28]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6911      	ldr	r1, [r2, #16]
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	68d2      	ldr	r2, [r2, #12]
 80046ea:	4311      	orrs	r1, r2
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6812      	ldr	r2, [r2, #0]
 80046f0:	430b      	orrs	r3, r1
 80046f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	695a      	ldr	r2, [r3, #20]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2220      	movs	r2, #32
 800472a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	000186a0 	.word	0x000186a0
 800474c:	001e847f 	.word	0x001e847f
 8004750:	003d08ff 	.word	0x003d08ff
 8004754:	431bde83 	.word	0x431bde83
 8004758:	10624dd3 	.word	0x10624dd3

0800475c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b088      	sub	sp, #32
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	461a      	mov	r2, r3
 8004768:	460b      	mov	r3, r1
 800476a:	817b      	strh	r3, [r7, #10]
 800476c:	4613      	mov	r3, r2
 800476e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004770:	f7ff f8be 	bl	80038f0 <HAL_GetTick>
 8004774:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b20      	cmp	r3, #32
 8004780:	f040 80e0 	bne.w	8004944 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2319      	movs	r3, #25
 800478a:	2201      	movs	r2, #1
 800478c:	4970      	ldr	r1, [pc, #448]	; (8004950 <HAL_I2C_Master_Transmit+0x1f4>)
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 fa92 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800479a:	2302      	movs	r3, #2
 800479c:	e0d3      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_I2C_Master_Transmit+0x50>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e0cc      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d007      	beq.n	80047d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0201 	orr.w	r2, r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2221      	movs	r2, #33	; 0x21
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2210      	movs	r2, #16
 80047ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	893a      	ldrh	r2, [r7, #8]
 8004802:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004808:	b29a      	uxth	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4a50      	ldr	r2, [pc, #320]	; (8004954 <HAL_I2C_Master_Transmit+0x1f8>)
 8004812:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004814:	8979      	ldrh	r1, [r7, #10]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	6a3a      	ldr	r2, [r7, #32]
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 f9ca 	bl	8004bb4 <I2C_MasterRequestWrite>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e08d      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800482a:	2300      	movs	r3, #0
 800482c:	613b      	str	r3, [r7, #16]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	613b      	str	r3, [r7, #16]
 800483e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004840:	e066      	b.n	8004910 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	6a39      	ldr	r1, [r7, #32]
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 fb0c 	bl	8004e64 <I2C_WaitOnTXEFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00d      	beq.n	800486e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	2b04      	cmp	r3, #4
 8004858:	d107      	bne.n	800486a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004868:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e06b      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	781a      	ldrb	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	1c5a      	adds	r2, r3, #1
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004888:	b29b      	uxth	r3, r3
 800488a:	3b01      	subs	r3, #1
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d11b      	bne.n	80048e4 <HAL_I2C_Master_Transmit+0x188>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d017      	beq.n	80048e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	781a      	ldrb	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	6a39      	ldr	r1, [r7, #32]
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fafc 	bl	8004ee6 <I2C_WaitOnBTFFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00d      	beq.n	8004910 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d107      	bne.n	800490c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800490a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e01a      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004914:	2b00      	cmp	r3, #0
 8004916:	d194      	bne.n	8004842 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004926:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004940:	2300      	movs	r3, #0
 8004942:	e000      	b.n	8004946 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004944:	2302      	movs	r3, #2
  }
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	00100002 	.word	0x00100002
 8004954:	ffff0000 	.word	0xffff0000

08004958 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	; 0x28
 800495c:	af02      	add	r7, sp, #8
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	607a      	str	r2, [r7, #4]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	460b      	mov	r3, r1
 8004966:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004968:	f7fe ffc2 	bl	80038f0 <HAL_GetTick>
 800496c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800496e:	2301      	movs	r3, #1
 8004970:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b20      	cmp	r3, #32
 800497c:	f040 8111 	bne.w	8004ba2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	2319      	movs	r3, #25
 8004986:	2201      	movs	r2, #1
 8004988:	4988      	ldr	r1, [pc, #544]	; (8004bac <HAL_I2C_IsDeviceReady+0x254>)
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 f994 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004996:	2302      	movs	r3, #2
 8004998:	e104      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_I2C_IsDeviceReady+0x50>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e0fd      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d007      	beq.n	80049ce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2224      	movs	r2, #36	; 0x24
 80049e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4a70      	ldr	r2, [pc, #448]	; (8004bb0 <HAL_I2C_IsDeviceReady+0x258>)
 80049f0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a00:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f952 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00d      	beq.n	8004a36 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a28:	d103      	bne.n	8004a32 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a30:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e0b6      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a36:	897b      	ldrh	r3, [r7, #10]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a44:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004a46:	f7fe ff53 	bl	80038f0 <HAL_GetTick>
 8004a4a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	bf0c      	ite	eq
 8004a5a:	2301      	moveq	r3, #1
 8004a5c:	2300      	movne	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a70:	bf0c      	ite	eq
 8004a72:	2301      	moveq	r3, #1
 8004a74:	2300      	movne	r3, #0
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004a7a:	e025      	b.n	8004ac8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a7c:	f7fe ff38 	bl	80038f0 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d302      	bcc.n	8004a92 <HAL_I2C_IsDeviceReady+0x13a>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d103      	bne.n	8004a9a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	22a0      	movs	r2, #160	; 0xa0
 8004a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2ba0      	cmp	r3, #160	; 0xa0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_I2C_IsDeviceReady+0x188>
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d102      	bne.n	8004ae0 <HAL_I2C_IsDeviceReady+0x188>
 8004ada:	7dbb      	ldrb	r3, [r7, #22]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0cd      	beq.n	8004a7c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d129      	bne.n	8004b4a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b04:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b06:	2300      	movs	r3, #0
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	613b      	str	r3, [r7, #16]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	613b      	str	r3, [r7, #16]
 8004b1a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	2319      	movs	r3, #25
 8004b22:	2201      	movs	r2, #1
 8004b24:	4921      	ldr	r1, [pc, #132]	; (8004bac <HAL_I2C_IsDeviceReady+0x254>)
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f8c6 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e036      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	e02c      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b58:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b62:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	2319      	movs	r3, #25
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	490f      	ldr	r1, [pc, #60]	; (8004bac <HAL_I2C_IsDeviceReady+0x254>)
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f8a2 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e012      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	3301      	adds	r3, #1
 8004b82:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	f4ff af32 	bcc.w	80049f2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004ba2:	2302      	movs	r3, #2
  }
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3720      	adds	r7, #32
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	00100002 	.word	0x00100002
 8004bb0:	ffff0000 	.word	0xffff0000

08004bb4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af02      	add	r7, sp, #8
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	607a      	str	r2, [r7, #4]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d006      	beq.n	8004bde <I2C_MasterRequestWrite+0x2a>
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d003      	beq.n	8004bde <I2C_MasterRequestWrite+0x2a>
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004bdc:	d108      	bne.n	8004bf0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	e00b      	b.n	8004c08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf4:	2b12      	cmp	r3, #18
 8004bf6:	d107      	bne.n	8004c08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 f84f 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00d      	beq.n	8004c3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c2e:	d103      	bne.n	8004c38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e035      	b.n	8004ca8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c44:	d108      	bne.n	8004c58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c46:	897b      	ldrh	r3, [r7, #10]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c54:	611a      	str	r2, [r3, #16]
 8004c56:	e01b      	b.n	8004c90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c58:	897b      	ldrh	r3, [r7, #10]
 8004c5a:	11db      	asrs	r3, r3, #7
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	f003 0306 	and.w	r3, r3, #6
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	f063 030f 	orn	r3, r3, #15
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	490e      	ldr	r1, [pc, #56]	; (8004cb0 <I2C_MasterRequestWrite+0xfc>)
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 f875 	bl	8004d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e010      	b.n	8004ca8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c86:	897b      	ldrh	r3, [r7, #10]
 8004c88:	b2da      	uxtb	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	4907      	ldr	r1, [pc, #28]	; (8004cb4 <I2C_MasterRequestWrite+0x100>)
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 f865 	bl	8004d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	00010008 	.word	0x00010008
 8004cb4:	00010002 	.word	0x00010002

08004cb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	603b      	str	r3, [r7, #0]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cc8:	e025      	b.n	8004d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd0:	d021      	beq.n	8004d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd2:	f7fe fe0d 	bl	80038f0 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d302      	bcc.n	8004ce8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d116      	bne.n	8004d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d02:	f043 0220 	orr.w	r2, r3, #32
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e023      	b.n	8004d5e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	0c1b      	lsrs	r3, r3, #16
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d10d      	bne.n	8004d3c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	43da      	mvns	r2, r3
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	bf0c      	ite	eq
 8004d32:	2301      	moveq	r3, #1
 8004d34:	2300      	movne	r3, #0
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	461a      	mov	r2, r3
 8004d3a:	e00c      	b.n	8004d56 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	43da      	mvns	r2, r3
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4013      	ands	r3, r2
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	bf0c      	ite	eq
 8004d4e:	2301      	moveq	r3, #1
 8004d50:	2300      	movne	r3, #0
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	461a      	mov	r2, r3
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d0b6      	beq.n	8004cca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b084      	sub	sp, #16
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d74:	e051      	b.n	8004e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d84:	d123      	bne.n	8004dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d94:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d9e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2220      	movs	r2, #32
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	f043 0204 	orr.w	r2, r3, #4
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e046      	b.n	8004e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd4:	d021      	beq.n	8004e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd6:	f7fe fd8b 	bl	80038f0 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d302      	bcc.n	8004dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d116      	bne.n	8004e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e06:	f043 0220 	orr.w	r2, r3, #32
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e020      	b.n	8004e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	0c1b      	lsrs	r3, r3, #16
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d10c      	bne.n	8004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	43da      	mvns	r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4013      	ands	r3, r2
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	bf14      	ite	ne
 8004e36:	2301      	movne	r3, #1
 8004e38:	2300      	moveq	r3, #0
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	e00b      	b.n	8004e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	43da      	mvns	r2, r3
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	bf14      	ite	ne
 8004e50:	2301      	movne	r3, #1
 8004e52:	2300      	moveq	r3, #0
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d18d      	bne.n	8004d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e70:	e02d      	b.n	8004ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f000 f878 	bl	8004f68 <I2C_IsAcknowledgeFailed>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e02d      	b.n	8004ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e88:	d021      	beq.n	8004ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e8a:	f7fe fd31 	bl	80038f0 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d302      	bcc.n	8004ea0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d116      	bne.n	8004ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f043 0220 	orr.w	r2, r3, #32
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e007      	b.n	8004ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d1ca      	bne.n	8004e72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	60f8      	str	r0, [r7, #12]
 8004eee:	60b9      	str	r1, [r7, #8]
 8004ef0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ef2:	e02d      	b.n	8004f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f837 	bl	8004f68 <I2C_IsAcknowledgeFailed>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e02d      	b.n	8004f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0a:	d021      	beq.n	8004f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f0c:	f7fe fcf0 	bl	80038f0 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d302      	bcc.n	8004f22 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d116      	bne.n	8004f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	f043 0220 	orr.w	r2, r3, #32
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e007      	b.n	8004f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	f003 0304 	and.w	r3, r3, #4
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d1ca      	bne.n	8004ef4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f7e:	d11b      	bne.n	8004fb8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa4:	f043 0204 	orr.w	r2, r3, #4
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e000      	b.n	8004fba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
	...

08004fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e0cc      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fdc:	4b68      	ldr	r3, [pc, #416]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 030f 	and.w	r3, r3, #15
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d90c      	bls.n	8005004 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fea:	4b65      	ldr	r3, [pc, #404]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b63      	ldr	r3, [pc, #396]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d001      	beq.n	8005004 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e0b8      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d020      	beq.n	8005052 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d005      	beq.n	8005028 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800501c:	4b59      	ldr	r3, [pc, #356]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	4a58      	ldr	r2, [pc, #352]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005022:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005026:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b00      	cmp	r3, #0
 8005032:	d005      	beq.n	8005040 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005034:	4b53      	ldr	r3, [pc, #332]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	4a52      	ldr	r2, [pc, #328]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800503a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800503e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005040:	4b50      	ldr	r3, [pc, #320]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	494d      	ldr	r1, [pc, #308]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	4313      	orrs	r3, r2
 8005050:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d044      	beq.n	80050e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d107      	bne.n	8005076 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005066:	4b47      	ldr	r3, [pc, #284]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d119      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e07f      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d003      	beq.n	8005086 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005082:	2b03      	cmp	r3, #3
 8005084:	d107      	bne.n	8005096 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005086:	4b3f      	ldr	r3, [pc, #252]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d109      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e06f      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005096:	4b3b      	ldr	r3, [pc, #236]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e067      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050a6:	4b37      	ldr	r3, [pc, #220]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f023 0203 	bic.w	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	4934      	ldr	r1, [pc, #208]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050b8:	f7fe fc1a 	bl	80038f0 <HAL_GetTick>
 80050bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050be:	e00a      	b.n	80050d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050c0:	f7fe fc16 	bl	80038f0 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e04f      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050d6:	4b2b      	ldr	r3, [pc, #172]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 020c 	and.w	r2, r3, #12
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d1eb      	bne.n	80050c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050e8:	4b25      	ldr	r3, [pc, #148]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 030f 	and.w	r3, r3, #15
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d20c      	bcs.n	8005110 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050f6:	4b22      	ldr	r3, [pc, #136]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 80050f8:	683a      	ldr	r2, [r7, #0]
 80050fa:	b2d2      	uxtb	r2, r2
 80050fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050fe:	4b20      	ldr	r3, [pc, #128]	; (8005180 <HAL_RCC_ClockConfig+0x1b8>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	429a      	cmp	r2, r3
 800510a:	d001      	beq.n	8005110 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e032      	b.n	8005176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b00      	cmp	r3, #0
 800511a:	d008      	beq.n	800512e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800511c:	4b19      	ldr	r3, [pc, #100]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	4916      	ldr	r1, [pc, #88]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	4313      	orrs	r3, r2
 800512c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b00      	cmp	r3, #0
 8005138:	d009      	beq.n	800514e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800513a:	4b12      	ldr	r3, [pc, #72]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	490e      	ldr	r1, [pc, #56]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	4313      	orrs	r3, r2
 800514c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800514e:	f000 f887 	bl	8005260 <HAL_RCC_GetSysClockFreq>
 8005152:	4602      	mov	r2, r0
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <HAL_RCC_ClockConfig+0x1bc>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	091b      	lsrs	r3, r3, #4
 800515a:	f003 030f 	and.w	r3, r3, #15
 800515e:	490a      	ldr	r1, [pc, #40]	; (8005188 <HAL_RCC_ClockConfig+0x1c0>)
 8005160:	5ccb      	ldrb	r3, [r1, r3]
 8005162:	fa22 f303 	lsr.w	r3, r2, r3
 8005166:	4a09      	ldr	r2, [pc, #36]	; (800518c <HAL_RCC_ClockConfig+0x1c4>)
 8005168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800516a:	4b09      	ldr	r3, [pc, #36]	; (8005190 <HAL_RCC_ClockConfig+0x1c8>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f7fe f8e8 	bl	8003344 <HAL_InitTick>

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40023c00 	.word	0x40023c00
 8005184:	40023800 	.word	0x40023800
 8005188:	0800c410 	.word	0x0800c410
 800518c:	20000040 	.word	0x20000040
 8005190:	20000088 	.word	0x20000088

08005194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005198:	4b03      	ldr	r3, [pc, #12]	; (80051a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800519a:	681b      	ldr	r3, [r3, #0]
}
 800519c:	4618      	mov	r0, r3
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	20000040 	.word	0x20000040

080051ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051b0:	f7ff fff0 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 80051b4:	4602      	mov	r2, r0
 80051b6:	4b05      	ldr	r3, [pc, #20]	; (80051cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	0a9b      	lsrs	r3, r3, #10
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	4903      	ldr	r1, [pc, #12]	; (80051d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051c2:	5ccb      	ldrb	r3, [r1, r3]
 80051c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	40023800 	.word	0x40023800
 80051d0:	0800c420 	.word	0x0800c420

080051d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051d8:	f7ff ffdc 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 80051dc:	4602      	mov	r2, r0
 80051de:	4b05      	ldr	r3, [pc, #20]	; (80051f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	0b5b      	lsrs	r3, r3, #13
 80051e4:	f003 0307 	and.w	r3, r3, #7
 80051e8:	4903      	ldr	r1, [pc, #12]	; (80051f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ea:	5ccb      	ldrb	r3, [r1, r3]
 80051ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40023800 	.word	0x40023800
 80051f8:	0800c420 	.word	0x0800c420

080051fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	220f      	movs	r2, #15
 800520a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800520c:	4b12      	ldr	r3, [pc, #72]	; (8005258 <HAL_RCC_GetClockConfig+0x5c>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 0203 	and.w	r2, r3, #3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <HAL_RCC_GetClockConfig+0x5c>)
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005224:	4b0c      	ldr	r3, [pc, #48]	; (8005258 <HAL_RCC_GetClockConfig+0x5c>)
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005230:	4b09      	ldr	r3, [pc, #36]	; (8005258 <HAL_RCC_GetClockConfig+0x5c>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	08db      	lsrs	r3, r3, #3
 8005236:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800523e:	4b07      	ldr	r3, [pc, #28]	; (800525c <HAL_RCC_GetClockConfig+0x60>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 020f 	and.w	r2, r3, #15
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40023800 	.word	0x40023800
 800525c:	40023c00 	.word	0x40023c00

08005260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005264:	b088      	sub	sp, #32
 8005266:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800527c:	4bce      	ldr	r3, [pc, #824]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 030c 	and.w	r3, r3, #12
 8005284:	2b0c      	cmp	r3, #12
 8005286:	f200 818d 	bhi.w	80055a4 <HAL_RCC_GetSysClockFreq+0x344>
 800528a:	a201      	add	r2, pc, #4	; (adr r2, 8005290 <HAL_RCC_GetSysClockFreq+0x30>)
 800528c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005290:	080052c5 	.word	0x080052c5
 8005294:	080055a5 	.word	0x080055a5
 8005298:	080055a5 	.word	0x080055a5
 800529c:	080055a5 	.word	0x080055a5
 80052a0:	080052cb 	.word	0x080052cb
 80052a4:	080055a5 	.word	0x080055a5
 80052a8:	080055a5 	.word	0x080055a5
 80052ac:	080055a5 	.word	0x080055a5
 80052b0:	080052d1 	.word	0x080052d1
 80052b4:	080055a5 	.word	0x080055a5
 80052b8:	080055a5 	.word	0x080055a5
 80052bc:	080055a5 	.word	0x080055a5
 80052c0:	08005445 	.word	0x08005445
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052c4:	4bbd      	ldr	r3, [pc, #756]	; (80055bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80052c6:	61bb      	str	r3, [r7, #24]
       break;
 80052c8:	e16f      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052ca:	4bbd      	ldr	r3, [pc, #756]	; (80055c0 <HAL_RCC_GetSysClockFreq+0x360>)
 80052cc:	61bb      	str	r3, [r7, #24]
      break;
 80052ce:	e16c      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052d0:	4bb9      	ldr	r3, [pc, #740]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052d8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052da:	4bb7      	ldr	r3, [pc, #732]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d053      	beq.n	800538e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e6:	4bb4      	ldr	r3, [pc, #720]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	099b      	lsrs	r3, r3, #6
 80052ec:	461a      	mov	r2, r3
 80052ee:	f04f 0300 	mov.w	r3, #0
 80052f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052f6:	f04f 0100 	mov.w	r1, #0
 80052fa:	ea02 0400 	and.w	r4, r2, r0
 80052fe:	603c      	str	r4, [r7, #0]
 8005300:	400b      	ands	r3, r1
 8005302:	607b      	str	r3, [r7, #4]
 8005304:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005308:	4620      	mov	r0, r4
 800530a:	4629      	mov	r1, r5
 800530c:	f04f 0200 	mov.w	r2, #0
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	014b      	lsls	r3, r1, #5
 8005316:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800531a:	0142      	lsls	r2, r0, #5
 800531c:	4610      	mov	r0, r2
 800531e:	4619      	mov	r1, r3
 8005320:	4623      	mov	r3, r4
 8005322:	1ac0      	subs	r0, r0, r3
 8005324:	462b      	mov	r3, r5
 8005326:	eb61 0103 	sbc.w	r1, r1, r3
 800532a:	f04f 0200 	mov.w	r2, #0
 800532e:	f04f 0300 	mov.w	r3, #0
 8005332:	018b      	lsls	r3, r1, #6
 8005334:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005338:	0182      	lsls	r2, r0, #6
 800533a:	1a12      	subs	r2, r2, r0
 800533c:	eb63 0301 	sbc.w	r3, r3, r1
 8005340:	f04f 0000 	mov.w	r0, #0
 8005344:	f04f 0100 	mov.w	r1, #0
 8005348:	00d9      	lsls	r1, r3, #3
 800534a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800534e:	00d0      	lsls	r0, r2, #3
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4621      	mov	r1, r4
 8005356:	1852      	adds	r2, r2, r1
 8005358:	4629      	mov	r1, r5
 800535a:	eb43 0101 	adc.w	r1, r3, r1
 800535e:	460b      	mov	r3, r1
 8005360:	f04f 0000 	mov.w	r0, #0
 8005364:	f04f 0100 	mov.w	r1, #0
 8005368:	0259      	lsls	r1, r3, #9
 800536a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800536e:	0250      	lsls	r0, r2, #9
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4610      	mov	r0, r2
 8005376:	4619      	mov	r1, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	461a      	mov	r2, r3
 800537c:	f04f 0300 	mov.w	r3, #0
 8005380:	f7fb fc82 	bl	8000c88 <__aeabi_uldivmod>
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	4613      	mov	r3, r2
 800538a:	61fb      	str	r3, [r7, #28]
 800538c:	e04c      	b.n	8005428 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800538e:	4b8a      	ldr	r3, [pc, #552]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	099b      	lsrs	r3, r3, #6
 8005394:	461a      	mov	r2, r3
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800539e:	f04f 0100 	mov.w	r1, #0
 80053a2:	ea02 0a00 	and.w	sl, r2, r0
 80053a6:	ea03 0b01 	and.w	fp, r3, r1
 80053aa:	4650      	mov	r0, sl
 80053ac:	4659      	mov	r1, fp
 80053ae:	f04f 0200 	mov.w	r2, #0
 80053b2:	f04f 0300 	mov.w	r3, #0
 80053b6:	014b      	lsls	r3, r1, #5
 80053b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80053bc:	0142      	lsls	r2, r0, #5
 80053be:	4610      	mov	r0, r2
 80053c0:	4619      	mov	r1, r3
 80053c2:	ebb0 000a 	subs.w	r0, r0, sl
 80053c6:	eb61 010b 	sbc.w	r1, r1, fp
 80053ca:	f04f 0200 	mov.w	r2, #0
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	018b      	lsls	r3, r1, #6
 80053d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80053d8:	0182      	lsls	r2, r0, #6
 80053da:	1a12      	subs	r2, r2, r0
 80053dc:	eb63 0301 	sbc.w	r3, r3, r1
 80053e0:	f04f 0000 	mov.w	r0, #0
 80053e4:	f04f 0100 	mov.w	r1, #0
 80053e8:	00d9      	lsls	r1, r3, #3
 80053ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053ee:	00d0      	lsls	r0, r2, #3
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	eb12 020a 	adds.w	r2, r2, sl
 80053f8:	eb43 030b 	adc.w	r3, r3, fp
 80053fc:	f04f 0000 	mov.w	r0, #0
 8005400:	f04f 0100 	mov.w	r1, #0
 8005404:	0299      	lsls	r1, r3, #10
 8005406:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800540a:	0290      	lsls	r0, r2, #10
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	4610      	mov	r0, r2
 8005412:	4619      	mov	r1, r3
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	461a      	mov	r2, r3
 8005418:	f04f 0300 	mov.w	r3, #0
 800541c:	f7fb fc34 	bl	8000c88 <__aeabi_uldivmod>
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4613      	mov	r3, r2
 8005426:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005428:	4b63      	ldr	r3, [pc, #396]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	3301      	adds	r3, #1
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005440:	61bb      	str	r3, [r7, #24]
      break;
 8005442:	e0b2      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005444:	4b5c      	ldr	r3, [pc, #368]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800544c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800544e:	4b5a      	ldr	r3, [pc, #360]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d04d      	beq.n	80054f6 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800545a:	4b57      	ldr	r3, [pc, #348]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	099b      	lsrs	r3, r3, #6
 8005460:	461a      	mov	r2, r3
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	f240 10ff 	movw	r0, #511	; 0x1ff
 800546a:	f04f 0100 	mov.w	r1, #0
 800546e:	ea02 0800 	and.w	r8, r2, r0
 8005472:	ea03 0901 	and.w	r9, r3, r1
 8005476:	4640      	mov	r0, r8
 8005478:	4649      	mov	r1, r9
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	014b      	lsls	r3, r1, #5
 8005484:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005488:	0142      	lsls	r2, r0, #5
 800548a:	4610      	mov	r0, r2
 800548c:	4619      	mov	r1, r3
 800548e:	ebb0 0008 	subs.w	r0, r0, r8
 8005492:	eb61 0109 	sbc.w	r1, r1, r9
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	018b      	lsls	r3, r1, #6
 80054a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80054a4:	0182      	lsls	r2, r0, #6
 80054a6:	1a12      	subs	r2, r2, r0
 80054a8:	eb63 0301 	sbc.w	r3, r3, r1
 80054ac:	f04f 0000 	mov.w	r0, #0
 80054b0:	f04f 0100 	mov.w	r1, #0
 80054b4:	00d9      	lsls	r1, r3, #3
 80054b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80054ba:	00d0      	lsls	r0, r2, #3
 80054bc:	4602      	mov	r2, r0
 80054be:	460b      	mov	r3, r1
 80054c0:	eb12 0208 	adds.w	r2, r2, r8
 80054c4:	eb43 0309 	adc.w	r3, r3, r9
 80054c8:	f04f 0000 	mov.w	r0, #0
 80054cc:	f04f 0100 	mov.w	r1, #0
 80054d0:	0259      	lsls	r1, r3, #9
 80054d2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80054d6:	0250      	lsls	r0, r2, #9
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4610      	mov	r0, r2
 80054de:	4619      	mov	r1, r3
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f04f 0300 	mov.w	r3, #0
 80054e8:	f7fb fbce 	bl	8000c88 <__aeabi_uldivmod>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4613      	mov	r3, r2
 80054f2:	61fb      	str	r3, [r7, #28]
 80054f4:	e04a      	b.n	800558c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054f6:	4b30      	ldr	r3, [pc, #192]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	099b      	lsrs	r3, r3, #6
 80054fc:	461a      	mov	r2, r3
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005506:	f04f 0100 	mov.w	r1, #0
 800550a:	ea02 0400 	and.w	r4, r2, r0
 800550e:	ea03 0501 	and.w	r5, r3, r1
 8005512:	4620      	mov	r0, r4
 8005514:	4629      	mov	r1, r5
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	014b      	lsls	r3, r1, #5
 8005520:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005524:	0142      	lsls	r2, r0, #5
 8005526:	4610      	mov	r0, r2
 8005528:	4619      	mov	r1, r3
 800552a:	1b00      	subs	r0, r0, r4
 800552c:	eb61 0105 	sbc.w	r1, r1, r5
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	018b      	lsls	r3, r1, #6
 800553a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800553e:	0182      	lsls	r2, r0, #6
 8005540:	1a12      	subs	r2, r2, r0
 8005542:	eb63 0301 	sbc.w	r3, r3, r1
 8005546:	f04f 0000 	mov.w	r0, #0
 800554a:	f04f 0100 	mov.w	r1, #0
 800554e:	00d9      	lsls	r1, r3, #3
 8005550:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005554:	00d0      	lsls	r0, r2, #3
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	1912      	adds	r2, r2, r4
 800555c:	eb45 0303 	adc.w	r3, r5, r3
 8005560:	f04f 0000 	mov.w	r0, #0
 8005564:	f04f 0100 	mov.w	r1, #0
 8005568:	0299      	lsls	r1, r3, #10
 800556a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800556e:	0290      	lsls	r0, r2, #10
 8005570:	4602      	mov	r2, r0
 8005572:	460b      	mov	r3, r1
 8005574:	4610      	mov	r0, r2
 8005576:	4619      	mov	r1, r3
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	461a      	mov	r2, r3
 800557c:	f04f 0300 	mov.w	r3, #0
 8005580:	f7fb fb82 	bl	8000c88 <__aeabi_uldivmod>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	4613      	mov	r3, r2
 800558a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800558c:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	0f1b      	lsrs	r3, r3, #28
 8005592:	f003 0307 	and.w	r3, r3, #7
 8005596:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8005598:	69fa      	ldr	r2, [r7, #28]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a0:	61bb      	str	r3, [r7, #24]
      break;
 80055a2:	e002      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055a4:	4b05      	ldr	r3, [pc, #20]	; (80055bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80055a6:	61bb      	str	r3, [r7, #24]
      break;
 80055a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055aa:	69bb      	ldr	r3, [r7, #24]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3720      	adds	r7, #32
 80055b0:	46bd      	mov	sp, r7
 80055b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b6:	bf00      	nop
 80055b8:	40023800 	.word	0x40023800
 80055bc:	00f42400 	.word	0x00f42400
 80055c0:	007a1200 	.word	0x007a1200

080055c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b086      	sub	sp, #24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e28d      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 8083 	beq.w	80056ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80055e4:	4b94      	ldr	r3, [pc, #592]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 030c 	and.w	r3, r3, #12
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d019      	beq.n	8005624 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80055f0:	4b91      	ldr	r3, [pc, #580]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d106      	bne.n	800560a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80055fc:	4b8e      	ldr	r3, [pc, #568]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005604:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005608:	d00c      	beq.n	8005624 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800560a:	4b8b      	ldr	r3, [pc, #556]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005612:	2b0c      	cmp	r3, #12
 8005614:	d112      	bne.n	800563c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005616:	4b88      	ldr	r3, [pc, #544]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800561e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005622:	d10b      	bne.n	800563c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005624:	4b84      	ldr	r3, [pc, #528]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d05b      	beq.n	80056e8 <HAL_RCC_OscConfig+0x124>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d157      	bne.n	80056e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e25a      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005644:	d106      	bne.n	8005654 <HAL_RCC_OscConfig+0x90>
 8005646:	4b7c      	ldr	r3, [pc, #496]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a7b      	ldr	r2, [pc, #492]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800564c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005650:	6013      	str	r3, [r2, #0]
 8005652:	e01d      	b.n	8005690 <HAL_RCC_OscConfig+0xcc>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800565c:	d10c      	bne.n	8005678 <HAL_RCC_OscConfig+0xb4>
 800565e:	4b76      	ldr	r3, [pc, #472]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a75      	ldr	r2, [pc, #468]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	4b73      	ldr	r3, [pc, #460]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a72      	ldr	r2, [pc, #456]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005674:	6013      	str	r3, [r2, #0]
 8005676:	e00b      	b.n	8005690 <HAL_RCC_OscConfig+0xcc>
 8005678:	4b6f      	ldr	r3, [pc, #444]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a6e      	ldr	r2, [pc, #440]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800567e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	4b6c      	ldr	r3, [pc, #432]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a6b      	ldr	r2, [pc, #428]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800568a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800568e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d013      	beq.n	80056c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fe f92a 	bl	80038f0 <HAL_GetTick>
 800569c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056a0:	f7fe f926 	bl	80038f0 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b64      	cmp	r3, #100	; 0x64
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e21f      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056b2:	4b61      	ldr	r3, [pc, #388]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0xdc>
 80056be:	e014      	b.n	80056ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c0:	f7fe f916 	bl	80038f0 <HAL_GetTick>
 80056c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056c6:	e008      	b.n	80056da <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056c8:	f7fe f912 	bl	80038f0 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b64      	cmp	r3, #100	; 0x64
 80056d4:	d901      	bls.n	80056da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e20b      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056da:	4b57      	ldr	r3, [pc, #348]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1f0      	bne.n	80056c8 <HAL_RCC_OscConfig+0x104>
 80056e6:	e000      	b.n	80056ea <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d06f      	beq.n	80057d6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80056f6:	4b50      	ldr	r3, [pc, #320]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 030c 	and.w	r3, r3, #12
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d017      	beq.n	8005732 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005702:	4b4d      	ldr	r3, [pc, #308]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800570a:	2b08      	cmp	r3, #8
 800570c:	d105      	bne.n	800571a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800570e:	4b4a      	ldr	r3, [pc, #296]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00b      	beq.n	8005732 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800571a:	4b47      	ldr	r3, [pc, #284]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005722:	2b0c      	cmp	r3, #12
 8005724:	d11c      	bne.n	8005760 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005726:	4b44      	ldr	r3, [pc, #272]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d116      	bne.n	8005760 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005732:	4b41      	ldr	r3, [pc, #260]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <HAL_RCC_OscConfig+0x186>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d001      	beq.n	800574a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e1d3      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574a:	4b3b      	ldr	r3, [pc, #236]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	4937      	ldr	r1, [pc, #220]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800575a:	4313      	orrs	r3, r2
 800575c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800575e:	e03a      	b.n	80057d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d020      	beq.n	80057aa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005768:	4b34      	ldr	r3, [pc, #208]	; (800583c <HAL_RCC_OscConfig+0x278>)
 800576a:	2201      	movs	r2, #1
 800576c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800576e:	f7fe f8bf 	bl	80038f0 <HAL_GetTick>
 8005772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005774:	e008      	b.n	8005788 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005776:	f7fe f8bb 	bl	80038f0 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e1b4      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005788:	4b2b      	ldr	r3, [pc, #172]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d0f0      	beq.n	8005776 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005794:	4b28      	ldr	r3, [pc, #160]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	4925      	ldr	r1, [pc, #148]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	600b      	str	r3, [r1, #0]
 80057a8:	e015      	b.n	80057d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057aa:	4b24      	ldr	r3, [pc, #144]	; (800583c <HAL_RCC_OscConfig+0x278>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b0:	f7fe f89e 	bl	80038f0 <HAL_GetTick>
 80057b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057b8:	f7fe f89a 	bl	80038f0 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e193      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ca:	4b1b      	ldr	r3, [pc, #108]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1f0      	bne.n	80057b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0308 	and.w	r3, r3, #8
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d036      	beq.n	8005850 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d016      	beq.n	8005818 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057ea:	4b15      	ldr	r3, [pc, #84]	; (8005840 <HAL_RCC_OscConfig+0x27c>)
 80057ec:	2201      	movs	r2, #1
 80057ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f0:	f7fe f87e 	bl	80038f0 <HAL_GetTick>
 80057f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057f8:	f7fe f87a 	bl	80038f0 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e173      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800580a:	4b0b      	ldr	r3, [pc, #44]	; (8005838 <HAL_RCC_OscConfig+0x274>)
 800580c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0f0      	beq.n	80057f8 <HAL_RCC_OscConfig+0x234>
 8005816:	e01b      	b.n	8005850 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005818:	4b09      	ldr	r3, [pc, #36]	; (8005840 <HAL_RCC_OscConfig+0x27c>)
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800581e:	f7fe f867 	bl	80038f0 <HAL_GetTick>
 8005822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005824:	e00e      	b.n	8005844 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005826:	f7fe f863 	bl	80038f0 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b02      	cmp	r3, #2
 8005832:	d907      	bls.n	8005844 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e15c      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
 8005838:	40023800 	.word	0x40023800
 800583c:	42470000 	.word	0x42470000
 8005840:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005844:	4b8a      	ldr	r3, [pc, #552]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1ea      	bne.n	8005826 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 8097 	beq.w	800598c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800585e:	2300      	movs	r3, #0
 8005860:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005862:	4b83      	ldr	r3, [pc, #524]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10f      	bne.n	800588e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800586e:	2300      	movs	r3, #0
 8005870:	60bb      	str	r3, [r7, #8]
 8005872:	4b7f      	ldr	r3, [pc, #508]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005876:	4a7e      	ldr	r2, [pc, #504]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800587c:	6413      	str	r3, [r2, #64]	; 0x40
 800587e:	4b7c      	ldr	r3, [pc, #496]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005886:	60bb      	str	r3, [r7, #8]
 8005888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800588a:	2301      	movs	r3, #1
 800588c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800588e:	4b79      	ldr	r3, [pc, #484]	; (8005a74 <HAL_RCC_OscConfig+0x4b0>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005896:	2b00      	cmp	r3, #0
 8005898:	d118      	bne.n	80058cc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800589a:	4b76      	ldr	r3, [pc, #472]	; (8005a74 <HAL_RCC_OscConfig+0x4b0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a75      	ldr	r2, [pc, #468]	; (8005a74 <HAL_RCC_OscConfig+0x4b0>)
 80058a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058a6:	f7fe f823 	bl	80038f0 <HAL_GetTick>
 80058aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058ae:	f7fe f81f 	bl	80038f0 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e118      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058c0:	4b6c      	ldr	r3, [pc, #432]	; (8005a74 <HAL_RCC_OscConfig+0x4b0>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0f0      	beq.n	80058ae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d106      	bne.n	80058e2 <HAL_RCC_OscConfig+0x31e>
 80058d4:	4b66      	ldr	r3, [pc, #408]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d8:	4a65      	ldr	r2, [pc, #404]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058da:	f043 0301 	orr.w	r3, r3, #1
 80058de:	6713      	str	r3, [r2, #112]	; 0x70
 80058e0:	e01c      	b.n	800591c <HAL_RCC_OscConfig+0x358>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	2b05      	cmp	r3, #5
 80058e8:	d10c      	bne.n	8005904 <HAL_RCC_OscConfig+0x340>
 80058ea:	4b61      	ldr	r3, [pc, #388]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ee:	4a60      	ldr	r2, [pc, #384]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058f0:	f043 0304 	orr.w	r3, r3, #4
 80058f4:	6713      	str	r3, [r2, #112]	; 0x70
 80058f6:	4b5e      	ldr	r3, [pc, #376]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fa:	4a5d      	ldr	r2, [pc, #372]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80058fc:	f043 0301 	orr.w	r3, r3, #1
 8005900:	6713      	str	r3, [r2, #112]	; 0x70
 8005902:	e00b      	b.n	800591c <HAL_RCC_OscConfig+0x358>
 8005904:	4b5a      	ldr	r3, [pc, #360]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005908:	4a59      	ldr	r2, [pc, #356]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 800590a:	f023 0301 	bic.w	r3, r3, #1
 800590e:	6713      	str	r3, [r2, #112]	; 0x70
 8005910:	4b57      	ldr	r3, [pc, #348]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4a56      	ldr	r2, [pc, #344]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005916:	f023 0304 	bic.w	r3, r3, #4
 800591a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d015      	beq.n	8005950 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005924:	f7fd ffe4 	bl	80038f0 <HAL_GetTick>
 8005928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800592a:	e00a      	b.n	8005942 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800592c:	f7fd ffe0 	bl	80038f0 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	f241 3288 	movw	r2, #5000	; 0x1388
 800593a:	4293      	cmp	r3, r2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e0d7      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005942:	4b4b      	ldr	r3, [pc, #300]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0ee      	beq.n	800592c <HAL_RCC_OscConfig+0x368>
 800594e:	e014      	b.n	800597a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005950:	f7fd ffce 	bl	80038f0 <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005956:	e00a      	b.n	800596e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005958:	f7fd ffca 	bl	80038f0 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	f241 3288 	movw	r2, #5000	; 0x1388
 8005966:	4293      	cmp	r3, r2
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e0c1      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800596e:	4b40      	ldr	r3, [pc, #256]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1ee      	bne.n	8005958 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800597a:	7dfb      	ldrb	r3, [r7, #23]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d105      	bne.n	800598c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005980:	4b3b      	ldr	r3, [pc, #236]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005984:	4a3a      	ldr	r2, [pc, #232]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005986:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800598a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	699b      	ldr	r3, [r3, #24]
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 80ad 	beq.w	8005af0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005996:	4b36      	ldr	r3, [pc, #216]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d060      	beq.n	8005a64 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d145      	bne.n	8005a36 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059aa:	4b33      	ldr	r3, [pc, #204]	; (8005a78 <HAL_RCC_OscConfig+0x4b4>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b0:	f7fd ff9e 	bl	80038f0 <HAL_GetTick>
 80059b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059b6:	e008      	b.n	80059ca <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059b8:	f7fd ff9a 	bl	80038f0 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d901      	bls.n	80059ca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e093      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ca:	4b29      	ldr	r3, [pc, #164]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1f0      	bne.n	80059b8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69da      	ldr	r2, [r3, #28]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	431a      	orrs	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e4:	019b      	lsls	r3, r3, #6
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ec:	085b      	lsrs	r3, r3, #1
 80059ee:	3b01      	subs	r3, #1
 80059f0:	041b      	lsls	r3, r3, #16
 80059f2:	431a      	orrs	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	061b      	lsls	r3, r3, #24
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a00:	071b      	lsls	r3, r3, #28
 8005a02:	491b      	ldr	r1, [pc, #108]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a08:	4b1b      	ldr	r3, [pc, #108]	; (8005a78 <HAL_RCC_OscConfig+0x4b4>)
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0e:	f7fd ff6f 	bl	80038f0 <HAL_GetTick>
 8005a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a14:	e008      	b.n	8005a28 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a16:	f7fd ff6b 	bl	80038f0 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e064      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a28:	4b11      	ldr	r3, [pc, #68]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0f0      	beq.n	8005a16 <HAL_RCC_OscConfig+0x452>
 8005a34:	e05c      	b.n	8005af0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a36:	4b10      	ldr	r3, [pc, #64]	; (8005a78 <HAL_RCC_OscConfig+0x4b4>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a3c:	f7fd ff58 	bl	80038f0 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a42:	e008      	b.n	8005a56 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a44:	f7fd ff54 	bl	80038f0 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e04d      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a56:	4b06      	ldr	r3, [pc, #24]	; (8005a70 <HAL_RCC_OscConfig+0x4ac>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f0      	bne.n	8005a44 <HAL_RCC_OscConfig+0x480>
 8005a62:	e045      	b.n	8005af0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d107      	bne.n	8005a7c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e040      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
 8005a70:	40023800 	.word	0x40023800
 8005a74:	40007000 	.word	0x40007000
 8005a78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a7c:	4b1f      	ldr	r3, [pc, #124]	; (8005afc <HAL_RCC_OscConfig+0x538>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d030      	beq.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d129      	bne.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d122      	bne.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005aac:	4013      	ands	r3, r2
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ab2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d119      	bne.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac2:	085b      	lsrs	r3, r3, #1
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d10f      	bne.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d107      	bne.n	8005aec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d001      	beq.n	8005af0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e000      	b.n	8005af2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	40023800 	.word	0x40023800

08005b00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e041      	b.n	8005b96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d106      	bne.n	8005b2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7fd fb6c 	bl	8003204 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	3304      	adds	r3, #4
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	4610      	mov	r0, r2
 8005b40:	f000 fafe 	bl	8006140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3708      	adds	r7, #8
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d001      	beq.n	8005bb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e046      	b.n	8005c46 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a23      	ldr	r2, [pc, #140]	; (8005c54 <HAL_TIM_Base_Start+0xb4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d022      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd2:	d01d      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1f      	ldr	r2, [pc, #124]	; (8005c58 <HAL_TIM_Base_Start+0xb8>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d018      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a1e      	ldr	r2, [pc, #120]	; (8005c5c <HAL_TIM_Base_Start+0xbc>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d013      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a1c      	ldr	r2, [pc, #112]	; (8005c60 <HAL_TIM_Base_Start+0xc0>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00e      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a1b      	ldr	r2, [pc, #108]	; (8005c64 <HAL_TIM_Base_Start+0xc4>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d009      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a19      	ldr	r2, [pc, #100]	; (8005c68 <HAL_TIM_Base_Start+0xc8>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d004      	beq.n	8005c10 <HAL_TIM_Base_Start+0x70>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a18      	ldr	r2, [pc, #96]	; (8005c6c <HAL_TIM_Base_Start+0xcc>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d111      	bne.n	8005c34 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0307 	and.w	r3, r3, #7
 8005c1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b06      	cmp	r3, #6
 8005c20:	d010      	beq.n	8005c44 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f042 0201 	orr.w	r2, r2, #1
 8005c30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c32:	e007      	b.n	8005c44 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0201 	orr.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40010000 	.word	0x40010000
 8005c58:	40000400 	.word	0x40000400
 8005c5c:	40000800 	.word	0x40000800
 8005c60:	40000c00 	.word	0x40000c00
 8005c64:	40010400 	.word	0x40010400
 8005c68:	40014000 	.word	0x40014000
 8005c6c:	40001800 	.word	0x40001800

08005c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d001      	beq.n	8005c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e04e      	b.n	8005d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a23      	ldr	r2, [pc, #140]	; (8005d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d022      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cb2:	d01d      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1f      	ldr	r2, [pc, #124]	; (8005d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1e      	ldr	r2, [pc, #120]	; (8005d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d013      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1c      	ldr	r2, [pc, #112]	; (8005d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1b      	ldr	r2, [pc, #108]	; (8005d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d009      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a19      	ldr	r2, [pc, #100]	; (8005d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a18      	ldr	r2, [pc, #96]	; (8005d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d111      	bne.n	8005d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b06      	cmp	r3, #6
 8005d00:	d010      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d12:	e007      	b.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40000400 	.word	0x40000400
 8005d3c:	40000800 	.word	0x40000800
 8005d40:	40000c00 	.word	0x40000c00
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40014000 	.word	0x40014000
 8005d4c:	40001800 	.word	0x40001800

08005d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d122      	bne.n	8005dac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d11b      	bne.n	8005dac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f06f 0202 	mvn.w	r2, #2
 8005d7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	f003 0303 	and.w	r3, r3, #3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f9b5 	bl	8006102 <HAL_TIM_IC_CaptureCallback>
 8005d98:	e005      	b.n	8005da6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f9a7 	bl	80060ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f9b8 	bl	8006116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d122      	bne.n	8005e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d11b      	bne.n	8005e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f06f 0204 	mvn.w	r2, #4
 8005dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f98b 	bl	8006102 <HAL_TIM_IC_CaptureCallback>
 8005dec:	e005      	b.n	8005dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f97d 	bl	80060ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f98e 	bl	8006116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d122      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d11b      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0208 	mvn.w	r2, #8
 8005e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2204      	movs	r2, #4
 8005e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f961 	bl	8006102 <HAL_TIM_IC_CaptureCallback>
 8005e40:	e005      	b.n	8005e4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f953 	bl	80060ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f964 	bl	8006116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	2b10      	cmp	r3, #16
 8005e60:	d122      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	f003 0310 	and.w	r3, r3, #16
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d11b      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0210 	mvn.w	r2, #16
 8005e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2208      	movs	r2, #8
 8005e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f937 	bl	8006102 <HAL_TIM_IC_CaptureCallback>
 8005e94:	e005      	b.n	8005ea2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 f929 	bl	80060ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 f93a 	bl	8006116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d10e      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d107      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f06f 0201 	mvn.w	r2, #1
 8005ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fd f8e6 	bl	80030a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ede:	2b80      	cmp	r3, #128	; 0x80
 8005ee0:	d10e      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eec:	2b80      	cmp	r3, #128	; 0x80
 8005eee:	d107      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fa64 	bl	80063c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f0a:	2b40      	cmp	r3, #64	; 0x40
 8005f0c:	d10e      	bne.n	8005f2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d107      	bne.n	8005f2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f8ff 	bl	800612a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d10e      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f003 0320 	and.w	r3, r3, #32
 8005f44:	2b20      	cmp	r3, #32
 8005f46:	d107      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f06f 0220 	mvn.w	r2, #32
 8005f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fa2e 	bl	80063b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f58:	bf00      	nop
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d101      	bne.n	8005f7c <HAL_TIM_ConfigClockSource+0x1c>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	e0b4      	b.n	80060e6 <HAL_TIM_ConfigClockSource+0x186>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fa2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fb4:	d03e      	beq.n	8006034 <HAL_TIM_ConfigClockSource+0xd4>
 8005fb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fba:	f200 8087 	bhi.w	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc2:	f000 8086 	beq.w	80060d2 <HAL_TIM_ConfigClockSource+0x172>
 8005fc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fca:	d87f      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fcc:	2b70      	cmp	r3, #112	; 0x70
 8005fce:	d01a      	beq.n	8006006 <HAL_TIM_ConfigClockSource+0xa6>
 8005fd0:	2b70      	cmp	r3, #112	; 0x70
 8005fd2:	d87b      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fd4:	2b60      	cmp	r3, #96	; 0x60
 8005fd6:	d050      	beq.n	800607a <HAL_TIM_ConfigClockSource+0x11a>
 8005fd8:	2b60      	cmp	r3, #96	; 0x60
 8005fda:	d877      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fdc:	2b50      	cmp	r3, #80	; 0x50
 8005fde:	d03c      	beq.n	800605a <HAL_TIM_ConfigClockSource+0xfa>
 8005fe0:	2b50      	cmp	r3, #80	; 0x50
 8005fe2:	d873      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fe4:	2b40      	cmp	r3, #64	; 0x40
 8005fe6:	d058      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x13a>
 8005fe8:	2b40      	cmp	r3, #64	; 0x40
 8005fea:	d86f      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005fec:	2b30      	cmp	r3, #48	; 0x30
 8005fee:	d064      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0x15a>
 8005ff0:	2b30      	cmp	r3, #48	; 0x30
 8005ff2:	d86b      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005ff4:	2b20      	cmp	r3, #32
 8005ff6:	d060      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0x15a>
 8005ff8:	2b20      	cmp	r3, #32
 8005ffa:	d867      	bhi.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d05c      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0x15a>
 8006000:	2b10      	cmp	r3, #16
 8006002:	d05a      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0x15a>
 8006004:	e062      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6818      	ldr	r0, [r3, #0]
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	6899      	ldr	r1, [r3, #8]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685a      	ldr	r2, [r3, #4]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f000 f9ad 	bl	8006374 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006028:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	609a      	str	r2, [r3, #8]
      break;
 8006032:	e04f      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6818      	ldr	r0, [r3, #0]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6899      	ldr	r1, [r3, #8]
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	f000 f996 	bl	8006374 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006056:	609a      	str	r2, [r3, #8]
      break;
 8006058:	e03c      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6859      	ldr	r1, [r3, #4]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	461a      	mov	r2, r3
 8006068:	f000 f90a 	bl	8006280 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2150      	movs	r1, #80	; 0x50
 8006072:	4618      	mov	r0, r3
 8006074:	f000 f963 	bl	800633e <TIM_ITRx_SetConfig>
      break;
 8006078:	e02c      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6818      	ldr	r0, [r3, #0]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	6859      	ldr	r1, [r3, #4]
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	461a      	mov	r2, r3
 8006088:	f000 f929 	bl	80062de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2160      	movs	r1, #96	; 0x60
 8006092:	4618      	mov	r0, r3
 8006094:	f000 f953 	bl	800633e <TIM_ITRx_SetConfig>
      break;
 8006098:	e01c      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6818      	ldr	r0, [r3, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	6859      	ldr	r1, [r3, #4]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	461a      	mov	r2, r3
 80060a8:	f000 f8ea 	bl	8006280 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2140      	movs	r1, #64	; 0x40
 80060b2:	4618      	mov	r0, r3
 80060b4:	f000 f943 	bl	800633e <TIM_ITRx_SetConfig>
      break;
 80060b8:	e00c      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4619      	mov	r1, r3
 80060c4:	4610      	mov	r0, r2
 80060c6:	f000 f93a 	bl	800633e <TIM_ITRx_SetConfig>
      break;
 80060ca:	e003      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	73fb      	strb	r3, [r7, #15]
      break;
 80060d0:	e000      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr

08006102 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006102:	b480      	push	{r7}
 8006104:	b083      	sub	sp, #12
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr

0800612a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800612a:	b480      	push	{r7}
 800612c:	b083      	sub	sp, #12
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
	...

08006140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a40      	ldr	r2, [pc, #256]	; (8006254 <TIM_Base_SetConfig+0x114>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d013      	beq.n	8006180 <TIM_Base_SetConfig+0x40>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800615e:	d00f      	beq.n	8006180 <TIM_Base_SetConfig+0x40>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a3d      	ldr	r2, [pc, #244]	; (8006258 <TIM_Base_SetConfig+0x118>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d00b      	beq.n	8006180 <TIM_Base_SetConfig+0x40>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a3c      	ldr	r2, [pc, #240]	; (800625c <TIM_Base_SetConfig+0x11c>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d007      	beq.n	8006180 <TIM_Base_SetConfig+0x40>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a3b      	ldr	r2, [pc, #236]	; (8006260 <TIM_Base_SetConfig+0x120>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d003      	beq.n	8006180 <TIM_Base_SetConfig+0x40>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a3a      	ldr	r2, [pc, #232]	; (8006264 <TIM_Base_SetConfig+0x124>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d108      	bne.n	8006192 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2f      	ldr	r2, [pc, #188]	; (8006254 <TIM_Base_SetConfig+0x114>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d02b      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061a0:	d027      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a2c      	ldr	r2, [pc, #176]	; (8006258 <TIM_Base_SetConfig+0x118>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d023      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a2b      	ldr	r2, [pc, #172]	; (800625c <TIM_Base_SetConfig+0x11c>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d01f      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a2a      	ldr	r2, [pc, #168]	; (8006260 <TIM_Base_SetConfig+0x120>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d01b      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a29      	ldr	r2, [pc, #164]	; (8006264 <TIM_Base_SetConfig+0x124>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d017      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a28      	ldr	r2, [pc, #160]	; (8006268 <TIM_Base_SetConfig+0x128>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d013      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a27      	ldr	r2, [pc, #156]	; (800626c <TIM_Base_SetConfig+0x12c>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d00f      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a26      	ldr	r2, [pc, #152]	; (8006270 <TIM_Base_SetConfig+0x130>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00b      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a25      	ldr	r2, [pc, #148]	; (8006274 <TIM_Base_SetConfig+0x134>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d007      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a24      	ldr	r2, [pc, #144]	; (8006278 <TIM_Base_SetConfig+0x138>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d003      	beq.n	80061f2 <TIM_Base_SetConfig+0xb2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a23      	ldr	r2, [pc, #140]	; (800627c <TIM_Base_SetConfig+0x13c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d108      	bne.n	8006204 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a0a      	ldr	r2, [pc, #40]	; (8006254 <TIM_Base_SetConfig+0x114>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d003      	beq.n	8006238 <TIM_Base_SetConfig+0xf8>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a0c      	ldr	r2, [pc, #48]	; (8006264 <TIM_Base_SetConfig+0x124>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d103      	bne.n	8006240 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	691a      	ldr	r2, [r3, #16]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	615a      	str	r2, [r3, #20]
}
 8006246:	bf00      	nop
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	40010000 	.word	0x40010000
 8006258:	40000400 	.word	0x40000400
 800625c:	40000800 	.word	0x40000800
 8006260:	40000c00 	.word	0x40000c00
 8006264:	40010400 	.word	0x40010400
 8006268:	40014000 	.word	0x40014000
 800626c:	40014400 	.word	0x40014400
 8006270:	40014800 	.word	0x40014800
 8006274:	40001800 	.word	0x40001800
 8006278:	40001c00 	.word	0x40001c00
 800627c:	40002000 	.word	0x40002000

08006280 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006280:	b480      	push	{r7}
 8006282:	b087      	sub	sp, #28
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	f023 0201 	bic.w	r2, r3, #1
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	011b      	lsls	r3, r3, #4
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f023 030a 	bic.w	r3, r3, #10
 80062bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	621a      	str	r2, [r3, #32]
}
 80062d2:	bf00      	nop
 80062d4:	371c      	adds	r7, #28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062de:	b480      	push	{r7}
 80062e0:	b087      	sub	sp, #28
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	60f8      	str	r0, [r7, #12]
 80062e6:	60b9      	str	r1, [r7, #8]
 80062e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	f023 0210 	bic.w	r2, r3, #16
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006308:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	031b      	lsls	r3, r3, #12
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800631a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	621a      	str	r2, [r3, #32]
}
 8006332:	bf00      	nop
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr

0800633e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800633e:	b480      	push	{r7}
 8006340:	b085      	sub	sp, #20
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
 8006346:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006354:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4313      	orrs	r3, r2
 800635c:	f043 0307 	orr.w	r3, r3, #7
 8006360:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	609a      	str	r2, [r3, #8]
}
 8006368:	bf00      	nop
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006374:	b480      	push	{r7}
 8006376:	b087      	sub	sp, #28
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
 8006380:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800638e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	021a      	lsls	r2, r3, #8
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	431a      	orrs	r2, r3
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	4313      	orrs	r3, r2
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	4313      	orrs	r3, r2
 80063a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	609a      	str	r2, [r3, #8]
}
 80063a8:	bf00      	nop
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e03f      	b.n	800646e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d106      	bne.n	8006408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7fc ff20 	bl	8003248 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2224      	movs	r2, #36	; 0x24
 800640c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68da      	ldr	r2, [r3, #12]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800641e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f929 	bl	8006678 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	691a      	ldr	r2, [r3, #16]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	695a      	ldr	r2, [r3, #20]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2220      	movs	r2, #32
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2220      	movs	r2, #32
 8006468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b08a      	sub	sp, #40	; 0x28
 800647a:	af02      	add	r7, sp, #8
 800647c:	60f8      	str	r0, [r7, #12]
 800647e:	60b9      	str	r1, [r7, #8]
 8006480:	603b      	str	r3, [r7, #0]
 8006482:	4613      	mov	r3, r2
 8006484:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b20      	cmp	r3, #32
 8006494:	d17c      	bne.n	8006590 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <HAL_UART_Transmit+0x2c>
 800649c:	88fb      	ldrh	r3, [r7, #6]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e075      	b.n	8006592 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d101      	bne.n	80064b4 <HAL_UART_Transmit+0x3e>
 80064b0:	2302      	movs	r3, #2
 80064b2:	e06e      	b.n	8006592 <HAL_UART_Transmit+0x11c>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2221      	movs	r2, #33	; 0x21
 80064c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064ca:	f7fd fa11 	bl	80038f0 <HAL_GetTick>
 80064ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	88fa      	ldrh	r2, [r7, #6]
 80064d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	88fa      	ldrh	r2, [r7, #6]
 80064da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064e4:	d108      	bne.n	80064f8 <HAL_UART_Transmit+0x82>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d104      	bne.n	80064f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80064ee:	2300      	movs	r3, #0
 80064f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	61bb      	str	r3, [r7, #24]
 80064f6:	e003      	b.n	8006500 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064fc:	2300      	movs	r3, #0
 80064fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006508:	e02a      	b.n	8006560 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2200      	movs	r2, #0
 8006512:	2180      	movs	r1, #128	; 0x80
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 f840 	bl	800659a <UART_WaitOnFlagUntilTimeout>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e036      	b.n	8006592 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10b      	bne.n	8006542 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006538:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	3302      	adds	r3, #2
 800653e:	61bb      	str	r3, [r7, #24]
 8006540:	e007      	b.n	8006552 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	781a      	ldrb	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	3301      	adds	r3, #1
 8006550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006556:	b29b      	uxth	r3, r3
 8006558:	3b01      	subs	r3, #1
 800655a:	b29a      	uxth	r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1cf      	bne.n	800650a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2200      	movs	r2, #0
 8006572:	2140      	movs	r1, #64	; 0x40
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f000 f810 	bl	800659a <UART_WaitOnFlagUntilTimeout>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d001      	beq.n	8006584 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e006      	b.n	8006592 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2220      	movs	r2, #32
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e000      	b.n	8006592 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006590:	2302      	movs	r3, #2
  }
}
 8006592:	4618      	mov	r0, r3
 8006594:	3720      	adds	r7, #32
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b090      	sub	sp, #64	; 0x40
 800659e:	af00      	add	r7, sp, #0
 80065a0:	60f8      	str	r0, [r7, #12]
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	603b      	str	r3, [r7, #0]
 80065a6:	4613      	mov	r3, r2
 80065a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065aa:	e050      	b.n	800664e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b2:	d04c      	beq.n	800664e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80065b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d007      	beq.n	80065ca <UART_WaitOnFlagUntilTimeout+0x30>
 80065ba:	f7fd f999 	bl	80038f0 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d241      	bcs.n	800664e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	330c      	adds	r3, #12
 80065d0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	330c      	adds	r3, #12
 80065e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065ea:	637a      	str	r2, [r7, #52]	; 0x34
 80065ec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065f2:	e841 2300 	strex	r3, r2, [r1]
 80065f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1e5      	bne.n	80065ca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3314      	adds	r3, #20
 8006604:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	e853 3f00 	ldrex	r3, [r3]
 800660c:	613b      	str	r3, [r7, #16]
   return(result);
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	f023 0301 	bic.w	r3, r3, #1
 8006614:	63bb      	str	r3, [r7, #56]	; 0x38
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	3314      	adds	r3, #20
 800661c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800661e:	623a      	str	r2, [r7, #32]
 8006620:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006622:	69f9      	ldr	r1, [r7, #28]
 8006624:	6a3a      	ldr	r2, [r7, #32]
 8006626:	e841 2300 	strex	r3, r2, [r1]
 800662a:	61bb      	str	r3, [r7, #24]
   return(result);
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1e5      	bne.n	80065fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2220      	movs	r2, #32
 8006636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e00f      	b.n	800666e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	4013      	ands	r3, r2
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	429a      	cmp	r2, r3
 800665c:	bf0c      	ite	eq
 800665e:	2301      	moveq	r3, #1
 8006660:	2300      	movne	r3, #0
 8006662:	b2db      	uxtb	r3, r3
 8006664:	461a      	mov	r2, r3
 8006666:	79fb      	ldrb	r3, [r7, #7]
 8006668:	429a      	cmp	r2, r3
 800666a:	d09f      	beq.n	80065ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3740      	adds	r7, #64	; 0x40
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
	...

08006678 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800667c:	b09f      	sub	sp, #124	; 0x7c
 800667e:	af00      	add	r7, sp, #0
 8006680:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800668c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800668e:	68d9      	ldr	r1, [r3, #12]
 8006690:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	ea40 0301 	orr.w	r3, r0, r1
 8006698:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800669a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	431a      	orrs	r2, r3
 80066a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	431a      	orrs	r2, r3
 80066aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80066b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80066bc:	f021 010c 	bic.w	r1, r1, #12
 80066c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066c6:	430b      	orrs	r3, r1
 80066c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80066d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066d6:	6999      	ldr	r1, [r3, #24]
 80066d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	ea40 0301 	orr.w	r3, r0, r1
 80066e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	4bc5      	ldr	r3, [pc, #788]	; (80069fc <UART_SetConfig+0x384>)
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d004      	beq.n	80066f6 <UART_SetConfig+0x7e>
 80066ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	4bc3      	ldr	r3, [pc, #780]	; (8006a00 <UART_SetConfig+0x388>)
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d103      	bne.n	80066fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066f6:	f7fe fd6d 	bl	80051d4 <HAL_RCC_GetPCLK2Freq>
 80066fa:	6778      	str	r0, [r7, #116]	; 0x74
 80066fc:	e002      	b.n	8006704 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066fe:	f7fe fd55 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8006702:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800670c:	f040 80b6 	bne.w	800687c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006712:	461c      	mov	r4, r3
 8006714:	f04f 0500 	mov.w	r5, #0
 8006718:	4622      	mov	r2, r4
 800671a:	462b      	mov	r3, r5
 800671c:	1891      	adds	r1, r2, r2
 800671e:	6439      	str	r1, [r7, #64]	; 0x40
 8006720:	415b      	adcs	r3, r3
 8006722:	647b      	str	r3, [r7, #68]	; 0x44
 8006724:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006728:	1912      	adds	r2, r2, r4
 800672a:	eb45 0303 	adc.w	r3, r5, r3
 800672e:	f04f 0000 	mov.w	r0, #0
 8006732:	f04f 0100 	mov.w	r1, #0
 8006736:	00d9      	lsls	r1, r3, #3
 8006738:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800673c:	00d0      	lsls	r0, r2, #3
 800673e:	4602      	mov	r2, r0
 8006740:	460b      	mov	r3, r1
 8006742:	1911      	adds	r1, r2, r4
 8006744:	6639      	str	r1, [r7, #96]	; 0x60
 8006746:	416b      	adcs	r3, r5
 8006748:	667b      	str	r3, [r7, #100]	; 0x64
 800674a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	461a      	mov	r2, r3
 8006750:	f04f 0300 	mov.w	r3, #0
 8006754:	1891      	adds	r1, r2, r2
 8006756:	63b9      	str	r1, [r7, #56]	; 0x38
 8006758:	415b      	adcs	r3, r3
 800675a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800675c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006760:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006764:	f7fa fa90 	bl	8000c88 <__aeabi_uldivmod>
 8006768:	4602      	mov	r2, r0
 800676a:	460b      	mov	r3, r1
 800676c:	4ba5      	ldr	r3, [pc, #660]	; (8006a04 <UART_SetConfig+0x38c>)
 800676e:	fba3 2302 	umull	r2, r3, r3, r2
 8006772:	095b      	lsrs	r3, r3, #5
 8006774:	011e      	lsls	r6, r3, #4
 8006776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006778:	461c      	mov	r4, r3
 800677a:	f04f 0500 	mov.w	r5, #0
 800677e:	4622      	mov	r2, r4
 8006780:	462b      	mov	r3, r5
 8006782:	1891      	adds	r1, r2, r2
 8006784:	6339      	str	r1, [r7, #48]	; 0x30
 8006786:	415b      	adcs	r3, r3
 8006788:	637b      	str	r3, [r7, #52]	; 0x34
 800678a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800678e:	1912      	adds	r2, r2, r4
 8006790:	eb45 0303 	adc.w	r3, r5, r3
 8006794:	f04f 0000 	mov.w	r0, #0
 8006798:	f04f 0100 	mov.w	r1, #0
 800679c:	00d9      	lsls	r1, r3, #3
 800679e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067a2:	00d0      	lsls	r0, r2, #3
 80067a4:	4602      	mov	r2, r0
 80067a6:	460b      	mov	r3, r1
 80067a8:	1911      	adds	r1, r2, r4
 80067aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80067ac:	416b      	adcs	r3, r5
 80067ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	461a      	mov	r2, r3
 80067b6:	f04f 0300 	mov.w	r3, #0
 80067ba:	1891      	adds	r1, r2, r2
 80067bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80067be:	415b      	adcs	r3, r3
 80067c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80067ca:	f7fa fa5d 	bl	8000c88 <__aeabi_uldivmod>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4b8c      	ldr	r3, [pc, #560]	; (8006a04 <UART_SetConfig+0x38c>)
 80067d4:	fba3 1302 	umull	r1, r3, r3, r2
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	2164      	movs	r1, #100	; 0x64
 80067dc:	fb01 f303 	mul.w	r3, r1, r3
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	3332      	adds	r3, #50	; 0x32
 80067e6:	4a87      	ldr	r2, [pc, #540]	; (8006a04 <UART_SetConfig+0x38c>)
 80067e8:	fba2 2303 	umull	r2, r3, r2, r3
 80067ec:	095b      	lsrs	r3, r3, #5
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067f4:	441e      	add	r6, r3
 80067f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067f8:	4618      	mov	r0, r3
 80067fa:	f04f 0100 	mov.w	r1, #0
 80067fe:	4602      	mov	r2, r0
 8006800:	460b      	mov	r3, r1
 8006802:	1894      	adds	r4, r2, r2
 8006804:	623c      	str	r4, [r7, #32]
 8006806:	415b      	adcs	r3, r3
 8006808:	627b      	str	r3, [r7, #36]	; 0x24
 800680a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800680e:	1812      	adds	r2, r2, r0
 8006810:	eb41 0303 	adc.w	r3, r1, r3
 8006814:	f04f 0400 	mov.w	r4, #0
 8006818:	f04f 0500 	mov.w	r5, #0
 800681c:	00dd      	lsls	r5, r3, #3
 800681e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006822:	00d4      	lsls	r4, r2, #3
 8006824:	4622      	mov	r2, r4
 8006826:	462b      	mov	r3, r5
 8006828:	1814      	adds	r4, r2, r0
 800682a:	653c      	str	r4, [r7, #80]	; 0x50
 800682c:	414b      	adcs	r3, r1
 800682e:	657b      	str	r3, [r7, #84]	; 0x54
 8006830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	461a      	mov	r2, r3
 8006836:	f04f 0300 	mov.w	r3, #0
 800683a:	1891      	adds	r1, r2, r2
 800683c:	61b9      	str	r1, [r7, #24]
 800683e:	415b      	adcs	r3, r3
 8006840:	61fb      	str	r3, [r7, #28]
 8006842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006846:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800684a:	f7fa fa1d 	bl	8000c88 <__aeabi_uldivmod>
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4b6c      	ldr	r3, [pc, #432]	; (8006a04 <UART_SetConfig+0x38c>)
 8006854:	fba3 1302 	umull	r1, r3, r3, r2
 8006858:	095b      	lsrs	r3, r3, #5
 800685a:	2164      	movs	r1, #100	; 0x64
 800685c:	fb01 f303 	mul.w	r3, r1, r3
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	3332      	adds	r3, #50	; 0x32
 8006866:	4a67      	ldr	r2, [pc, #412]	; (8006a04 <UART_SetConfig+0x38c>)
 8006868:	fba2 2303 	umull	r2, r3, r2, r3
 800686c:	095b      	lsrs	r3, r3, #5
 800686e:	f003 0207 	and.w	r2, r3, #7
 8006872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4432      	add	r2, r6
 8006878:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800687a:	e0b9      	b.n	80069f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800687c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800687e:	461c      	mov	r4, r3
 8006880:	f04f 0500 	mov.w	r5, #0
 8006884:	4622      	mov	r2, r4
 8006886:	462b      	mov	r3, r5
 8006888:	1891      	adds	r1, r2, r2
 800688a:	6139      	str	r1, [r7, #16]
 800688c:	415b      	adcs	r3, r3
 800688e:	617b      	str	r3, [r7, #20]
 8006890:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006894:	1912      	adds	r2, r2, r4
 8006896:	eb45 0303 	adc.w	r3, r5, r3
 800689a:	f04f 0000 	mov.w	r0, #0
 800689e:	f04f 0100 	mov.w	r1, #0
 80068a2:	00d9      	lsls	r1, r3, #3
 80068a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068a8:	00d0      	lsls	r0, r2, #3
 80068aa:	4602      	mov	r2, r0
 80068ac:	460b      	mov	r3, r1
 80068ae:	eb12 0804 	adds.w	r8, r2, r4
 80068b2:	eb43 0905 	adc.w	r9, r3, r5
 80068b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f04f 0100 	mov.w	r1, #0
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	f04f 0300 	mov.w	r3, #0
 80068c8:	008b      	lsls	r3, r1, #2
 80068ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068ce:	0082      	lsls	r2, r0, #2
 80068d0:	4640      	mov	r0, r8
 80068d2:	4649      	mov	r1, r9
 80068d4:	f7fa f9d8 	bl	8000c88 <__aeabi_uldivmod>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4b49      	ldr	r3, [pc, #292]	; (8006a04 <UART_SetConfig+0x38c>)
 80068de:	fba3 2302 	umull	r2, r3, r3, r2
 80068e2:	095b      	lsrs	r3, r3, #5
 80068e4:	011e      	lsls	r6, r3, #4
 80068e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068e8:	4618      	mov	r0, r3
 80068ea:	f04f 0100 	mov.w	r1, #0
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	1894      	adds	r4, r2, r2
 80068f4:	60bc      	str	r4, [r7, #8]
 80068f6:	415b      	adcs	r3, r3
 80068f8:	60fb      	str	r3, [r7, #12]
 80068fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068fe:	1812      	adds	r2, r2, r0
 8006900:	eb41 0303 	adc.w	r3, r1, r3
 8006904:	f04f 0400 	mov.w	r4, #0
 8006908:	f04f 0500 	mov.w	r5, #0
 800690c:	00dd      	lsls	r5, r3, #3
 800690e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006912:	00d4      	lsls	r4, r2, #3
 8006914:	4622      	mov	r2, r4
 8006916:	462b      	mov	r3, r5
 8006918:	1814      	adds	r4, r2, r0
 800691a:	64bc      	str	r4, [r7, #72]	; 0x48
 800691c:	414b      	adcs	r3, r1
 800691e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	4618      	mov	r0, r3
 8006926:	f04f 0100 	mov.w	r1, #0
 800692a:	f04f 0200 	mov.w	r2, #0
 800692e:	f04f 0300 	mov.w	r3, #0
 8006932:	008b      	lsls	r3, r1, #2
 8006934:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006938:	0082      	lsls	r2, r0, #2
 800693a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800693e:	f7fa f9a3 	bl	8000c88 <__aeabi_uldivmod>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4b2f      	ldr	r3, [pc, #188]	; (8006a04 <UART_SetConfig+0x38c>)
 8006948:	fba3 1302 	umull	r1, r3, r3, r2
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	2164      	movs	r1, #100	; 0x64
 8006950:	fb01 f303 	mul.w	r3, r1, r3
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	3332      	adds	r3, #50	; 0x32
 800695a:	4a2a      	ldr	r2, [pc, #168]	; (8006a04 <UART_SetConfig+0x38c>)
 800695c:	fba2 2303 	umull	r2, r3, r2, r3
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006966:	441e      	add	r6, r3
 8006968:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800696a:	4618      	mov	r0, r3
 800696c:	f04f 0100 	mov.w	r1, #0
 8006970:	4602      	mov	r2, r0
 8006972:	460b      	mov	r3, r1
 8006974:	1894      	adds	r4, r2, r2
 8006976:	603c      	str	r4, [r7, #0]
 8006978:	415b      	adcs	r3, r3
 800697a:	607b      	str	r3, [r7, #4]
 800697c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006980:	1812      	adds	r2, r2, r0
 8006982:	eb41 0303 	adc.w	r3, r1, r3
 8006986:	f04f 0400 	mov.w	r4, #0
 800698a:	f04f 0500 	mov.w	r5, #0
 800698e:	00dd      	lsls	r5, r3, #3
 8006990:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006994:	00d4      	lsls	r4, r2, #3
 8006996:	4622      	mov	r2, r4
 8006998:	462b      	mov	r3, r5
 800699a:	eb12 0a00 	adds.w	sl, r2, r0
 800699e:	eb43 0b01 	adc.w	fp, r3, r1
 80069a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f04f 0100 	mov.w	r1, #0
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	f04f 0300 	mov.w	r3, #0
 80069b4:	008b      	lsls	r3, r1, #2
 80069b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069ba:	0082      	lsls	r2, r0, #2
 80069bc:	4650      	mov	r0, sl
 80069be:	4659      	mov	r1, fp
 80069c0:	f7fa f962 	bl	8000c88 <__aeabi_uldivmod>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4b0e      	ldr	r3, [pc, #56]	; (8006a04 <UART_SetConfig+0x38c>)
 80069ca:	fba3 1302 	umull	r1, r3, r3, r2
 80069ce:	095b      	lsrs	r3, r3, #5
 80069d0:	2164      	movs	r1, #100	; 0x64
 80069d2:	fb01 f303 	mul.w	r3, r1, r3
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	011b      	lsls	r3, r3, #4
 80069da:	3332      	adds	r3, #50	; 0x32
 80069dc:	4a09      	ldr	r2, [pc, #36]	; (8006a04 <UART_SetConfig+0x38c>)
 80069de:	fba2 2303 	umull	r2, r3, r2, r3
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	f003 020f 	and.w	r2, r3, #15
 80069e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4432      	add	r2, r6
 80069ee:	609a      	str	r2, [r3, #8]
}
 80069f0:	bf00      	nop
 80069f2:	377c      	adds	r7, #124	; 0x7c
 80069f4:	46bd      	mov	sp, r7
 80069f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069fa:	bf00      	nop
 80069fc:	40011000 	.word	0x40011000
 8006a00:	40011400 	.word	0x40011400
 8006a04:	51eb851f 	.word	0x51eb851f

08006a08 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	4603      	mov	r3, r0
 8006a10:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a1a:	2b84      	cmp	r3, #132	; 0x84
 8006a1c:	d005      	beq.n	8006a2a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006a1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4413      	add	r3, r2
 8006a26:	3303      	adds	r3, #3
 8006a28:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3714      	adds	r7, #20
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a3e:	f3ef 8305 	mrs	r3, IPSR
 8006a42:	607b      	str	r3, [r7, #4]
  return(result);
 8006a44:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	bf14      	ite	ne
 8006a4a:	2301      	movne	r3, #1
 8006a4c:	2300      	moveq	r3, #0
 8006a4e:	b2db      	uxtb	r3, r3
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006a60:	f001 f95e 	bl	8007d20 <vTaskStartScheduler>
  
  return osOK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006a6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a6c:	b089      	sub	sp, #36	; 0x24
 8006a6e:	af04      	add	r7, sp, #16
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d020      	beq.n	8006abe <osThreadCreate+0x54>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01c      	beq.n	8006abe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685c      	ldr	r4, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681d      	ldr	r5, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	691e      	ldr	r6, [r3, #16]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7ff ffb6 	bl	8006a08 <makeFreeRtosPriority>
 8006a9c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006aa6:	9202      	str	r2, [sp, #8]
 8006aa8:	9301      	str	r3, [sp, #4]
 8006aaa:	9100      	str	r1, [sp, #0]
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	4632      	mov	r2, r6
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	f000 fed0 	bl	8007858 <xTaskCreateStatic>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	60fb      	str	r3, [r7, #12]
 8006abc:	e01c      	b.n	8006af8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685c      	ldr	r4, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006aca:	b29e      	uxth	r6, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff ff98 	bl	8006a08 <makeFreeRtosPriority>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	f107 030c 	add.w	r3, r7, #12
 8006ade:	9301      	str	r3, [sp, #4]
 8006ae0:	9200      	str	r2, [sp, #0]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	4632      	mov	r2, r6
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f000 ff12 	bl	8007912 <xTaskCreate>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d001      	beq.n	8006af8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006af4:	2300      	movs	r3, #0
 8006af6:	e000      	b.n	8006afa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006af8:	68fb      	ldr	r3, [r7, #12]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006b02 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b084      	sub	sp, #16
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d001      	beq.n	8006b18 <osDelay+0x16>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	e000      	b.n	8006b1a <osDelay+0x18>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f001 f8cc 	bl	8007cb8 <vTaskDelay>
  
  return osOK;
 8006b20:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
	...

08006b2c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <osMessagePut+0x1e>
    ticks = 1;
 8006b46:	2301      	movs	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006b4a:	f7ff ff75 	bl	8006a38 <inHandlerMode>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d018      	beq.n	8006b86 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006b54:	f107 0210 	add.w	r2, r7, #16
 8006b58:	f107 0108 	add.w	r1, r7, #8
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 faca 	bl	80070f8 <xQueueGenericSendFromISR>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d001      	beq.n	8006b6e <osMessagePut+0x42>
      return osErrorOS;
 8006b6a:	23ff      	movs	r3, #255	; 0xff
 8006b6c:	e018      	b.n	8006ba0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d014      	beq.n	8006b9e <osMessagePut+0x72>
 8006b74:	4b0c      	ldr	r3, [pc, #48]	; (8006ba8 <osMessagePut+0x7c>)
 8006b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	f3bf 8f4f 	dsb	sy
 8006b80:	f3bf 8f6f 	isb	sy
 8006b84:	e00b      	b.n	8006b9e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006b86:	f107 0108 	add.w	r1, r7, #8
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 f9b4 	bl	8006efc <xQueueGenericSend>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d001      	beq.n	8006b9e <osMessagePut+0x72>
      return osErrorOS;
 8006b9a:	23ff      	movs	r3, #255	; 0xff
 8006b9c:	e000      	b.n	8006ba0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3718      	adds	r7, #24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	e000ed04 	.word	0xe000ed04

08006bac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f103 0208 	add.w	r2, r3, #8
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f103 0208 	add.w	r2, r3, #8
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f103 0208 	add.w	r2, r3, #8
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006bfa:	bf00      	nop
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c06:	b480      	push	{r7}
 8006c08:	b085      	sub	sp, #20
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	601a      	str	r2, [r3, #0]
}
 8006c42:	bf00      	nop
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b085      	sub	sp, #20
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
 8006c56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c64:	d103      	bne.n	8006c6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	e00c      	b.n	8006c88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3308      	adds	r3, #8
 8006c72:	60fb      	str	r3, [r7, #12]
 8006c74:	e002      	b.n	8006c7c <vListInsert+0x2e>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	60fb      	str	r3, [r7, #12]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d2f6      	bcs.n	8006c76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	601a      	str	r2, [r3, #0]
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	6892      	ldr	r2, [r2, #8]
 8006cd6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	6852      	ldr	r2, [r2, #4]
 8006ce0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d103      	bne.n	8006cf4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	689a      	ldr	r2, [r3, #8]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	1e5a      	subs	r2, r3, #1
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10a      	bne.n	8006d3e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006d3a:	bf00      	nop
 8006d3c:	e7fe      	b.n	8006d3c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d3e:	f001 ff89 	bl	8008c54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d4a:	68f9      	ldr	r1, [r7, #12]
 8006d4c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006d4e:	fb01 f303 	mul.w	r3, r1, r3
 8006d52:	441a      	add	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	68f9      	ldr	r1, [r7, #12]
 8006d72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006d74:	fb01 f303 	mul.w	r3, r1, r3
 8006d78:	441a      	add	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	22ff      	movs	r2, #255	; 0xff
 8006d82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	22ff      	movs	r2, #255	; 0xff
 8006d8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d114      	bne.n	8006dbe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d01a      	beq.n	8006dd2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	3310      	adds	r3, #16
 8006da0:	4618      	mov	r0, r3
 8006da2:	f001 fa45 	bl	8008230 <xTaskRemoveFromEventList>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d012      	beq.n	8006dd2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dac:	4b0c      	ldr	r3, [pc, #48]	; (8006de0 <xQueueGenericReset+0xcc>)
 8006dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	e009      	b.n	8006dd2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	3310      	adds	r3, #16
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff fef2 	bl	8006bac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	3324      	adds	r3, #36	; 0x24
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7ff feed 	bl	8006bac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006dd2:	f001 ff6f 	bl	8008cb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006dd6:	2301      	movs	r3, #1
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	e000ed04 	.word	0xe000ed04

08006de4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08a      	sub	sp, #40	; 0x28
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	4613      	mov	r3, r2
 8006df0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10a      	bne.n	8006e0e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dfc:	f383 8811 	msr	BASEPRI, r3
 8006e00:	f3bf 8f6f 	isb	sy
 8006e04:	f3bf 8f4f 	dsb	sy
 8006e08:	613b      	str	r3, [r7, #16]
}
 8006e0a:	bf00      	nop
 8006e0c:	e7fe      	b.n	8006e0c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	fb02 f303 	mul.w	r3, r2, r3
 8006e16:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	3348      	adds	r3, #72	; 0x48
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f002 f83b 	bl	8008e98 <pvPortMalloc>
 8006e22:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d011      	beq.n	8006e4e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	3348      	adds	r3, #72	; 0x48
 8006e32:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e3c:	79fa      	ldrb	r2, [r7, #7]
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	4613      	mov	r3, r2
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	68b9      	ldr	r1, [r7, #8]
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f000 f805 	bl	8006e58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e4e:	69bb      	ldr	r3, [r7, #24]
	}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3720      	adds	r7, #32
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	607a      	str	r2, [r7, #4]
 8006e64:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d103      	bne.n	8006e74 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	69ba      	ldr	r2, [r7, #24]
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	e002      	b.n	8006e7a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e86:	2101      	movs	r1, #1
 8006e88:	69b8      	ldr	r0, [r7, #24]
 8006e8a:	f7ff ff43 	bl	8006d14 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e8e:	bf00      	nop
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006e96:	b580      	push	{r7, lr}
 8006e98:	b082      	sub	sp, #8
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00e      	beq.n	8006ec2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	2200      	movs	r2, #0
 8006eba:	2100      	movs	r1, #0
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f81d 	bl	8006efc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006ec2:	bf00      	nop
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b086      	sub	sp, #24
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006edc:	79fb      	ldrb	r3, [r7, #7]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	6939      	ldr	r1, [r7, #16]
 8006ee2:	6978      	ldr	r0, [r7, #20]
 8006ee4:	f7ff ff7e 	bl	8006de4 <xQueueGenericCreate>
 8006ee8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f7ff ffd3 	bl	8006e96 <prvInitialiseMutex>

		return xNewQueue;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
	}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
	...

08006efc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b08e      	sub	sp, #56	; 0x38
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
 8006f08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10a      	bne.n	8006f2e <xQueueGenericSend+0x32>
	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006f2a:	bf00      	nop
 8006f2c:	e7fe      	b.n	8006f2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d103      	bne.n	8006f3c <xQueueGenericSend+0x40>
 8006f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <xQueueGenericSend+0x44>
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e000      	b.n	8006f42 <xQueueGenericSend+0x46>
 8006f40:	2300      	movs	r3, #0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10a      	bne.n	8006f5c <xQueueGenericSend+0x60>
	__asm volatile
 8006f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f4a:	f383 8811 	msr	BASEPRI, r3
 8006f4e:	f3bf 8f6f 	isb	sy
 8006f52:	f3bf 8f4f 	dsb	sy
 8006f56:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f58:	bf00      	nop
 8006f5a:	e7fe      	b.n	8006f5a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d103      	bne.n	8006f6a <xQueueGenericSend+0x6e>
 8006f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d101      	bne.n	8006f6e <xQueueGenericSend+0x72>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <xQueueGenericSend+0x74>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10a      	bne.n	8006f8a <xQueueGenericSend+0x8e>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	623b      	str	r3, [r7, #32]
}
 8006f86:	bf00      	nop
 8006f88:	e7fe      	b.n	8006f88 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f8a:	f001 fb11 	bl	80085b0 <xTaskGetSchedulerState>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d102      	bne.n	8006f9a <xQueueGenericSend+0x9e>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d101      	bne.n	8006f9e <xQueueGenericSend+0xa2>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e000      	b.n	8006fa0 <xQueueGenericSend+0xa4>
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10a      	bne.n	8006fba <xQueueGenericSend+0xbe>
	__asm volatile
 8006fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa8:	f383 8811 	msr	BASEPRI, r3
 8006fac:	f3bf 8f6f 	isb	sy
 8006fb0:	f3bf 8f4f 	dsb	sy
 8006fb4:	61fb      	str	r3, [r7, #28]
}
 8006fb6:	bf00      	nop
 8006fb8:	e7fe      	b.n	8006fb8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006fba:	f001 fe4b 	bl	8008c54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d302      	bcc.n	8006fd0 <xQueueGenericSend+0xd4>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d129      	bne.n	8007024 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006fd0:	683a      	ldr	r2, [r7, #0]
 8006fd2:	68b9      	ldr	r1, [r7, #8]
 8006fd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fd6:	f000 fb2f 	bl	8007638 <prvCopyDataToQueue>
 8006fda:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d010      	beq.n	8007006 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe6:	3324      	adds	r3, #36	; 0x24
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f001 f921 	bl	8008230 <xTaskRemoveFromEventList>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d013      	beq.n	800701c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ff4:	4b3f      	ldr	r3, [pc, #252]	; (80070f4 <xQueueGenericSend+0x1f8>)
 8006ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ffa:	601a      	str	r2, [r3, #0]
 8006ffc:	f3bf 8f4f 	dsb	sy
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	e00a      	b.n	800701c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007008:	2b00      	cmp	r3, #0
 800700a:	d007      	beq.n	800701c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800700c:	4b39      	ldr	r3, [pc, #228]	; (80070f4 <xQueueGenericSend+0x1f8>)
 800700e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007012:	601a      	str	r2, [r3, #0]
 8007014:	f3bf 8f4f 	dsb	sy
 8007018:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800701c:	f001 fe4a 	bl	8008cb4 <vPortExitCritical>
				return pdPASS;
 8007020:	2301      	movs	r3, #1
 8007022:	e063      	b.n	80070ec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d103      	bne.n	8007032 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800702a:	f001 fe43 	bl	8008cb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800702e:	2300      	movs	r3, #0
 8007030:	e05c      	b.n	80070ec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007034:	2b00      	cmp	r3, #0
 8007036:	d106      	bne.n	8007046 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007038:	f107 0314 	add.w	r3, r7, #20
 800703c:	4618      	mov	r0, r3
 800703e:	f001 f959 	bl	80082f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007042:	2301      	movs	r3, #1
 8007044:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007046:	f001 fe35 	bl	8008cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800704a:	f000 fed3 	bl	8007df4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800704e:	f001 fe01 	bl	8008c54 <vPortEnterCritical>
 8007052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007054:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007058:	b25b      	sxtb	r3, r3
 800705a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705e:	d103      	bne.n	8007068 <xQueueGenericSend+0x16c>
 8007060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800706e:	b25b      	sxtb	r3, r3
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007074:	d103      	bne.n	800707e <xQueueGenericSend+0x182>
 8007076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800707e:	f001 fe19 	bl	8008cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007082:	1d3a      	adds	r2, r7, #4
 8007084:	f107 0314 	add.w	r3, r7, #20
 8007088:	4611      	mov	r1, r2
 800708a:	4618      	mov	r0, r3
 800708c:	f001 f948 	bl	8008320 <xTaskCheckForTimeOut>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d124      	bne.n	80070e0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007096:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007098:	f000 fbc6 	bl	8007828 <prvIsQueueFull>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d018      	beq.n	80070d4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80070a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a4:	3310      	adds	r3, #16
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	4611      	mov	r1, r2
 80070aa:	4618      	mov	r0, r3
 80070ac:	f001 f89c 	bl	80081e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80070b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070b2:	f000 fb51 	bl	8007758 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80070b6:	f000 feab 	bl	8007e10 <xTaskResumeAll>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	f47f af7c 	bne.w	8006fba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80070c2:	4b0c      	ldr	r3, [pc, #48]	; (80070f4 <xQueueGenericSend+0x1f8>)
 80070c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	e772      	b.n	8006fba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80070d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070d6:	f000 fb3f 	bl	8007758 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070da:	f000 fe99 	bl	8007e10 <xTaskResumeAll>
 80070de:	e76c      	b.n	8006fba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80070e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070e2:	f000 fb39 	bl	8007758 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070e6:	f000 fe93 	bl	8007e10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80070ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3738      	adds	r7, #56	; 0x38
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	e000ed04 	.word	0xe000ed04

080070f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b090      	sub	sp, #64	; 0x40
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
 8007104:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800710a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10a      	bne.n	8007126 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007114:	f383 8811 	msr	BASEPRI, r3
 8007118:	f3bf 8f6f 	isb	sy
 800711c:	f3bf 8f4f 	dsb	sy
 8007120:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007122:	bf00      	nop
 8007124:	e7fe      	b.n	8007124 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d103      	bne.n	8007134 <xQueueGenericSendFromISR+0x3c>
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007130:	2b00      	cmp	r3, #0
 8007132:	d101      	bne.n	8007138 <xQueueGenericSendFromISR+0x40>
 8007134:	2301      	movs	r3, #1
 8007136:	e000      	b.n	800713a <xQueueGenericSendFromISR+0x42>
 8007138:	2300      	movs	r3, #0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800713e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007142:	f383 8811 	msr	BASEPRI, r3
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	f3bf 8f4f 	dsb	sy
 800714e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007150:	bf00      	nop
 8007152:	e7fe      	b.n	8007152 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	2b02      	cmp	r3, #2
 8007158:	d103      	bne.n	8007162 <xQueueGenericSendFromISR+0x6a>
 800715a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800715c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715e:	2b01      	cmp	r3, #1
 8007160:	d101      	bne.n	8007166 <xQueueGenericSendFromISR+0x6e>
 8007162:	2301      	movs	r3, #1
 8007164:	e000      	b.n	8007168 <xQueueGenericSendFromISR+0x70>
 8007166:	2300      	movs	r3, #0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d10a      	bne.n	8007182 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800716c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007170:	f383 8811 	msr	BASEPRI, r3
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	f3bf 8f4f 	dsb	sy
 800717c:	623b      	str	r3, [r7, #32]
}
 800717e:	bf00      	nop
 8007180:	e7fe      	b.n	8007180 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007182:	f001 fe49 	bl	8008e18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007186:	f3ef 8211 	mrs	r2, BASEPRI
 800718a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	61fa      	str	r2, [r7, #28]
 800719c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800719e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071a0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d302      	bcc.n	80071b4 <xQueueGenericSendFromISR+0xbc>
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d12f      	bne.n	8007214 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80071b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80071c4:	683a      	ldr	r2, [r7, #0]
 80071c6:	68b9      	ldr	r1, [r7, #8]
 80071c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80071ca:	f000 fa35 	bl	8007638 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80071ce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80071d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d6:	d112      	bne.n	80071fe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d016      	beq.n	800720e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e2:	3324      	adds	r3, #36	; 0x24
 80071e4:	4618      	mov	r0, r3
 80071e6:	f001 f823 	bl	8008230 <xTaskRemoveFromEventList>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00e      	beq.n	800720e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00b      	beq.n	800720e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	601a      	str	r2, [r3, #0]
 80071fc:	e007      	b.n	800720e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80071fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007202:	3301      	adds	r3, #1
 8007204:	b2db      	uxtb	r3, r3
 8007206:	b25a      	sxtb	r2, r3
 8007208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800720e:	2301      	movs	r3, #1
 8007210:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007212:	e001      	b.n	8007218 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007214:	2300      	movs	r3, #0
 8007216:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800721a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007222:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007226:	4618      	mov	r0, r3
 8007228:	3740      	adds	r7, #64	; 0x40
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b08c      	sub	sp, #48	; 0x30
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800723c:	2300      	movs	r3, #0
 800723e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10a      	bne.n	8007260 <xQueueReceive+0x30>
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	623b      	str	r3, [r7, #32]
}
 800725c:	bf00      	nop
 800725e:	e7fe      	b.n	800725e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <xQueueReceive+0x3e>
 8007266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <xQueueReceive+0x42>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <xQueueReceive+0x44>
 8007272:	2300      	movs	r3, #0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <xQueueReceive+0x5e>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	61fb      	str	r3, [r7, #28]
}
 800728a:	bf00      	nop
 800728c:	e7fe      	b.n	800728c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800728e:	f001 f98f 	bl	80085b0 <xTaskGetSchedulerState>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d102      	bne.n	800729e <xQueueReceive+0x6e>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <xQueueReceive+0x72>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <xQueueReceive+0x74>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10a      	bne.n	80072be <xQueueReceive+0x8e>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	61bb      	str	r3, [r7, #24]
}
 80072ba:	bf00      	nop
 80072bc:	e7fe      	b.n	80072bc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072be:	f001 fcc9 	bl	8008c54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d01f      	beq.n	800730e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80072ce:	68b9      	ldr	r1, [r7, #8]
 80072d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072d2:	f000 fa1b 	bl	800770c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80072d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d8:	1e5a      	subs	r2, r3, #1
 80072da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072dc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00f      	beq.n	8007306 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e8:	3310      	adds	r3, #16
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 ffa0 	bl	8008230 <xTaskRemoveFromEventList>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d007      	beq.n	8007306 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80072f6:	4b3d      	ldr	r3, [pc, #244]	; (80073ec <xQueueReceive+0x1bc>)
 80072f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007306:	f001 fcd5 	bl	8008cb4 <vPortExitCritical>
				return pdPASS;
 800730a:	2301      	movs	r3, #1
 800730c:	e069      	b.n	80073e2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d103      	bne.n	800731c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007314:	f001 fcce 	bl	8008cb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007318:	2300      	movs	r3, #0
 800731a:	e062      	b.n	80073e2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731e:	2b00      	cmp	r3, #0
 8007320:	d106      	bne.n	8007330 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007322:	f107 0310 	add.w	r3, r7, #16
 8007326:	4618      	mov	r0, r3
 8007328:	f000 ffe4 	bl	80082f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800732c:	2301      	movs	r3, #1
 800732e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007330:	f001 fcc0 	bl	8008cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007334:	f000 fd5e 	bl	8007df4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007338:	f001 fc8c 	bl	8008c54 <vPortEnterCritical>
 800733c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800733e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007342:	b25b      	sxtb	r3, r3
 8007344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007348:	d103      	bne.n	8007352 <xQueueReceive+0x122>
 800734a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734c:	2200      	movs	r2, #0
 800734e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007358:	b25b      	sxtb	r3, r3
 800735a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735e:	d103      	bne.n	8007368 <xQueueReceive+0x138>
 8007360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007368:	f001 fca4 	bl	8008cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800736c:	1d3a      	adds	r2, r7, #4
 800736e:	f107 0310 	add.w	r3, r7, #16
 8007372:	4611      	mov	r1, r2
 8007374:	4618      	mov	r0, r3
 8007376:	f000 ffd3 	bl	8008320 <xTaskCheckForTimeOut>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d123      	bne.n	80073c8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007380:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007382:	f000 fa3b 	bl	80077fc <prvIsQueueEmpty>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d017      	beq.n	80073bc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800738c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738e:	3324      	adds	r3, #36	; 0x24
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	4611      	mov	r1, r2
 8007394:	4618      	mov	r0, r3
 8007396:	f000 ff27 	bl	80081e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800739a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800739c:	f000 f9dc 	bl	8007758 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073a0:	f000 fd36 	bl	8007e10 <xTaskResumeAll>
 80073a4:	4603      	mov	r3, r0
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d189      	bne.n	80072be <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80073aa:	4b10      	ldr	r3, [pc, #64]	; (80073ec <xQueueReceive+0x1bc>)
 80073ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073b0:	601a      	str	r2, [r3, #0]
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	f3bf 8f6f 	isb	sy
 80073ba:	e780      	b.n	80072be <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80073bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073be:	f000 f9cb 	bl	8007758 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073c2:	f000 fd25 	bl	8007e10 <xTaskResumeAll>
 80073c6:	e77a      	b.n	80072be <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80073c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073ca:	f000 f9c5 	bl	8007758 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073ce:	f000 fd1f 	bl	8007e10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073d4:	f000 fa12 	bl	80077fc <prvIsQueueEmpty>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f43f af6f 	beq.w	80072be <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80073e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3730      	adds	r7, #48	; 0x30
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	e000ed04 	.word	0xe000ed04

080073f0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08e      	sub	sp, #56	; 0x38
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80073fa:	2300      	movs	r3, #0
 80073fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007402:	2300      	movs	r3, #0
 8007404:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10a      	bne.n	8007422 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800740c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	623b      	str	r3, [r7, #32]
}
 800741e:	bf00      	nop
 8007420:	e7fe      	b.n	8007420 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800742a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742e:	f383 8811 	msr	BASEPRI, r3
 8007432:	f3bf 8f6f 	isb	sy
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	61fb      	str	r3, [r7, #28]
}
 800743c:	bf00      	nop
 800743e:	e7fe      	b.n	800743e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007440:	f001 f8b6 	bl	80085b0 <xTaskGetSchedulerState>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d102      	bne.n	8007450 <xQueueSemaphoreTake+0x60>
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d101      	bne.n	8007454 <xQueueSemaphoreTake+0x64>
 8007450:	2301      	movs	r3, #1
 8007452:	e000      	b.n	8007456 <xQueueSemaphoreTake+0x66>
 8007454:	2300      	movs	r3, #0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10a      	bne.n	8007470 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800745a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745e:	f383 8811 	msr	BASEPRI, r3
 8007462:	f3bf 8f6f 	isb	sy
 8007466:	f3bf 8f4f 	dsb	sy
 800746a:	61bb      	str	r3, [r7, #24]
}
 800746c:	bf00      	nop
 800746e:	e7fe      	b.n	800746e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007470:	f001 fbf0 	bl	8008c54 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007478:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800747a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800747c:	2b00      	cmp	r3, #0
 800747e:	d024      	beq.n	80074ca <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007482:	1e5a      	subs	r2, r3, #1
 8007484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007486:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007490:	f001 fa36 	bl	8008900 <pvTaskIncrementMutexHeldCount>
 8007494:	4602      	mov	r2, r0
 8007496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007498:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800749a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00f      	beq.n	80074c2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a4:	3310      	adds	r3, #16
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 fec2 	bl	8008230 <xTaskRemoveFromEventList>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d007      	beq.n	80074c2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074b2:	4b54      	ldr	r3, [pc, #336]	; (8007604 <xQueueSemaphoreTake+0x214>)
 80074b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074b8:	601a      	str	r2, [r3, #0]
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80074c2:	f001 fbf7 	bl	8008cb4 <vPortExitCritical>
				return pdPASS;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e097      	b.n	80075fa <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d111      	bne.n	80074f4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80074d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00a      	beq.n	80074ec <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	617b      	str	r3, [r7, #20]
}
 80074e8:	bf00      	nop
 80074ea:	e7fe      	b.n	80074ea <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80074ec:	f001 fbe2 	bl	8008cb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074f0:	2300      	movs	r3, #0
 80074f2:	e082      	b.n	80075fa <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d106      	bne.n	8007508 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074fa:	f107 030c 	add.w	r3, r7, #12
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fef8 	bl	80082f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007504:	2301      	movs	r3, #1
 8007506:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007508:	f001 fbd4 	bl	8008cb4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800750c:	f000 fc72 	bl	8007df4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007510:	f001 fba0 	bl	8008c54 <vPortEnterCritical>
 8007514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007516:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800751a:	b25b      	sxtb	r3, r3
 800751c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007520:	d103      	bne.n	800752a <xQueueSemaphoreTake+0x13a>
 8007522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007524:	2200      	movs	r2, #0
 8007526:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800752a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800752c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007530:	b25b      	sxtb	r3, r3
 8007532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007536:	d103      	bne.n	8007540 <xQueueSemaphoreTake+0x150>
 8007538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007540:	f001 fbb8 	bl	8008cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007544:	463a      	mov	r2, r7
 8007546:	f107 030c 	add.w	r3, r7, #12
 800754a:	4611      	mov	r1, r2
 800754c:	4618      	mov	r0, r3
 800754e:	f000 fee7 	bl	8008320 <xTaskCheckForTimeOut>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d132      	bne.n	80075be <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007558:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800755a:	f000 f94f 	bl	80077fc <prvIsQueueEmpty>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d026      	beq.n	80075b2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d109      	bne.n	8007580 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800756c:	f001 fb72 	bl	8008c54 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	4618      	mov	r0, r3
 8007576:	f001 f839 	bl	80085ec <xTaskPriorityInherit>
 800757a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800757c:	f001 fb9a 	bl	8008cb4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	3324      	adds	r3, #36	; 0x24
 8007584:	683a      	ldr	r2, [r7, #0]
 8007586:	4611      	mov	r1, r2
 8007588:	4618      	mov	r0, r3
 800758a:	f000 fe2d 	bl	80081e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800758e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007590:	f000 f8e2 	bl	8007758 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007594:	f000 fc3c 	bl	8007e10 <xTaskResumeAll>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	f47f af68 	bne.w	8007470 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80075a0:	4b18      	ldr	r3, [pc, #96]	; (8007604 <xQueueSemaphoreTake+0x214>)
 80075a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	f3bf 8f4f 	dsb	sy
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	e75e      	b.n	8007470 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80075b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075b4:	f000 f8d0 	bl	8007758 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075b8:	f000 fc2a 	bl	8007e10 <xTaskResumeAll>
 80075bc:	e758      	b.n	8007470 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80075be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075c0:	f000 f8ca 	bl	8007758 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075c4:	f000 fc24 	bl	8007e10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075ca:	f000 f917 	bl	80077fc <prvIsQueueEmpty>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f43f af4d 	beq.w	8007470 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80075d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00d      	beq.n	80075f8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80075dc:	f001 fb3a 	bl	8008c54 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80075e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075e2:	f000 f811 	bl	8007608 <prvGetDisinheritPriorityAfterTimeout>
 80075e6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80075e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075ee:	4618      	mov	r0, r3
 80075f0:	f001 f8f8 	bl	80087e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80075f4:	f001 fb5e 	bl	8008cb4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3738      	adds	r7, #56	; 0x38
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	e000ed04 	.word	0xe000ed04

08007608 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007614:	2b00      	cmp	r3, #0
 8007616:	d006      	beq.n	8007626 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f1c3 0307 	rsb	r3, r3, #7
 8007622:	60fb      	str	r3, [r7, #12]
 8007624:	e001      	b.n	800762a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007626:	2300      	movs	r3, #0
 8007628:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800762a:	68fb      	ldr	r3, [r7, #12]
	}
 800762c:	4618      	mov	r0, r3
 800762e:	3714      	adds	r7, #20
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b086      	sub	sp, #24
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007644:	2300      	movs	r3, #0
 8007646:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	2b00      	cmp	r3, #0
 8007654:	d10d      	bne.n	8007672 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d14d      	bne.n	80076fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	4618      	mov	r0, r3
 8007664:	f001 f838 	bl	80086d8 <xTaskPriorityDisinherit>
 8007668:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	609a      	str	r2, [r3, #8]
 8007670:	e043      	b.n	80076fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d119      	bne.n	80076ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6858      	ldr	r0, [r3, #4]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007680:	461a      	mov	r2, r3
 8007682:	68b9      	ldr	r1, [r7, #8]
 8007684:	f001 ff15 	bl	80094b2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	685a      	ldr	r2, [r3, #4]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007690:	441a      	add	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	685a      	ldr	r2, [r3, #4]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d32b      	bcc.n	80076fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	605a      	str	r2, [r3, #4]
 80076aa:	e026      	b.n	80076fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	68d8      	ldr	r0, [r3, #12]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b4:	461a      	mov	r2, r3
 80076b6:	68b9      	ldr	r1, [r7, #8]
 80076b8:	f001 fefb 	bl	80094b2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c4:	425b      	negs	r3, r3
 80076c6:	441a      	add	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	68da      	ldr	r2, [r3, #12]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d207      	bcs.n	80076e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	689a      	ldr	r2, [r3, #8]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e0:	425b      	negs	r3, r3
 80076e2:	441a      	add	r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d105      	bne.n	80076fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d002      	beq.n	80076fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	1c5a      	adds	r2, r3, #1
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007702:	697b      	ldr	r3, [r7, #20]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3718      	adds	r7, #24
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771a:	2b00      	cmp	r3, #0
 800771c:	d018      	beq.n	8007750 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68da      	ldr	r2, [r3, #12]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007726:	441a      	add	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	429a      	cmp	r2, r3
 8007736:	d303      	bcc.n	8007740 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	68d9      	ldr	r1, [r3, #12]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	461a      	mov	r2, r3
 800774a:	6838      	ldr	r0, [r7, #0]
 800774c:	f001 feb1 	bl	80094b2 <memcpy>
	}
}
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007760:	f001 fa78 	bl	8008c54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800776a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800776c:	e011      	b.n	8007792 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007772:	2b00      	cmp	r3, #0
 8007774:	d012      	beq.n	800779c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	3324      	adds	r3, #36	; 0x24
 800777a:	4618      	mov	r0, r3
 800777c:	f000 fd58 	bl	8008230 <xTaskRemoveFromEventList>
 8007780:	4603      	mov	r3, r0
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007786:	f000 fe2d 	bl	80083e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800778a:	7bfb      	ldrb	r3, [r7, #15]
 800778c:	3b01      	subs	r3, #1
 800778e:	b2db      	uxtb	r3, r3
 8007790:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007796:	2b00      	cmp	r3, #0
 8007798:	dce9      	bgt.n	800776e <prvUnlockQueue+0x16>
 800779a:	e000      	b.n	800779e <prvUnlockQueue+0x46>
					break;
 800779c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	22ff      	movs	r2, #255	; 0xff
 80077a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80077a6:	f001 fa85 	bl	8008cb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077aa:	f001 fa53 	bl	8008c54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077b6:	e011      	b.n	80077dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d012      	beq.n	80077e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	3310      	adds	r3, #16
 80077c4:	4618      	mov	r0, r3
 80077c6:	f000 fd33 	bl	8008230 <xTaskRemoveFromEventList>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d001      	beq.n	80077d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80077d0:	f000 fe08 	bl	80083e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80077d4:	7bbb      	ldrb	r3, [r7, #14]
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	dce9      	bgt.n	80077b8 <prvUnlockQueue+0x60>
 80077e4:	e000      	b.n	80077e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80077e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	22ff      	movs	r2, #255	; 0xff
 80077ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80077f0:	f001 fa60 	bl	8008cb4 <vPortExitCritical>
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007804:	f001 fa26 	bl	8008c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007810:	2301      	movs	r3, #1
 8007812:	60fb      	str	r3, [r7, #12]
 8007814:	e001      	b.n	800781a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007816:	2300      	movs	r3, #0
 8007818:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800781a:	f001 fa4b 	bl	8008cb4 <vPortExitCritical>

	return xReturn;
 800781e:	68fb      	ldr	r3, [r7, #12]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3710      	adds	r7, #16
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007830:	f001 fa10 	bl	8008c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800783c:	429a      	cmp	r2, r3
 800783e:	d102      	bne.n	8007846 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007840:	2301      	movs	r3, #1
 8007842:	60fb      	str	r3, [r7, #12]
 8007844:	e001      	b.n	800784a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007846:	2300      	movs	r3, #0
 8007848:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800784a:	f001 fa33 	bl	8008cb4 <vPortExitCritical>

	return xReturn;
 800784e:	68fb      	ldr	r3, [r7, #12]
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007858:	b580      	push	{r7, lr}
 800785a:	b08e      	sub	sp, #56	; 0x38
 800785c:	af04      	add	r7, sp, #16
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
 8007864:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10a      	bne.n	8007882 <xTaskCreateStatic+0x2a>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	623b      	str	r3, [r7, #32]
}
 800787e:	bf00      	nop
 8007880:	e7fe      	b.n	8007880 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007884:	2b00      	cmp	r3, #0
 8007886:	d10a      	bne.n	800789e <xTaskCreateStatic+0x46>
	__asm volatile
 8007888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788c:	f383 8811 	msr	BASEPRI, r3
 8007890:	f3bf 8f6f 	isb	sy
 8007894:	f3bf 8f4f 	dsb	sy
 8007898:	61fb      	str	r3, [r7, #28]
}
 800789a:	bf00      	nop
 800789c:	e7fe      	b.n	800789c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800789e:	23b4      	movs	r3, #180	; 0xb4
 80078a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	2bb4      	cmp	r3, #180	; 0xb4
 80078a6:	d00a      	beq.n	80078be <xTaskCreateStatic+0x66>
	__asm volatile
 80078a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ac:	f383 8811 	msr	BASEPRI, r3
 80078b0:	f3bf 8f6f 	isb	sy
 80078b4:	f3bf 8f4f 	dsb	sy
 80078b8:	61bb      	str	r3, [r7, #24]
}
 80078ba:	bf00      	nop
 80078bc:	e7fe      	b.n	80078bc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80078be:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80078c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d01e      	beq.n	8007904 <xTaskCreateStatic+0xac>
 80078c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d01b      	beq.n	8007904 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80078cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078d4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80078d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d8:	2202      	movs	r2, #2
 80078da:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80078de:	2300      	movs	r3, #0
 80078e0:	9303      	str	r3, [sp, #12]
 80078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e4:	9302      	str	r3, [sp, #8]
 80078e6:	f107 0314 	add.w	r3, r7, #20
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	68b9      	ldr	r1, [r7, #8]
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f000 f850 	bl	800799c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80078fe:	f000 f8f3 	bl	8007ae8 <prvAddNewTaskToReadyList>
 8007902:	e001      	b.n	8007908 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007904:	2300      	movs	r3, #0
 8007906:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007908:	697b      	ldr	r3, [r7, #20]
	}
 800790a:	4618      	mov	r0, r3
 800790c:	3728      	adds	r7, #40	; 0x28
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007912:	b580      	push	{r7, lr}
 8007914:	b08c      	sub	sp, #48	; 0x30
 8007916:	af04      	add	r7, sp, #16
 8007918:	60f8      	str	r0, [r7, #12]
 800791a:	60b9      	str	r1, [r7, #8]
 800791c:	603b      	str	r3, [r7, #0]
 800791e:	4613      	mov	r3, r2
 8007920:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007922:	88fb      	ldrh	r3, [r7, #6]
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4618      	mov	r0, r3
 8007928:	f001 fab6 	bl	8008e98 <pvPortMalloc>
 800792c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00e      	beq.n	8007952 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007934:	20b4      	movs	r0, #180	; 0xb4
 8007936:	f001 faaf 	bl	8008e98 <pvPortMalloc>
 800793a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d003      	beq.n	800794a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	631a      	str	r2, [r3, #48]	; 0x30
 8007948:	e005      	b.n	8007956 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800794a:	6978      	ldr	r0, [r7, #20]
 800794c:	f001 fb70 	bl	8009030 <vPortFree>
 8007950:	e001      	b.n	8007956 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007952:	2300      	movs	r3, #0
 8007954:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d017      	beq.n	800798c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007964:	88fa      	ldrh	r2, [r7, #6]
 8007966:	2300      	movs	r3, #0
 8007968:	9303      	str	r3, [sp, #12]
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	9302      	str	r3, [sp, #8]
 800796e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 f80e 	bl	800799c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007980:	69f8      	ldr	r0, [r7, #28]
 8007982:	f000 f8b1 	bl	8007ae8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007986:	2301      	movs	r3, #1
 8007988:	61bb      	str	r3, [r7, #24]
 800798a:	e002      	b.n	8007992 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800798c:	f04f 33ff 	mov.w	r3, #4294967295
 8007990:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007992:	69bb      	ldr	r3, [r7, #24]
	}
 8007994:	4618      	mov	r0, r3
 8007996:	3720      	adds	r7, #32
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b088      	sub	sp, #32
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	60b9      	str	r1, [r7, #8]
 80079a6:	607a      	str	r2, [r7, #4]
 80079a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80079aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ac:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	461a      	mov	r2, r3
 80079b4:	21a5      	movs	r1, #165	; 0xa5
 80079b6:	f001 fd8a 	bl	80094ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80079ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80079c4:	3b01      	subs	r3, #1
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4413      	add	r3, r2
 80079ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	f023 0307 	bic.w	r3, r3, #7
 80079d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	f003 0307 	and.w	r3, r3, #7
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	617b      	str	r3, [r7, #20]
}
 80079f0:	bf00      	nop
 80079f2:	e7fe      	b.n	80079f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d01f      	beq.n	8007a3a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079fa:	2300      	movs	r3, #0
 80079fc:	61fb      	str	r3, [r7, #28]
 80079fe:	e012      	b.n	8007a26 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	4413      	add	r3, r2
 8007a06:	7819      	ldrb	r1, [r3, #0]
 8007a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	4413      	add	r3, r2
 8007a0e:	3334      	adds	r3, #52	; 0x34
 8007a10:	460a      	mov	r2, r1
 8007a12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	4413      	add	r3, r2
 8007a1a:	781b      	ldrb	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d006      	beq.n	8007a2e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	3301      	adds	r3, #1
 8007a24:	61fb      	str	r3, [r7, #28]
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	2b0f      	cmp	r3, #15
 8007a2a:	d9e9      	bls.n	8007a00 <prvInitialiseNewTask+0x64>
 8007a2c:	e000      	b.n	8007a30 <prvInitialiseNewTask+0x94>
			{
				break;
 8007a2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a38:	e003      	b.n	8007a42 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a44:	2b06      	cmp	r3, #6
 8007a46:	d901      	bls.n	8007a4c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007a48:	2306      	movs	r3, #6
 8007a4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a56:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a60:	3304      	adds	r3, #4
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff f8c2 	bl	8006bec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a6a:	3318      	adds	r3, #24
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7ff f8bd 	bl	8006bec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7a:	f1c3 0207 	rsb	r2, r3, #7
 8007a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a9a:	334c      	adds	r3, #76	; 0x4c
 8007a9c:	2260      	movs	r2, #96	; 0x60
 8007a9e:	2100      	movs	r1, #0
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f001 fd14 	bl	80094ce <memset>
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa8:	4a0c      	ldr	r2, [pc, #48]	; (8007adc <prvInitialiseNewTask+0x140>)
 8007aaa:	651a      	str	r2, [r3, #80]	; 0x50
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	4a0c      	ldr	r2, [pc, #48]	; (8007ae0 <prvInitialiseNewTask+0x144>)
 8007ab0:	655a      	str	r2, [r3, #84]	; 0x54
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab4:	4a0b      	ldr	r2, [pc, #44]	; (8007ae4 <prvInitialiseNewTask+0x148>)
 8007ab6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	68f9      	ldr	r1, [r7, #12]
 8007abc:	69b8      	ldr	r0, [r7, #24]
 8007abe:	f000 ff99 	bl	80089f4 <pxPortInitialiseStack>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ad2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ad4:	bf00      	nop
 8007ad6:	3720      	adds	r7, #32
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	0800c448 	.word	0x0800c448
 8007ae0:	0800c468 	.word	0x0800c468
 8007ae4:	0800c428 	.word	0x0800c428

08007ae8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b082      	sub	sp, #8
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007af0:	f001 f8b0 	bl	8008c54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007af4:	4b2a      	ldr	r3, [pc, #168]	; (8007ba0 <prvAddNewTaskToReadyList+0xb8>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3301      	adds	r3, #1
 8007afa:	4a29      	ldr	r2, [pc, #164]	; (8007ba0 <prvAddNewTaskToReadyList+0xb8>)
 8007afc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007afe:	4b29      	ldr	r3, [pc, #164]	; (8007ba4 <prvAddNewTaskToReadyList+0xbc>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d109      	bne.n	8007b1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b06:	4a27      	ldr	r2, [pc, #156]	; (8007ba4 <prvAddNewTaskToReadyList+0xbc>)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b0c:	4b24      	ldr	r3, [pc, #144]	; (8007ba0 <prvAddNewTaskToReadyList+0xb8>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d110      	bne.n	8007b36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b14:	f000 fc8a 	bl	800842c <prvInitialiseTaskLists>
 8007b18:	e00d      	b.n	8007b36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b1a:	4b23      	ldr	r3, [pc, #140]	; (8007ba8 <prvAddNewTaskToReadyList+0xc0>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d109      	bne.n	8007b36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b22:	4b20      	ldr	r3, [pc, #128]	; (8007ba4 <prvAddNewTaskToReadyList+0xbc>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d802      	bhi.n	8007b36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b30:	4a1c      	ldr	r2, [pc, #112]	; (8007ba4 <prvAddNewTaskToReadyList+0xbc>)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b36:	4b1d      	ldr	r3, [pc, #116]	; (8007bac <prvAddNewTaskToReadyList+0xc4>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	4a1b      	ldr	r2, [pc, #108]	; (8007bac <prvAddNewTaskToReadyList+0xc4>)
 8007b3e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	2201      	movs	r2, #1
 8007b46:	409a      	lsls	r2, r3
 8007b48:	4b19      	ldr	r3, [pc, #100]	; (8007bb0 <prvAddNewTaskToReadyList+0xc8>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	4a18      	ldr	r2, [pc, #96]	; (8007bb0 <prvAddNewTaskToReadyList+0xc8>)
 8007b50:	6013      	str	r3, [r2, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b56:	4613      	mov	r3, r2
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	4413      	add	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4a15      	ldr	r2, [pc, #84]	; (8007bb4 <prvAddNewTaskToReadyList+0xcc>)
 8007b60:	441a      	add	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	3304      	adds	r3, #4
 8007b66:	4619      	mov	r1, r3
 8007b68:	4610      	mov	r0, r2
 8007b6a:	f7ff f84c 	bl	8006c06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007b6e:	f001 f8a1 	bl	8008cb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007b72:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <prvAddNewTaskToReadyList+0xc0>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00e      	beq.n	8007b98 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007b7a:	4b0a      	ldr	r3, [pc, #40]	; (8007ba4 <prvAddNewTaskToReadyList+0xbc>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d207      	bcs.n	8007b98 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007b88:	4b0b      	ldr	r3, [pc, #44]	; (8007bb8 <prvAddNewTaskToReadyList+0xd0>)
 8007b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b8e:	601a      	str	r2, [r3, #0]
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b98:	bf00      	nop
 8007b9a:	3708      	adds	r7, #8
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	20000664 	.word	0x20000664
 8007ba4:	20000564 	.word	0x20000564
 8007ba8:	20000670 	.word	0x20000670
 8007bac:	20000680 	.word	0x20000680
 8007bb0:	2000066c 	.word	0x2000066c
 8007bb4:	20000568 	.word	0x20000568
 8007bb8:	e000ed04 	.word	0xe000ed04

08007bbc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b08a      	sub	sp, #40	; 0x28
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d10a      	bne.n	8007be6 <vTaskDelayUntil+0x2a>
	__asm volatile
 8007bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	617b      	str	r3, [r7, #20]
}
 8007be2:	bf00      	nop
 8007be4:	e7fe      	b.n	8007be4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10a      	bne.n	8007c02 <vTaskDelayUntil+0x46>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	613b      	str	r3, [r7, #16]
}
 8007bfe:	bf00      	nop
 8007c00:	e7fe      	b.n	8007c00 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8007c02:	4b2a      	ldr	r3, [pc, #168]	; (8007cac <vTaskDelayUntil+0xf0>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00a      	beq.n	8007c20 <vTaskDelayUntil+0x64>
	__asm volatile
 8007c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	60fb      	str	r3, [r7, #12]
}
 8007c1c:	bf00      	nop
 8007c1e:	e7fe      	b.n	8007c1e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8007c20:	f000 f8e8 	bl	8007df4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007c24:	4b22      	ldr	r3, [pc, #136]	; (8007cb0 <vTaskDelayUntil+0xf4>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	4413      	add	r3, r2
 8007c32:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6a3a      	ldr	r2, [r7, #32]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d20b      	bcs.n	8007c56 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	69fa      	ldr	r2, [r7, #28]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d211      	bcs.n	8007c6c <vTaskDelayUntil+0xb0>
 8007c48:	69fa      	ldr	r2, [r7, #28]
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d90d      	bls.n	8007c6c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007c50:	2301      	movs	r3, #1
 8007c52:	627b      	str	r3, [r7, #36]	; 0x24
 8007c54:	e00a      	b.n	8007c6c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	69fa      	ldr	r2, [r7, #28]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d303      	bcc.n	8007c68 <vTaskDelayUntil+0xac>
 8007c60:	69fa      	ldr	r2, [r7, #28]
 8007c62:	6a3b      	ldr	r3, [r7, #32]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d901      	bls.n	8007c6c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d006      	beq.n	8007c86 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007c78:	69fa      	ldr	r2, [r7, #28]
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	2100      	movs	r1, #0
 8007c80:	4618      	mov	r0, r3
 8007c82:	f000 fe51 	bl	8008928 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007c86:	f000 f8c3 	bl	8007e10 <xTaskResumeAll>
 8007c8a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d107      	bne.n	8007ca2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8007c92:	4b08      	ldr	r3, [pc, #32]	; (8007cb4 <vTaskDelayUntil+0xf8>)
 8007c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c98:	601a      	str	r2, [r3, #0]
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ca2:	bf00      	nop
 8007ca4:	3728      	adds	r7, #40	; 0x28
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	2000068c 	.word	0x2000068c
 8007cb0:	20000668 	.word	0x20000668
 8007cb4:	e000ed04 	.word	0xe000ed04

08007cb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d017      	beq.n	8007cfa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007cca:	4b13      	ldr	r3, [pc, #76]	; (8007d18 <vTaskDelay+0x60>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <vTaskDelay+0x30>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	60bb      	str	r3, [r7, #8]
}
 8007ce4:	bf00      	nop
 8007ce6:	e7fe      	b.n	8007ce6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ce8:	f000 f884 	bl	8007df4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007cec:	2100      	movs	r1, #0
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 fe1a 	bl	8008928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007cf4:	f000 f88c 	bl	8007e10 <xTaskResumeAll>
 8007cf8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d107      	bne.n	8007d10 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007d00:	4b06      	ldr	r3, [pc, #24]	; (8007d1c <vTaskDelay+0x64>)
 8007d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d10:	bf00      	nop
 8007d12:	3710      	adds	r7, #16
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	2000068c 	.word	0x2000068c
 8007d1c:	e000ed04 	.word	0xe000ed04

08007d20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b08a      	sub	sp, #40	; 0x28
 8007d24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d26:	2300      	movs	r3, #0
 8007d28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d2e:	463a      	mov	r2, r7
 8007d30:	1d39      	adds	r1, r7, #4
 8007d32:	f107 0308 	add.w	r3, r7, #8
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7f9 fbcc 	bl	80014d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d3c:	6839      	ldr	r1, [r7, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68ba      	ldr	r2, [r7, #8]
 8007d42:	9202      	str	r2, [sp, #8]
 8007d44:	9301      	str	r3, [sp, #4]
 8007d46:	2300      	movs	r3, #0
 8007d48:	9300      	str	r3, [sp, #0]
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	460a      	mov	r2, r1
 8007d4e:	4921      	ldr	r1, [pc, #132]	; (8007dd4 <vTaskStartScheduler+0xb4>)
 8007d50:	4821      	ldr	r0, [pc, #132]	; (8007dd8 <vTaskStartScheduler+0xb8>)
 8007d52:	f7ff fd81 	bl	8007858 <xTaskCreateStatic>
 8007d56:	4603      	mov	r3, r0
 8007d58:	4a20      	ldr	r2, [pc, #128]	; (8007ddc <vTaskStartScheduler+0xbc>)
 8007d5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d5c:	4b1f      	ldr	r3, [pc, #124]	; (8007ddc <vTaskStartScheduler+0xbc>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d64:	2301      	movs	r3, #1
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	e001      	b.n	8007d6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d11b      	bne.n	8007dac <vTaskStartScheduler+0x8c>
	__asm volatile
 8007d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d78:	f383 8811 	msr	BASEPRI, r3
 8007d7c:	f3bf 8f6f 	isb	sy
 8007d80:	f3bf 8f4f 	dsb	sy
 8007d84:	613b      	str	r3, [r7, #16]
}
 8007d86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d88:	4b15      	ldr	r3, [pc, #84]	; (8007de0 <vTaskStartScheduler+0xc0>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	334c      	adds	r3, #76	; 0x4c
 8007d8e:	4a15      	ldr	r2, [pc, #84]	; (8007de4 <vTaskStartScheduler+0xc4>)
 8007d90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d92:	4b15      	ldr	r3, [pc, #84]	; (8007de8 <vTaskStartScheduler+0xc8>)
 8007d94:	f04f 32ff 	mov.w	r2, #4294967295
 8007d98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d9a:	4b14      	ldr	r3, [pc, #80]	; (8007dec <vTaskStartScheduler+0xcc>)
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007da0:	4b13      	ldr	r3, [pc, #76]	; (8007df0 <vTaskStartScheduler+0xd0>)
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007da6:	f000 feb3 	bl	8008b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007daa:	e00e      	b.n	8007dca <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db2:	d10a      	bne.n	8007dca <vTaskStartScheduler+0xaa>
	__asm volatile
 8007db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db8:	f383 8811 	msr	BASEPRI, r3
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	f3bf 8f4f 	dsb	sy
 8007dc4:	60fb      	str	r3, [r7, #12]
}
 8007dc6:	bf00      	nop
 8007dc8:	e7fe      	b.n	8007dc8 <vTaskStartScheduler+0xa8>
}
 8007dca:	bf00      	nop
 8007dcc:	3718      	adds	r7, #24
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	0800c408 	.word	0x0800c408
 8007dd8:	080083fd 	.word	0x080083fd
 8007ddc:	20000688 	.word	0x20000688
 8007de0:	20000564 	.word	0x20000564
 8007de4:	20000094 	.word	0x20000094
 8007de8:	20000684 	.word	0x20000684
 8007dec:	20000670 	.word	0x20000670
 8007df0:	20000668 	.word	0x20000668

08007df4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007df4:	b480      	push	{r7}
 8007df6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007df8:	4b04      	ldr	r3, [pc, #16]	; (8007e0c <vTaskSuspendAll+0x18>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	4a03      	ldr	r2, [pc, #12]	; (8007e0c <vTaskSuspendAll+0x18>)
 8007e00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007e02:	bf00      	nop
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	2000068c 	.word	0x2000068c

08007e10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e1e:	4b41      	ldr	r3, [pc, #260]	; (8007f24 <xTaskResumeAll+0x114>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10a      	bne.n	8007e3c <xTaskResumeAll+0x2c>
	__asm volatile
 8007e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2a:	f383 8811 	msr	BASEPRI, r3
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f3bf 8f4f 	dsb	sy
 8007e36:	603b      	str	r3, [r7, #0]
}
 8007e38:	bf00      	nop
 8007e3a:	e7fe      	b.n	8007e3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e3c:	f000 ff0a 	bl	8008c54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e40:	4b38      	ldr	r3, [pc, #224]	; (8007f24 <xTaskResumeAll+0x114>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3b01      	subs	r3, #1
 8007e46:	4a37      	ldr	r2, [pc, #220]	; (8007f24 <xTaskResumeAll+0x114>)
 8007e48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e4a:	4b36      	ldr	r3, [pc, #216]	; (8007f24 <xTaskResumeAll+0x114>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d161      	bne.n	8007f16 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e52:	4b35      	ldr	r3, [pc, #212]	; (8007f28 <xTaskResumeAll+0x118>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d05d      	beq.n	8007f16 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e5a:	e02e      	b.n	8007eba <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e5c:	4b33      	ldr	r3, [pc, #204]	; (8007f2c <xTaskResumeAll+0x11c>)
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	3318      	adds	r3, #24
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7fe ff29 	bl	8006cc0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3304      	adds	r3, #4
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe ff24 	bl	8006cc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	409a      	lsls	r2, r3
 8007e80:	4b2b      	ldr	r3, [pc, #172]	; (8007f30 <xTaskResumeAll+0x120>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	4a2a      	ldr	r2, [pc, #168]	; (8007f30 <xTaskResumeAll+0x120>)
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e8e:	4613      	mov	r3, r2
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	4413      	add	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4a27      	ldr	r2, [pc, #156]	; (8007f34 <xTaskResumeAll+0x124>)
 8007e98:	441a      	add	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	f7fe feb0 	bl	8006c06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eaa:	4b23      	ldr	r3, [pc, #140]	; (8007f38 <xTaskResumeAll+0x128>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d302      	bcc.n	8007eba <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007eb4:	4b21      	ldr	r3, [pc, #132]	; (8007f3c <xTaskResumeAll+0x12c>)
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eba:	4b1c      	ldr	r3, [pc, #112]	; (8007f2c <xTaskResumeAll+0x11c>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1cc      	bne.n	8007e5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d001      	beq.n	8007ecc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ec8:	f000 fb52 	bl	8008570 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007ecc:	4b1c      	ldr	r3, [pc, #112]	; (8007f40 <xTaskResumeAll+0x130>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d010      	beq.n	8007efa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ed8:	f000 f846 	bl	8007f68 <xTaskIncrementTick>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d002      	beq.n	8007ee8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007ee2:	4b16      	ldr	r3, [pc, #88]	; (8007f3c <xTaskResumeAll+0x12c>)
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1f1      	bne.n	8007ed8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007ef4:	4b12      	ldr	r3, [pc, #72]	; (8007f40 <xTaskResumeAll+0x130>)
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007efa:	4b10      	ldr	r3, [pc, #64]	; (8007f3c <xTaskResumeAll+0x12c>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d009      	beq.n	8007f16 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f02:	2301      	movs	r3, #1
 8007f04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f06:	4b0f      	ldr	r3, [pc, #60]	; (8007f44 <xTaskResumeAll+0x134>)
 8007f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f0c:	601a      	str	r2, [r3, #0]
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f16:	f000 fecd 	bl	8008cb4 <vPortExitCritical>

	return xAlreadyYielded;
 8007f1a:	68bb      	ldr	r3, [r7, #8]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	2000068c 	.word	0x2000068c
 8007f28:	20000664 	.word	0x20000664
 8007f2c:	20000624 	.word	0x20000624
 8007f30:	2000066c 	.word	0x2000066c
 8007f34:	20000568 	.word	0x20000568
 8007f38:	20000564 	.word	0x20000564
 8007f3c:	20000678 	.word	0x20000678
 8007f40:	20000674 	.word	0x20000674
 8007f44:	e000ed04 	.word	0xe000ed04

08007f48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f4e:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <xTaskGetTickCount+0x1c>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f54:	687b      	ldr	r3, [r7, #4]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
 8007f62:	bf00      	nop
 8007f64:	20000668 	.word	0x20000668

08007f68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f72:	4b4e      	ldr	r3, [pc, #312]	; (80080ac <xTaskIncrementTick+0x144>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f040 808e 	bne.w	8008098 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f7c:	4b4c      	ldr	r3, [pc, #304]	; (80080b0 <xTaskIncrementTick+0x148>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3301      	adds	r3, #1
 8007f82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f84:	4a4a      	ldr	r2, [pc, #296]	; (80080b0 <xTaskIncrementTick+0x148>)
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d120      	bne.n	8007fd2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f90:	4b48      	ldr	r3, [pc, #288]	; (80080b4 <xTaskIncrementTick+0x14c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00a      	beq.n	8007fb0 <xTaskIncrementTick+0x48>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	603b      	str	r3, [r7, #0]
}
 8007fac:	bf00      	nop
 8007fae:	e7fe      	b.n	8007fae <xTaskIncrementTick+0x46>
 8007fb0:	4b40      	ldr	r3, [pc, #256]	; (80080b4 <xTaskIncrementTick+0x14c>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	60fb      	str	r3, [r7, #12]
 8007fb6:	4b40      	ldr	r3, [pc, #256]	; (80080b8 <xTaskIncrementTick+0x150>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a3e      	ldr	r2, [pc, #248]	; (80080b4 <xTaskIncrementTick+0x14c>)
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	4a3e      	ldr	r2, [pc, #248]	; (80080b8 <xTaskIncrementTick+0x150>)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6013      	str	r3, [r2, #0]
 8007fc4:	4b3d      	ldr	r3, [pc, #244]	; (80080bc <xTaskIncrementTick+0x154>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	4a3c      	ldr	r2, [pc, #240]	; (80080bc <xTaskIncrementTick+0x154>)
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	f000 facf 	bl	8008570 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007fd2:	4b3b      	ldr	r3, [pc, #236]	; (80080c0 <xTaskIncrementTick+0x158>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d348      	bcc.n	800806e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fdc:	4b35      	ldr	r3, [pc, #212]	; (80080b4 <xTaskIncrementTick+0x14c>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d104      	bne.n	8007ff0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fe6:	4b36      	ldr	r3, [pc, #216]	; (80080c0 <xTaskIncrementTick+0x158>)
 8007fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fec:	601a      	str	r2, [r3, #0]
					break;
 8007fee:	e03e      	b.n	800806e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ff0:	4b30      	ldr	r3, [pc, #192]	; (80080b4 <xTaskIncrementTick+0x14c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	429a      	cmp	r2, r3
 8008006:	d203      	bcs.n	8008010 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008008:	4a2d      	ldr	r2, [pc, #180]	; (80080c0 <xTaskIncrementTick+0x158>)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800800e:	e02e      	b.n	800806e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	3304      	adds	r3, #4
 8008014:	4618      	mov	r0, r3
 8008016:	f7fe fe53 	bl	8006cc0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800801e:	2b00      	cmp	r3, #0
 8008020:	d004      	beq.n	800802c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	3318      	adds	r3, #24
 8008026:	4618      	mov	r0, r3
 8008028:	f7fe fe4a 	bl	8006cc0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008030:	2201      	movs	r2, #1
 8008032:	409a      	lsls	r2, r3
 8008034:	4b23      	ldr	r3, [pc, #140]	; (80080c4 <xTaskIncrementTick+0x15c>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4313      	orrs	r3, r2
 800803a:	4a22      	ldr	r2, [pc, #136]	; (80080c4 <xTaskIncrementTick+0x15c>)
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4a1f      	ldr	r2, [pc, #124]	; (80080c8 <xTaskIncrementTick+0x160>)
 800804c:	441a      	add	r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	3304      	adds	r3, #4
 8008052:	4619      	mov	r1, r3
 8008054:	4610      	mov	r0, r2
 8008056:	f7fe fdd6 	bl	8006c06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800805e:	4b1b      	ldr	r3, [pc, #108]	; (80080cc <xTaskIncrementTick+0x164>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008064:	429a      	cmp	r2, r3
 8008066:	d3b9      	bcc.n	8007fdc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008068:	2301      	movs	r3, #1
 800806a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800806c:	e7b6      	b.n	8007fdc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800806e:	4b17      	ldr	r3, [pc, #92]	; (80080cc <xTaskIncrementTick+0x164>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008074:	4914      	ldr	r1, [pc, #80]	; (80080c8 <xTaskIncrementTick+0x160>)
 8008076:	4613      	mov	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	440b      	add	r3, r1
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d901      	bls.n	800808a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8008086:	2301      	movs	r3, #1
 8008088:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800808a:	4b11      	ldr	r3, [pc, #68]	; (80080d0 <xTaskIncrementTick+0x168>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d007      	beq.n	80080a2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008092:	2301      	movs	r3, #1
 8008094:	617b      	str	r3, [r7, #20]
 8008096:	e004      	b.n	80080a2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008098:	4b0e      	ldr	r3, [pc, #56]	; (80080d4 <xTaskIncrementTick+0x16c>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	3301      	adds	r3, #1
 800809e:	4a0d      	ldr	r2, [pc, #52]	; (80080d4 <xTaskIncrementTick+0x16c>)
 80080a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80080a2:	697b      	ldr	r3, [r7, #20]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3718      	adds	r7, #24
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	2000068c 	.word	0x2000068c
 80080b0:	20000668 	.word	0x20000668
 80080b4:	2000061c 	.word	0x2000061c
 80080b8:	20000620 	.word	0x20000620
 80080bc:	2000067c 	.word	0x2000067c
 80080c0:	20000684 	.word	0x20000684
 80080c4:	2000066c 	.word	0x2000066c
 80080c8:	20000568 	.word	0x20000568
 80080cc:	20000564 	.word	0x20000564
 80080d0:	20000678 	.word	0x20000678
 80080d4:	20000674 	.word	0x20000674

080080d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b088      	sub	sp, #32
 80080dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80080de:	4b3c      	ldr	r3, [pc, #240]	; (80081d0 <vTaskSwitchContext+0xf8>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80080e6:	4b3b      	ldr	r3, [pc, #236]	; (80081d4 <vTaskSwitchContext+0xfc>)
 80080e8:	2201      	movs	r2, #1
 80080ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80080ec:	e06b      	b.n	80081c6 <vTaskSwitchContext+0xee>
		xYieldPending = pdFALSE;
 80080ee:	4b39      	ldr	r3, [pc, #228]	; (80081d4 <vTaskSwitchContext+0xfc>)
 80080f0:	2200      	movs	r2, #0
 80080f2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80080f4:	4b38      	ldr	r3, [pc, #224]	; (80081d8 <vTaskSwitchContext+0x100>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080fa:	61fb      	str	r3, [r7, #28]
 80080fc:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8008100:	61bb      	str	r3, [r7, #24]
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	429a      	cmp	r2, r3
 800810a:	d111      	bne.n	8008130 <vTaskSwitchContext+0x58>
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	3304      	adds	r3, #4
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	429a      	cmp	r2, r3
 8008116:	d10b      	bne.n	8008130 <vTaskSwitchContext+0x58>
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	3308      	adds	r3, #8
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	69ba      	ldr	r2, [r7, #24]
 8008120:	429a      	cmp	r2, r3
 8008122:	d105      	bne.n	8008130 <vTaskSwitchContext+0x58>
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	330c      	adds	r3, #12
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	429a      	cmp	r2, r3
 800812e:	d008      	beq.n	8008142 <vTaskSwitchContext+0x6a>
 8008130:	4b29      	ldr	r3, [pc, #164]	; (80081d8 <vTaskSwitchContext+0x100>)
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	4b28      	ldr	r3, [pc, #160]	; (80081d8 <vTaskSwitchContext+0x100>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3334      	adds	r3, #52	; 0x34
 800813a:	4619      	mov	r1, r3
 800813c:	4610      	mov	r0, r2
 800813e:	f7fa ff07 	bl	8002f50 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008142:	4b26      	ldr	r3, [pc, #152]	; (80081dc <vTaskSwitchContext+0x104>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	fab3 f383 	clz	r3, r3
 800814e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008150:	7afb      	ldrb	r3, [r7, #11]
 8008152:	f1c3 031f 	rsb	r3, r3, #31
 8008156:	617b      	str	r3, [r7, #20]
 8008158:	4921      	ldr	r1, [pc, #132]	; (80081e0 <vTaskSwitchContext+0x108>)
 800815a:	697a      	ldr	r2, [r7, #20]
 800815c:	4613      	mov	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4413      	add	r3, r2
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	440b      	add	r3, r1
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10a      	bne.n	8008182 <vTaskSwitchContext+0xaa>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	607b      	str	r3, [r7, #4]
}
 800817e:	bf00      	nop
 8008180:	e7fe      	b.n	8008180 <vTaskSwitchContext+0xa8>
 8008182:	697a      	ldr	r2, [r7, #20]
 8008184:	4613      	mov	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	4413      	add	r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4a14      	ldr	r2, [pc, #80]	; (80081e0 <vTaskSwitchContext+0x108>)
 800818e:	4413      	add	r3, r2
 8008190:	613b      	str	r3, [r7, #16]
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	685a      	ldr	r2, [r3, #4]
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	605a      	str	r2, [r3, #4]
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	3308      	adds	r3, #8
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d104      	bne.n	80081b2 <vTaskSwitchContext+0xda>
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	605a      	str	r2, [r3, #4]
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	4a07      	ldr	r2, [pc, #28]	; (80081d8 <vTaskSwitchContext+0x100>)
 80081ba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80081bc:	4b06      	ldr	r3, [pc, #24]	; (80081d8 <vTaskSwitchContext+0x100>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	334c      	adds	r3, #76	; 0x4c
 80081c2:	4a08      	ldr	r2, [pc, #32]	; (80081e4 <vTaskSwitchContext+0x10c>)
 80081c4:	6013      	str	r3, [r2, #0]
}
 80081c6:	bf00      	nop
 80081c8:	3720      	adds	r7, #32
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	2000068c 	.word	0x2000068c
 80081d4:	20000678 	.word	0x20000678
 80081d8:	20000564 	.word	0x20000564
 80081dc:	2000066c 	.word	0x2000066c
 80081e0:	20000568 	.word	0x20000568
 80081e4:	20000094 	.word	0x20000094

080081e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10a      	bne.n	800820e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	60fb      	str	r3, [r7, #12]
}
 800820a:	bf00      	nop
 800820c:	e7fe      	b.n	800820c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800820e:	4b07      	ldr	r3, [pc, #28]	; (800822c <vTaskPlaceOnEventList+0x44>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3318      	adds	r3, #24
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f7fe fd19 	bl	8006c4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800821c:	2101      	movs	r1, #1
 800821e:	6838      	ldr	r0, [r7, #0]
 8008220:	f000 fb82 	bl	8008928 <prvAddCurrentTaskToDelayedList>
}
 8008224:	bf00      	nop
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	20000564 	.word	0x20000564

08008230 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10a      	bne.n	800825c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	60fb      	str	r3, [r7, #12]
}
 8008258:	bf00      	nop
 800825a:	e7fe      	b.n	800825a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	3318      	adds	r3, #24
 8008260:	4618      	mov	r0, r3
 8008262:	f7fe fd2d 	bl	8006cc0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008266:	4b1d      	ldr	r3, [pc, #116]	; (80082dc <xTaskRemoveFromEventList+0xac>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d11c      	bne.n	80082a8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	3304      	adds	r3, #4
 8008272:	4618      	mov	r0, r3
 8008274:	f7fe fd24 	bl	8006cc0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800827c:	2201      	movs	r2, #1
 800827e:	409a      	lsls	r2, r3
 8008280:	4b17      	ldr	r3, [pc, #92]	; (80082e0 <xTaskRemoveFromEventList+0xb0>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4313      	orrs	r3, r2
 8008286:	4a16      	ldr	r2, [pc, #88]	; (80082e0 <xTaskRemoveFromEventList+0xb0>)
 8008288:	6013      	str	r3, [r2, #0]
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800828e:	4613      	mov	r3, r2
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <xTaskRemoveFromEventList+0xb4>)
 8008298:	441a      	add	r2, r3
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	3304      	adds	r3, #4
 800829e:	4619      	mov	r1, r3
 80082a0:	4610      	mov	r0, r2
 80082a2:	f7fe fcb0 	bl	8006c06 <vListInsertEnd>
 80082a6:	e005      	b.n	80082b4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	3318      	adds	r3, #24
 80082ac:	4619      	mov	r1, r3
 80082ae:	480e      	ldr	r0, [pc, #56]	; (80082e8 <xTaskRemoveFromEventList+0xb8>)
 80082b0:	f7fe fca9 	bl	8006c06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082b8:	4b0c      	ldr	r3, [pc, #48]	; (80082ec <xTaskRemoveFromEventList+0xbc>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082be:	429a      	cmp	r2, r3
 80082c0:	d905      	bls.n	80082ce <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80082c2:	2301      	movs	r3, #1
 80082c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80082c6:	4b0a      	ldr	r3, [pc, #40]	; (80082f0 <xTaskRemoveFromEventList+0xc0>)
 80082c8:	2201      	movs	r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
 80082cc:	e001      	b.n	80082d2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80082ce:	2300      	movs	r3, #0
 80082d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80082d2:	697b      	ldr	r3, [r7, #20]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3718      	adds	r7, #24
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	2000068c 	.word	0x2000068c
 80082e0:	2000066c 	.word	0x2000066c
 80082e4:	20000568 	.word	0x20000568
 80082e8:	20000624 	.word	0x20000624
 80082ec:	20000564 	.word	0x20000564
 80082f0:	20000678 	.word	0x20000678

080082f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082fc:	4b06      	ldr	r3, [pc, #24]	; (8008318 <vTaskInternalSetTimeOutState+0x24>)
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008304:	4b05      	ldr	r3, [pc, #20]	; (800831c <vTaskInternalSetTimeOutState+0x28>)
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	605a      	str	r2, [r3, #4]
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	2000067c 	.word	0x2000067c
 800831c:	20000668 	.word	0x20000668

08008320 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b088      	sub	sp, #32
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d10a      	bne.n	8008346 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	613b      	str	r3, [r7, #16]
}
 8008342:	bf00      	nop
 8008344:	e7fe      	b.n	8008344 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10a      	bne.n	8008362 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800834c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008350:	f383 8811 	msr	BASEPRI, r3
 8008354:	f3bf 8f6f 	isb	sy
 8008358:	f3bf 8f4f 	dsb	sy
 800835c:	60fb      	str	r3, [r7, #12]
}
 800835e:	bf00      	nop
 8008360:	e7fe      	b.n	8008360 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008362:	f000 fc77 	bl	8008c54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008366:	4b1d      	ldr	r3, [pc, #116]	; (80083dc <xTaskCheckForTimeOut+0xbc>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837e:	d102      	bne.n	8008386 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008380:	2300      	movs	r3, #0
 8008382:	61fb      	str	r3, [r7, #28]
 8008384:	e023      	b.n	80083ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	4b15      	ldr	r3, [pc, #84]	; (80083e0 <xTaskCheckForTimeOut+0xc0>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d007      	beq.n	80083a2 <xTaskCheckForTimeOut+0x82>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	429a      	cmp	r2, r3
 800839a:	d302      	bcc.n	80083a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800839c:	2301      	movs	r3, #1
 800839e:	61fb      	str	r3, [r7, #28]
 80083a0:	e015      	b.n	80083ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d20b      	bcs.n	80083c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	1ad2      	subs	r2, r2, r3
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff ff9b 	bl	80082f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80083be:	2300      	movs	r3, #0
 80083c0:	61fb      	str	r3, [r7, #28]
 80083c2:	e004      	b.n	80083ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	2200      	movs	r2, #0
 80083c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80083ca:	2301      	movs	r3, #1
 80083cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80083ce:	f000 fc71 	bl	8008cb4 <vPortExitCritical>

	return xReturn;
 80083d2:	69fb      	ldr	r3, [r7, #28]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3720      	adds	r7, #32
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	20000668 	.word	0x20000668
 80083e0:	2000067c 	.word	0x2000067c

080083e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80083e4:	b480      	push	{r7}
 80083e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80083e8:	4b03      	ldr	r3, [pc, #12]	; (80083f8 <vTaskMissedYield+0x14>)
 80083ea:	2201      	movs	r2, #1
 80083ec:	601a      	str	r2, [r3, #0]
}
 80083ee:	bf00      	nop
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	20000678 	.word	0x20000678

080083fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008404:	f000 f852 	bl	80084ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008408:	4b06      	ldr	r3, [pc, #24]	; (8008424 <prvIdleTask+0x28>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2b01      	cmp	r3, #1
 800840e:	d9f9      	bls.n	8008404 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008410:	4b05      	ldr	r3, [pc, #20]	; (8008428 <prvIdleTask+0x2c>)
 8008412:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008416:	601a      	str	r2, [r3, #0]
 8008418:	f3bf 8f4f 	dsb	sy
 800841c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008420:	e7f0      	b.n	8008404 <prvIdleTask+0x8>
 8008422:	bf00      	nop
 8008424:	20000568 	.word	0x20000568
 8008428:	e000ed04 	.word	0xe000ed04

0800842c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b082      	sub	sp, #8
 8008430:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008432:	2300      	movs	r3, #0
 8008434:	607b      	str	r3, [r7, #4]
 8008436:	e00c      	b.n	8008452 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	4613      	mov	r3, r2
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	4a12      	ldr	r2, [pc, #72]	; (800848c <prvInitialiseTaskLists+0x60>)
 8008444:	4413      	add	r3, r2
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fbb0 	bl	8006bac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	3301      	adds	r3, #1
 8008450:	607b      	str	r3, [r7, #4]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2b06      	cmp	r3, #6
 8008456:	d9ef      	bls.n	8008438 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008458:	480d      	ldr	r0, [pc, #52]	; (8008490 <prvInitialiseTaskLists+0x64>)
 800845a:	f7fe fba7 	bl	8006bac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800845e:	480d      	ldr	r0, [pc, #52]	; (8008494 <prvInitialiseTaskLists+0x68>)
 8008460:	f7fe fba4 	bl	8006bac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008464:	480c      	ldr	r0, [pc, #48]	; (8008498 <prvInitialiseTaskLists+0x6c>)
 8008466:	f7fe fba1 	bl	8006bac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800846a:	480c      	ldr	r0, [pc, #48]	; (800849c <prvInitialiseTaskLists+0x70>)
 800846c:	f7fe fb9e 	bl	8006bac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008470:	480b      	ldr	r0, [pc, #44]	; (80084a0 <prvInitialiseTaskLists+0x74>)
 8008472:	f7fe fb9b 	bl	8006bac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008476:	4b0b      	ldr	r3, [pc, #44]	; (80084a4 <prvInitialiseTaskLists+0x78>)
 8008478:	4a05      	ldr	r2, [pc, #20]	; (8008490 <prvInitialiseTaskLists+0x64>)
 800847a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800847c:	4b0a      	ldr	r3, [pc, #40]	; (80084a8 <prvInitialiseTaskLists+0x7c>)
 800847e:	4a05      	ldr	r2, [pc, #20]	; (8008494 <prvInitialiseTaskLists+0x68>)
 8008480:	601a      	str	r2, [r3, #0]
}
 8008482:	bf00      	nop
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	20000568 	.word	0x20000568
 8008490:	200005f4 	.word	0x200005f4
 8008494:	20000608 	.word	0x20000608
 8008498:	20000624 	.word	0x20000624
 800849c:	20000638 	.word	0x20000638
 80084a0:	20000650 	.word	0x20000650
 80084a4:	2000061c 	.word	0x2000061c
 80084a8:	20000620 	.word	0x20000620

080084ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084b2:	e019      	b.n	80084e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80084b4:	f000 fbce 	bl	8008c54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084b8:	4b10      	ldr	r3, [pc, #64]	; (80084fc <prvCheckTasksWaitingTermination+0x50>)
 80084ba:	68db      	ldr	r3, [r3, #12]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	3304      	adds	r3, #4
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7fe fbfb 	bl	8006cc0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084ca:	4b0d      	ldr	r3, [pc, #52]	; (8008500 <prvCheckTasksWaitingTermination+0x54>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	3b01      	subs	r3, #1
 80084d0:	4a0b      	ldr	r2, [pc, #44]	; (8008500 <prvCheckTasksWaitingTermination+0x54>)
 80084d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084d4:	4b0b      	ldr	r3, [pc, #44]	; (8008504 <prvCheckTasksWaitingTermination+0x58>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3b01      	subs	r3, #1
 80084da:	4a0a      	ldr	r2, [pc, #40]	; (8008504 <prvCheckTasksWaitingTermination+0x58>)
 80084dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80084de:	f000 fbe9 	bl	8008cb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 f810 	bl	8008508 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084e8:	4b06      	ldr	r3, [pc, #24]	; (8008504 <prvCheckTasksWaitingTermination+0x58>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e1      	bne.n	80084b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084f0:	bf00      	nop
 80084f2:	bf00      	nop
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	20000638 	.word	0x20000638
 8008500:	20000664 	.word	0x20000664
 8008504:	2000064c 	.word	0x2000064c

08008508 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	334c      	adds	r3, #76	; 0x4c
 8008514:	4618      	mov	r0, r3
 8008516:	f001 fcb5 	bl	8009e84 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008520:	2b00      	cmp	r3, #0
 8008522:	d108      	bne.n	8008536 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008528:	4618      	mov	r0, r3
 800852a:	f000 fd81 	bl	8009030 <vPortFree>
				vPortFree( pxTCB );
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fd7e 	bl	8009030 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008534:	e018      	b.n	8008568 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800853c:	2b01      	cmp	r3, #1
 800853e:	d103      	bne.n	8008548 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fd75 	bl	8009030 <vPortFree>
	}
 8008546:	e00f      	b.n	8008568 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800854e:	2b02      	cmp	r3, #2
 8008550:	d00a      	beq.n	8008568 <prvDeleteTCB+0x60>
	__asm volatile
 8008552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	60fb      	str	r3, [r7, #12]
}
 8008564:	bf00      	nop
 8008566:	e7fe      	b.n	8008566 <prvDeleteTCB+0x5e>
	}
 8008568:	bf00      	nop
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008576:	4b0c      	ldr	r3, [pc, #48]	; (80085a8 <prvResetNextTaskUnblockTime+0x38>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d104      	bne.n	800858a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008580:	4b0a      	ldr	r3, [pc, #40]	; (80085ac <prvResetNextTaskUnblockTime+0x3c>)
 8008582:	f04f 32ff 	mov.w	r2, #4294967295
 8008586:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008588:	e008      	b.n	800859c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800858a:	4b07      	ldr	r3, [pc, #28]	; (80085a8 <prvResetNextTaskUnblockTime+0x38>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	4a04      	ldr	r2, [pc, #16]	; (80085ac <prvResetNextTaskUnblockTime+0x3c>)
 800859a:	6013      	str	r3, [r2, #0]
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	2000061c 	.word	0x2000061c
 80085ac:	20000684 	.word	0x20000684

080085b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80085b6:	4b0b      	ldr	r3, [pc, #44]	; (80085e4 <xTaskGetSchedulerState+0x34>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d102      	bne.n	80085c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80085be:	2301      	movs	r3, #1
 80085c0:	607b      	str	r3, [r7, #4]
 80085c2:	e008      	b.n	80085d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085c4:	4b08      	ldr	r3, [pc, #32]	; (80085e8 <xTaskGetSchedulerState+0x38>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d102      	bne.n	80085d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80085cc:	2302      	movs	r3, #2
 80085ce:	607b      	str	r3, [r7, #4]
 80085d0:	e001      	b.n	80085d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80085d2:	2300      	movs	r3, #0
 80085d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80085d6:	687b      	ldr	r3, [r7, #4]
	}
 80085d8:	4618      	mov	r0, r3
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr
 80085e4:	20000670 	.word	0x20000670
 80085e8:	2000068c 	.word	0x2000068c

080085ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d05e      	beq.n	80086c0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008606:	4b31      	ldr	r3, [pc, #196]	; (80086cc <xTaskPriorityInherit+0xe0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860c:	429a      	cmp	r2, r3
 800860e:	d24e      	bcs.n	80086ae <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	699b      	ldr	r3, [r3, #24]
 8008614:	2b00      	cmp	r3, #0
 8008616:	db06      	blt.n	8008626 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008618:	4b2c      	ldr	r3, [pc, #176]	; (80086cc <xTaskPriorityInherit+0xe0>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	f1c3 0207 	rsb	r2, r3, #7
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	6959      	ldr	r1, [r3, #20]
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800862e:	4613      	mov	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	4413      	add	r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	4a26      	ldr	r2, [pc, #152]	; (80086d0 <xTaskPriorityInherit+0xe4>)
 8008638:	4413      	add	r3, r2
 800863a:	4299      	cmp	r1, r3
 800863c:	d12f      	bne.n	800869e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	3304      	adds	r3, #4
 8008642:	4618      	mov	r0, r3
 8008644:	f7fe fb3c 	bl	8006cc0 <uxListRemove>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10a      	bne.n	8008664 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008652:	2201      	movs	r2, #1
 8008654:	fa02 f303 	lsl.w	r3, r2, r3
 8008658:	43da      	mvns	r2, r3
 800865a:	4b1e      	ldr	r3, [pc, #120]	; (80086d4 <xTaskPriorityInherit+0xe8>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4013      	ands	r3, r2
 8008660:	4a1c      	ldr	r2, [pc, #112]	; (80086d4 <xTaskPriorityInherit+0xe8>)
 8008662:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008664:	4b19      	ldr	r3, [pc, #100]	; (80086cc <xTaskPriorityInherit+0xe0>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008672:	2201      	movs	r2, #1
 8008674:	409a      	lsls	r2, r3
 8008676:	4b17      	ldr	r3, [pc, #92]	; (80086d4 <xTaskPriorityInherit+0xe8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4313      	orrs	r3, r2
 800867c:	4a15      	ldr	r2, [pc, #84]	; (80086d4 <xTaskPriorityInherit+0xe8>)
 800867e:	6013      	str	r3, [r2, #0]
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008684:	4613      	mov	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4a10      	ldr	r2, [pc, #64]	; (80086d0 <xTaskPriorityInherit+0xe4>)
 800868e:	441a      	add	r2, r3
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	3304      	adds	r3, #4
 8008694:	4619      	mov	r1, r3
 8008696:	4610      	mov	r0, r2
 8008698:	f7fe fab5 	bl	8006c06 <vListInsertEnd>
 800869c:	e004      	b.n	80086a8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800869e:	4b0b      	ldr	r3, [pc, #44]	; (80086cc <xTaskPriorityInherit+0xe0>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80086a8:	2301      	movs	r3, #1
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	e008      	b.n	80086c0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086b2:	4b06      	ldr	r3, [pc, #24]	; (80086cc <xTaskPriorityInherit+0xe0>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d201      	bcs.n	80086c0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80086bc:	2301      	movs	r3, #1
 80086be:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80086c0:	68fb      	ldr	r3, [r7, #12]
	}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	20000564 	.word	0x20000564
 80086d0:	20000568 	.word	0x20000568
 80086d4:	2000066c 	.word	0x2000066c

080086d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d06e      	beq.n	80087cc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80086ee:	4b3a      	ldr	r3, [pc, #232]	; (80087d8 <xTaskPriorityDisinherit+0x100>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d00a      	beq.n	800870e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80086f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fc:	f383 8811 	msr	BASEPRI, r3
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	60fb      	str	r3, [r7, #12]
}
 800870a:	bf00      	nop
 800870c:	e7fe      	b.n	800870c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10a      	bne.n	800872c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871a:	f383 8811 	msr	BASEPRI, r3
 800871e:	f3bf 8f6f 	isb	sy
 8008722:	f3bf 8f4f 	dsb	sy
 8008726:	60bb      	str	r3, [r7, #8]
}
 8008728:	bf00      	nop
 800872a:	e7fe      	b.n	800872a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008730:	1e5a      	subs	r2, r3, #1
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800873e:	429a      	cmp	r2, r3
 8008740:	d044      	beq.n	80087cc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008746:	2b00      	cmp	r3, #0
 8008748:	d140      	bne.n	80087cc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	3304      	adds	r3, #4
 800874e:	4618      	mov	r0, r3
 8008750:	f7fe fab6 	bl	8006cc0 <uxListRemove>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d115      	bne.n	8008786 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800875e:	491f      	ldr	r1, [pc, #124]	; (80087dc <xTaskPriorityDisinherit+0x104>)
 8008760:	4613      	mov	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4413      	add	r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	440b      	add	r3, r1
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d10a      	bne.n	8008786 <xTaskPriorityDisinherit+0xae>
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008774:	2201      	movs	r2, #1
 8008776:	fa02 f303 	lsl.w	r3, r2, r3
 800877a:	43da      	mvns	r2, r3
 800877c:	4b18      	ldr	r3, [pc, #96]	; (80087e0 <xTaskPriorityDisinherit+0x108>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4013      	ands	r3, r2
 8008782:	4a17      	ldr	r2, [pc, #92]	; (80087e0 <xTaskPriorityDisinherit+0x108>)
 8008784:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008792:	f1c3 0207 	rsb	r2, r3, #7
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800879e:	2201      	movs	r2, #1
 80087a0:	409a      	lsls	r2, r3
 80087a2:	4b0f      	ldr	r3, [pc, #60]	; (80087e0 <xTaskPriorityDisinherit+0x108>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	4a0d      	ldr	r2, [pc, #52]	; (80087e0 <xTaskPriorityDisinherit+0x108>)
 80087aa:	6013      	str	r3, [r2, #0]
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b0:	4613      	mov	r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	4413      	add	r3, r2
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	4a08      	ldr	r2, [pc, #32]	; (80087dc <xTaskPriorityDisinherit+0x104>)
 80087ba:	441a      	add	r2, r3
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	3304      	adds	r3, #4
 80087c0:	4619      	mov	r1, r3
 80087c2:	4610      	mov	r0, r2
 80087c4:	f7fe fa1f 	bl	8006c06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80087c8:	2301      	movs	r3, #1
 80087ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087cc:	697b      	ldr	r3, [r7, #20]
	}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3718      	adds	r7, #24
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	20000564 	.word	0x20000564
 80087dc:	20000568 	.word	0x20000568
 80087e0:	2000066c 	.word	0x2000066c

080087e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b088      	sub	sp, #32
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80087f2:	2301      	movs	r3, #1
 80087f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d077      	beq.n	80088ec <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008800:	2b00      	cmp	r3, #0
 8008802:	d10a      	bne.n	800881a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008808:	f383 8811 	msr	BASEPRI, r3
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	60fb      	str	r3, [r7, #12]
}
 8008816:	bf00      	nop
 8008818:	e7fe      	b.n	8008818 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	429a      	cmp	r2, r3
 8008822:	d902      	bls.n	800882a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	61fb      	str	r3, [r7, #28]
 8008828:	e002      	b.n	8008830 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800882e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008834:	69fa      	ldr	r2, [r7, #28]
 8008836:	429a      	cmp	r2, r3
 8008838:	d058      	beq.n	80088ec <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	429a      	cmp	r2, r3
 8008842:	d153      	bne.n	80088ec <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008844:	4b2b      	ldr	r3, [pc, #172]	; (80088f4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	69ba      	ldr	r2, [r7, #24]
 800884a:	429a      	cmp	r2, r3
 800884c:	d10a      	bne.n	8008864 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	60bb      	str	r3, [r7, #8]
}
 8008860:	bf00      	nop
 8008862:	e7fe      	b.n	8008862 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008864:	69bb      	ldr	r3, [r7, #24]
 8008866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008868:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800886a:	69bb      	ldr	r3, [r7, #24]
 800886c:	69fa      	ldr	r2, [r7, #28]
 800886e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008870:	69bb      	ldr	r3, [r7, #24]
 8008872:	699b      	ldr	r3, [r3, #24]
 8008874:	2b00      	cmp	r3, #0
 8008876:	db04      	blt.n	8008882 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	f1c3 0207 	rsb	r2, r3, #7
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	6959      	ldr	r1, [r3, #20]
 8008886:	693a      	ldr	r2, [r7, #16]
 8008888:	4613      	mov	r3, r2
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	4413      	add	r3, r2
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	4a19      	ldr	r2, [pc, #100]	; (80088f8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008892:	4413      	add	r3, r2
 8008894:	4299      	cmp	r1, r3
 8008896:	d129      	bne.n	80088ec <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	3304      	adds	r3, #4
 800889c:	4618      	mov	r0, r3
 800889e:	f7fe fa0f 	bl	8006cc0 <uxListRemove>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10a      	bne.n	80088be <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ac:	2201      	movs	r2, #1
 80088ae:	fa02 f303 	lsl.w	r3, r2, r3
 80088b2:	43da      	mvns	r2, r3
 80088b4:	4b11      	ldr	r3, [pc, #68]	; (80088fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4013      	ands	r3, r2
 80088ba:	4a10      	ldr	r2, [pc, #64]	; (80088fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80088bc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088c2:	2201      	movs	r2, #1
 80088c4:	409a      	lsls	r2, r3
 80088c6:	4b0d      	ldr	r3, [pc, #52]	; (80088fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	4a0b      	ldr	r2, [pc, #44]	; (80088fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80088ce:	6013      	str	r3, [r2, #0]
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088d4:	4613      	mov	r3, r2
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4413      	add	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4a06      	ldr	r2, [pc, #24]	; (80088f8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80088de:	441a      	add	r2, r3
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	3304      	adds	r3, #4
 80088e4:	4619      	mov	r1, r3
 80088e6:	4610      	mov	r0, r2
 80088e8:	f7fe f98d 	bl	8006c06 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80088ec:	bf00      	nop
 80088ee:	3720      	adds	r7, #32
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}
 80088f4:	20000564 	.word	0x20000564
 80088f8:	20000568 	.word	0x20000568
 80088fc:	2000066c 	.word	0x2000066c

08008900 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008900:	b480      	push	{r7}
 8008902:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008904:	4b07      	ldr	r3, [pc, #28]	; (8008924 <pvTaskIncrementMutexHeldCount+0x24>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d004      	beq.n	8008916 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800890c:	4b05      	ldr	r3, [pc, #20]	; (8008924 <pvTaskIncrementMutexHeldCount+0x24>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008912:	3201      	adds	r2, #1
 8008914:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008916:	4b03      	ldr	r3, [pc, #12]	; (8008924 <pvTaskIncrementMutexHeldCount+0x24>)
 8008918:	681b      	ldr	r3, [r3, #0]
	}
 800891a:	4618      	mov	r0, r3
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr
 8008924:	20000564 	.word	0x20000564

08008928 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008932:	4b29      	ldr	r3, [pc, #164]	; (80089d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008938:	4b28      	ldr	r3, [pc, #160]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3304      	adds	r3, #4
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe f9be 	bl	8006cc0 <uxListRemove>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800894a:	4b24      	ldr	r3, [pc, #144]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008950:	2201      	movs	r2, #1
 8008952:	fa02 f303 	lsl.w	r3, r2, r3
 8008956:	43da      	mvns	r2, r3
 8008958:	4b21      	ldr	r3, [pc, #132]	; (80089e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4013      	ands	r3, r2
 800895e:	4a20      	ldr	r2, [pc, #128]	; (80089e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008960:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008968:	d10a      	bne.n	8008980 <prvAddCurrentTaskToDelayedList+0x58>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d007      	beq.n	8008980 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008970:	4b1a      	ldr	r3, [pc, #104]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	3304      	adds	r3, #4
 8008976:	4619      	mov	r1, r3
 8008978:	481a      	ldr	r0, [pc, #104]	; (80089e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800897a:	f7fe f944 	bl	8006c06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800897e:	e026      	b.n	80089ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4413      	add	r3, r2
 8008986:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008988:	4b14      	ldr	r3, [pc, #80]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	429a      	cmp	r2, r3
 8008996:	d209      	bcs.n	80089ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008998:	4b13      	ldr	r3, [pc, #76]	; (80089e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	4b0f      	ldr	r3, [pc, #60]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	3304      	adds	r3, #4
 80089a2:	4619      	mov	r1, r3
 80089a4:	4610      	mov	r0, r2
 80089a6:	f7fe f952 	bl	8006c4e <vListInsert>
}
 80089aa:	e010      	b.n	80089ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089ac:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	4b0a      	ldr	r3, [pc, #40]	; (80089dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	3304      	adds	r3, #4
 80089b6:	4619      	mov	r1, r3
 80089b8:	4610      	mov	r0, r2
 80089ba:	f7fe f948 	bl	8006c4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089be:	4b0c      	ldr	r3, [pc, #48]	; (80089f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d202      	bcs.n	80089ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80089c8:	4a09      	ldr	r2, [pc, #36]	; (80089f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	6013      	str	r3, [r2, #0]
}
 80089ce:	bf00      	nop
 80089d0:	3710      	adds	r7, #16
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	20000668 	.word	0x20000668
 80089dc:	20000564 	.word	0x20000564
 80089e0:	2000066c 	.word	0x2000066c
 80089e4:	20000650 	.word	0x20000650
 80089e8:	20000620 	.word	0x20000620
 80089ec:	2000061c 	.word	0x2000061c
 80089f0:	20000684 	.word	0x20000684

080089f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089f4:	b480      	push	{r7}
 80089f6:	b085      	sub	sp, #20
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	3b04      	subs	r3, #4
 8008a04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	3b04      	subs	r3, #4
 8008a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f023 0201 	bic.w	r2, r3, #1
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3b04      	subs	r3, #4
 8008a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a24:	4a0c      	ldr	r2, [pc, #48]	; (8008a58 <pxPortInitialiseStack+0x64>)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	3b14      	subs	r3, #20
 8008a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	3b04      	subs	r3, #4
 8008a3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f06f 0202 	mvn.w	r2, #2
 8008a42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	3b20      	subs	r3, #32
 8008a48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3714      	adds	r7, #20
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr
 8008a58:	08008a5d 	.word	0x08008a5d

08008a5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008a62:	2300      	movs	r3, #0
 8008a64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a66:	4b12      	ldr	r3, [pc, #72]	; (8008ab0 <prvTaskExitError+0x54>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a6e:	d00a      	beq.n	8008a86 <prvTaskExitError+0x2a>
	__asm volatile
 8008a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a74:	f383 8811 	msr	BASEPRI, r3
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	60fb      	str	r3, [r7, #12]
}
 8008a82:	bf00      	nop
 8008a84:	e7fe      	b.n	8008a84 <prvTaskExitError+0x28>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60bb      	str	r3, [r7, #8]
}
 8008a98:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a9a:	bf00      	nop
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d0fc      	beq.n	8008a9c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008aa2:	bf00      	nop
 8008aa4:	bf00      	nop
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	20000090 	.word	0x20000090
	...

08008ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ac0:	4b07      	ldr	r3, [pc, #28]	; (8008ae0 <pxCurrentTCBConst2>)
 8008ac2:	6819      	ldr	r1, [r3, #0]
 8008ac4:	6808      	ldr	r0, [r1, #0]
 8008ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aca:	f380 8809 	msr	PSP, r0
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f04f 0000 	mov.w	r0, #0
 8008ad6:	f380 8811 	msr	BASEPRI, r0
 8008ada:	4770      	bx	lr
 8008adc:	f3af 8000 	nop.w

08008ae0 <pxCurrentTCBConst2>:
 8008ae0:	20000564 	.word	0x20000564
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop

08008ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ae8:	4808      	ldr	r0, [pc, #32]	; (8008b0c <prvPortStartFirstTask+0x24>)
 8008aea:	6800      	ldr	r0, [r0, #0]
 8008aec:	6800      	ldr	r0, [r0, #0]
 8008aee:	f380 8808 	msr	MSP, r0
 8008af2:	f04f 0000 	mov.w	r0, #0
 8008af6:	f380 8814 	msr	CONTROL, r0
 8008afa:	b662      	cpsie	i
 8008afc:	b661      	cpsie	f
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	f3bf 8f6f 	isb	sy
 8008b06:	df00      	svc	0
 8008b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b0a:	bf00      	nop
 8008b0c:	e000ed08 	.word	0xe000ed08

08008b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b086      	sub	sp, #24
 8008b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b16:	4b46      	ldr	r3, [pc, #280]	; (8008c30 <xPortStartScheduler+0x120>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a46      	ldr	r2, [pc, #280]	; (8008c34 <xPortStartScheduler+0x124>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d10a      	bne.n	8008b36 <xPortStartScheduler+0x26>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	613b      	str	r3, [r7, #16]
}
 8008b32:	bf00      	nop
 8008b34:	e7fe      	b.n	8008b34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b36:	4b3e      	ldr	r3, [pc, #248]	; (8008c30 <xPortStartScheduler+0x120>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a3f      	ldr	r2, [pc, #252]	; (8008c38 <xPortStartScheduler+0x128>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d10a      	bne.n	8008b56 <xPortStartScheduler+0x46>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	60fb      	str	r3, [r7, #12]
}
 8008b52:	bf00      	nop
 8008b54:	e7fe      	b.n	8008b54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b56:	4b39      	ldr	r3, [pc, #228]	; (8008c3c <xPortStartScheduler+0x12c>)
 8008b58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	22ff      	movs	r2, #255	; 0xff
 8008b66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b70:	78fb      	ldrb	r3, [r7, #3]
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008b78:	b2da      	uxtb	r2, r3
 8008b7a:	4b31      	ldr	r3, [pc, #196]	; (8008c40 <xPortStartScheduler+0x130>)
 8008b7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b7e:	4b31      	ldr	r3, [pc, #196]	; (8008c44 <xPortStartScheduler+0x134>)
 8008b80:	2207      	movs	r2, #7
 8008b82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b84:	e009      	b.n	8008b9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008b86:	4b2f      	ldr	r3, [pc, #188]	; (8008c44 <xPortStartScheduler+0x134>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	4a2d      	ldr	r2, [pc, #180]	; (8008c44 <xPortStartScheduler+0x134>)
 8008b8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b90:	78fb      	ldrb	r3, [r7, #3]
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b9a:	78fb      	ldrb	r3, [r7, #3]
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ba2:	2b80      	cmp	r3, #128	; 0x80
 8008ba4:	d0ef      	beq.n	8008b86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008ba6:	4b27      	ldr	r3, [pc, #156]	; (8008c44 <xPortStartScheduler+0x134>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f1c3 0307 	rsb	r3, r3, #7
 8008bae:	2b04      	cmp	r3, #4
 8008bb0:	d00a      	beq.n	8008bc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	60bb      	str	r3, [r7, #8]
}
 8008bc4:	bf00      	nop
 8008bc6:	e7fe      	b.n	8008bc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008bc8:	4b1e      	ldr	r3, [pc, #120]	; (8008c44 <xPortStartScheduler+0x134>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	021b      	lsls	r3, r3, #8
 8008bce:	4a1d      	ldr	r2, [pc, #116]	; (8008c44 <xPortStartScheduler+0x134>)
 8008bd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008bd2:	4b1c      	ldr	r3, [pc, #112]	; (8008c44 <xPortStartScheduler+0x134>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008bda:	4a1a      	ldr	r2, [pc, #104]	; (8008c44 <xPortStartScheduler+0x134>)
 8008bdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	b2da      	uxtb	r2, r3
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008be6:	4b18      	ldr	r3, [pc, #96]	; (8008c48 <xPortStartScheduler+0x138>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a17      	ldr	r2, [pc, #92]	; (8008c48 <xPortStartScheduler+0x138>)
 8008bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008bf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008bf2:	4b15      	ldr	r3, [pc, #84]	; (8008c48 <xPortStartScheduler+0x138>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a14      	ldr	r2, [pc, #80]	; (8008c48 <xPortStartScheduler+0x138>)
 8008bf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008bfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008bfe:	f000 f8dd 	bl	8008dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c02:	4b12      	ldr	r3, [pc, #72]	; (8008c4c <xPortStartScheduler+0x13c>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c08:	f000 f8fc 	bl	8008e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c0c:	4b10      	ldr	r3, [pc, #64]	; (8008c50 <xPortStartScheduler+0x140>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a0f      	ldr	r2, [pc, #60]	; (8008c50 <xPortStartScheduler+0x140>)
 8008c12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008c16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c18:	f7ff ff66 	bl	8008ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c1c:	f7ff fa5c 	bl	80080d8 <vTaskSwitchContext>
	prvTaskExitError();
 8008c20:	f7ff ff1c 	bl	8008a5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3718      	adds	r7, #24
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	e000ed00 	.word	0xe000ed00
 8008c34:	410fc271 	.word	0x410fc271
 8008c38:	410fc270 	.word	0x410fc270
 8008c3c:	e000e400 	.word	0xe000e400
 8008c40:	20000690 	.word	0x20000690
 8008c44:	20000694 	.word	0x20000694
 8008c48:	e000ed20 	.word	0xe000ed20
 8008c4c:	20000090 	.word	0x20000090
 8008c50:	e000ef34 	.word	0xe000ef34

08008c54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
	__asm volatile
 8008c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f3bf 8f6f 	isb	sy
 8008c66:	f3bf 8f4f 	dsb	sy
 8008c6a:	607b      	str	r3, [r7, #4]
}
 8008c6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c6e:	4b0f      	ldr	r3, [pc, #60]	; (8008cac <vPortEnterCritical+0x58>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	3301      	adds	r3, #1
 8008c74:	4a0d      	ldr	r2, [pc, #52]	; (8008cac <vPortEnterCritical+0x58>)
 8008c76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c78:	4b0c      	ldr	r3, [pc, #48]	; (8008cac <vPortEnterCritical+0x58>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d10f      	bne.n	8008ca0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c80:	4b0b      	ldr	r3, [pc, #44]	; (8008cb0 <vPortEnterCritical+0x5c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00a      	beq.n	8008ca0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8e:	f383 8811 	msr	BASEPRI, r3
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	f3bf 8f4f 	dsb	sy
 8008c9a:	603b      	str	r3, [r7, #0]
}
 8008c9c:	bf00      	nop
 8008c9e:	e7fe      	b.n	8008c9e <vPortEnterCritical+0x4a>
	}
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr
 8008cac:	20000090 	.word	0x20000090
 8008cb0:	e000ed04 	.word	0xe000ed04

08008cb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008cba:	4b12      	ldr	r3, [pc, #72]	; (8008d04 <vPortExitCritical+0x50>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10a      	bne.n	8008cd8 <vPortExitCritical+0x24>
	__asm volatile
 8008cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	607b      	str	r3, [r7, #4]
}
 8008cd4:	bf00      	nop
 8008cd6:	e7fe      	b.n	8008cd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008cd8:	4b0a      	ldr	r3, [pc, #40]	; (8008d04 <vPortExitCritical+0x50>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	4a09      	ldr	r2, [pc, #36]	; (8008d04 <vPortExitCritical+0x50>)
 8008ce0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ce2:	4b08      	ldr	r3, [pc, #32]	; (8008d04 <vPortExitCritical+0x50>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d105      	bne.n	8008cf6 <vPortExitCritical+0x42>
 8008cea:	2300      	movs	r3, #0
 8008cec:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	f383 8811 	msr	BASEPRI, r3
}
 8008cf4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008cf6:	bf00      	nop
 8008cf8:	370c      	adds	r7, #12
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr
 8008d02:	bf00      	nop
 8008d04:	20000090 	.word	0x20000090
	...

08008d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d10:	f3ef 8009 	mrs	r0, PSP
 8008d14:	f3bf 8f6f 	isb	sy
 8008d18:	4b15      	ldr	r3, [pc, #84]	; (8008d70 <pxCurrentTCBConst>)
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	f01e 0f10 	tst.w	lr, #16
 8008d20:	bf08      	it	eq
 8008d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2a:	6010      	str	r0, [r2, #0]
 8008d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d34:	f380 8811 	msr	BASEPRI, r0
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f7ff f9ca 	bl	80080d8 <vTaskSwitchContext>
 8008d44:	f04f 0000 	mov.w	r0, #0
 8008d48:	f380 8811 	msr	BASEPRI, r0
 8008d4c:	bc09      	pop	{r0, r3}
 8008d4e:	6819      	ldr	r1, [r3, #0]
 8008d50:	6808      	ldr	r0, [r1, #0]
 8008d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d56:	f01e 0f10 	tst.w	lr, #16
 8008d5a:	bf08      	it	eq
 8008d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d60:	f380 8809 	msr	PSP, r0
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	4770      	bx	lr
 8008d6a:	bf00      	nop
 8008d6c:	f3af 8000 	nop.w

08008d70 <pxCurrentTCBConst>:
 8008d70:	20000564 	.word	0x20000564
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008d74:	bf00      	nop
 8008d76:	bf00      	nop

08008d78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	607b      	str	r3, [r7, #4]
}
 8008d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d92:	f7ff f8e9 	bl	8007f68 <xTaskIncrementTick>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d003      	beq.n	8008da4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d9c:	4b06      	ldr	r3, [pc, #24]	; (8008db8 <SysTick_Handler+0x40>)
 8008d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	2300      	movs	r3, #0
 8008da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	f383 8811 	msr	BASEPRI, r3
}
 8008dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008db0:	bf00      	nop
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	e000ed04 	.word	0xe000ed04

08008dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008dc0:	4b0b      	ldr	r3, [pc, #44]	; (8008df0 <vPortSetupTimerInterrupt+0x34>)
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008dc6:	4b0b      	ldr	r3, [pc, #44]	; (8008df4 <vPortSetupTimerInterrupt+0x38>)
 8008dc8:	2200      	movs	r2, #0
 8008dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dcc:	4b0a      	ldr	r3, [pc, #40]	; (8008df8 <vPortSetupTimerInterrupt+0x3c>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a0a      	ldr	r2, [pc, #40]	; (8008dfc <vPortSetupTimerInterrupt+0x40>)
 8008dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd6:	099b      	lsrs	r3, r3, #6
 8008dd8:	4a09      	ldr	r2, [pc, #36]	; (8008e00 <vPortSetupTimerInterrupt+0x44>)
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008dde:	4b04      	ldr	r3, [pc, #16]	; (8008df0 <vPortSetupTimerInterrupt+0x34>)
 8008de0:	2207      	movs	r2, #7
 8008de2:	601a      	str	r2, [r3, #0]
}
 8008de4:	bf00      	nop
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	e000e010 	.word	0xe000e010
 8008df4:	e000e018 	.word	0xe000e018
 8008df8:	20000040 	.word	0x20000040
 8008dfc:	10624dd3 	.word	0x10624dd3
 8008e00:	e000e014 	.word	0xe000e014

08008e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008e14 <vPortEnableVFP+0x10>
 8008e08:	6801      	ldr	r1, [r0, #0]
 8008e0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008e0e:	6001      	str	r1, [r0, #0]
 8008e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e12:	bf00      	nop
 8008e14:	e000ed88 	.word	0xe000ed88

08008e18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e1e:	f3ef 8305 	mrs	r3, IPSR
 8008e22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2b0f      	cmp	r3, #15
 8008e28:	d914      	bls.n	8008e54 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e2a:	4a17      	ldr	r2, [pc, #92]	; (8008e88 <vPortValidateInterruptPriority+0x70>)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4413      	add	r3, r2
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e34:	4b15      	ldr	r3, [pc, #84]	; (8008e8c <vPortValidateInterruptPriority+0x74>)
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	7afa      	ldrb	r2, [r7, #11]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d20a      	bcs.n	8008e54 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	607b      	str	r3, [r7, #4]
}
 8008e50:	bf00      	nop
 8008e52:	e7fe      	b.n	8008e52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e54:	4b0e      	ldr	r3, [pc, #56]	; (8008e90 <vPortValidateInterruptPriority+0x78>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e5c:	4b0d      	ldr	r3, [pc, #52]	; (8008e94 <vPortValidateInterruptPriority+0x7c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d90a      	bls.n	8008e7a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	603b      	str	r3, [r7, #0]
}
 8008e76:	bf00      	nop
 8008e78:	e7fe      	b.n	8008e78 <vPortValidateInterruptPriority+0x60>
	}
 8008e7a:	bf00      	nop
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	e000e3f0 	.word	0xe000e3f0
 8008e8c:	20000690 	.word	0x20000690
 8008e90:	e000ed0c 	.word	0xe000ed0c
 8008e94:	20000694 	.word	0x20000694

08008e98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b08a      	sub	sp, #40	; 0x28
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ea4:	f7fe ffa6 	bl	8007df4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ea8:	4b5b      	ldr	r3, [pc, #364]	; (8009018 <pvPortMalloc+0x180>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d101      	bne.n	8008eb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008eb0:	f000 f920 	bl	80090f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008eb4:	4b59      	ldr	r3, [pc, #356]	; (800901c <pvPortMalloc+0x184>)
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4013      	ands	r3, r2
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	f040 8093 	bne.w	8008fe8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d01d      	beq.n	8008f04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ec8:	2208      	movs	r2, #8
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4413      	add	r3, r2
 8008ece:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f003 0307 	and.w	r3, r3, #7
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d014      	beq.n	8008f04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f023 0307 	bic.w	r3, r3, #7
 8008ee0:	3308      	adds	r3, #8
 8008ee2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f003 0307 	and.w	r3, r3, #7
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00a      	beq.n	8008f04 <pvPortMalloc+0x6c>
	__asm volatile
 8008eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	617b      	str	r3, [r7, #20]
}
 8008f00:	bf00      	nop
 8008f02:	e7fe      	b.n	8008f02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d06e      	beq.n	8008fe8 <pvPortMalloc+0x150>
 8008f0a:	4b45      	ldr	r3, [pc, #276]	; (8009020 <pvPortMalloc+0x188>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d869      	bhi.n	8008fe8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f14:	4b43      	ldr	r3, [pc, #268]	; (8009024 <pvPortMalloc+0x18c>)
 8008f16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f18:	4b42      	ldr	r3, [pc, #264]	; (8009024 <pvPortMalloc+0x18c>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f1e:	e004      	b.n	8008f2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d903      	bls.n	8008f3c <pvPortMalloc+0xa4>
 8008f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d1f1      	bne.n	8008f20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f3c:	4b36      	ldr	r3, [pc, #216]	; (8009018 <pvPortMalloc+0x180>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d050      	beq.n	8008fe8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f46:	6a3b      	ldr	r3, [r7, #32]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2208      	movs	r2, #8
 8008f4c:	4413      	add	r3, r2
 8008f4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	6a3b      	ldr	r3, [r7, #32]
 8008f56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5a:	685a      	ldr	r2, [r3, #4]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	1ad2      	subs	r2, r2, r3
 8008f60:	2308      	movs	r3, #8
 8008f62:	005b      	lsls	r3, r3, #1
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d91f      	bls.n	8008fa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	f003 0307 	and.w	r3, r3, #7
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00a      	beq.n	8008f90 <pvPortMalloc+0xf8>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	613b      	str	r3, [r7, #16]
}
 8008f8c:	bf00      	nop
 8008f8e:	e7fe      	b.n	8008f8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	1ad2      	subs	r2, r2, r3
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fa2:	69b8      	ldr	r0, [r7, #24]
 8008fa4:	f000 f908 	bl	80091b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fa8:	4b1d      	ldr	r3, [pc, #116]	; (8009020 <pvPortMalloc+0x188>)
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	1ad3      	subs	r3, r2, r3
 8008fb2:	4a1b      	ldr	r2, [pc, #108]	; (8009020 <pvPortMalloc+0x188>)
 8008fb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008fb6:	4b1a      	ldr	r3, [pc, #104]	; (8009020 <pvPortMalloc+0x188>)
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	4b1b      	ldr	r3, [pc, #108]	; (8009028 <pvPortMalloc+0x190>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d203      	bcs.n	8008fca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fc2:	4b17      	ldr	r3, [pc, #92]	; (8009020 <pvPortMalloc+0x188>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a18      	ldr	r2, [pc, #96]	; (8009028 <pvPortMalloc+0x190>)
 8008fc8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	4b13      	ldr	r3, [pc, #76]	; (800901c <pvPortMalloc+0x184>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008fde:	4b13      	ldr	r3, [pc, #76]	; (800902c <pvPortMalloc+0x194>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	4a11      	ldr	r2, [pc, #68]	; (800902c <pvPortMalloc+0x194>)
 8008fe6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008fe8:	f7fe ff12 	bl	8007e10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	f003 0307 	and.w	r3, r3, #7
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00a      	beq.n	800900c <pvPortMalloc+0x174>
	__asm volatile
 8008ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ffa:	f383 8811 	msr	BASEPRI, r3
 8008ffe:	f3bf 8f6f 	isb	sy
 8009002:	f3bf 8f4f 	dsb	sy
 8009006:	60fb      	str	r3, [r7, #12]
}
 8009008:	bf00      	nop
 800900a:	e7fe      	b.n	800900a <pvPortMalloc+0x172>
	return pvReturn;
 800900c:	69fb      	ldr	r3, [r7, #28]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3728      	adds	r7, #40	; 0x28
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	200042a0 	.word	0x200042a0
 800901c:	200042b4 	.word	0x200042b4
 8009020:	200042a4 	.word	0x200042a4
 8009024:	20004298 	.word	0x20004298
 8009028:	200042a8 	.word	0x200042a8
 800902c:	200042ac 	.word	0x200042ac

08009030 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d04d      	beq.n	80090de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009042:	2308      	movs	r3, #8
 8009044:	425b      	negs	r3, r3
 8009046:	697a      	ldr	r2, [r7, #20]
 8009048:	4413      	add	r3, r2
 800904a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	685a      	ldr	r2, [r3, #4]
 8009054:	4b24      	ldr	r3, [pc, #144]	; (80090e8 <vPortFree+0xb8>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4013      	ands	r3, r2
 800905a:	2b00      	cmp	r3, #0
 800905c:	d10a      	bne.n	8009074 <vPortFree+0x44>
	__asm volatile
 800905e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009062:	f383 8811 	msr	BASEPRI, r3
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	60fb      	str	r3, [r7, #12]
}
 8009070:	bf00      	nop
 8009072:	e7fe      	b.n	8009072 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00a      	beq.n	8009092 <vPortFree+0x62>
	__asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	60bb      	str	r3, [r7, #8]
}
 800908e:	bf00      	nop
 8009090:	e7fe      	b.n	8009090 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	685a      	ldr	r2, [r3, #4]
 8009096:	4b14      	ldr	r3, [pc, #80]	; (80090e8 <vPortFree+0xb8>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4013      	ands	r3, r2
 800909c:	2b00      	cmp	r3, #0
 800909e:	d01e      	beq.n	80090de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d11a      	bne.n	80090de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	685a      	ldr	r2, [r3, #4]
 80090ac:	4b0e      	ldr	r3, [pc, #56]	; (80090e8 <vPortFree+0xb8>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	43db      	mvns	r3, r3
 80090b2:	401a      	ands	r2, r3
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090b8:	f7fe fe9c 	bl	8007df4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	685a      	ldr	r2, [r3, #4]
 80090c0:	4b0a      	ldr	r3, [pc, #40]	; (80090ec <vPortFree+0xbc>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4413      	add	r3, r2
 80090c6:	4a09      	ldr	r2, [pc, #36]	; (80090ec <vPortFree+0xbc>)
 80090c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090ca:	6938      	ldr	r0, [r7, #16]
 80090cc:	f000 f874 	bl	80091b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80090d0:	4b07      	ldr	r3, [pc, #28]	; (80090f0 <vPortFree+0xc0>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	3301      	adds	r3, #1
 80090d6:	4a06      	ldr	r2, [pc, #24]	; (80090f0 <vPortFree+0xc0>)
 80090d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80090da:	f7fe fe99 	bl	8007e10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090de:	bf00      	nop
 80090e0:	3718      	adds	r7, #24
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	200042b4 	.word	0x200042b4
 80090ec:	200042a4 	.word	0x200042a4
 80090f0:	200042b0 	.word	0x200042b0

080090f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80090fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009100:	4b27      	ldr	r3, [pc, #156]	; (80091a0 <prvHeapInit+0xac>)
 8009102:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f003 0307 	and.w	r3, r3, #7
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00c      	beq.n	8009128 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	3307      	adds	r3, #7
 8009112:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f023 0307 	bic.w	r3, r3, #7
 800911a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800911c:	68ba      	ldr	r2, [r7, #8]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	4a1f      	ldr	r2, [pc, #124]	; (80091a0 <prvHeapInit+0xac>)
 8009124:	4413      	add	r3, r2
 8009126:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800912c:	4a1d      	ldr	r2, [pc, #116]	; (80091a4 <prvHeapInit+0xb0>)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009132:	4b1c      	ldr	r3, [pc, #112]	; (80091a4 <prvHeapInit+0xb0>)
 8009134:	2200      	movs	r2, #0
 8009136:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	68ba      	ldr	r2, [r7, #8]
 800913c:	4413      	add	r3, r2
 800913e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009140:	2208      	movs	r2, #8
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	1a9b      	subs	r3, r3, r2
 8009146:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f023 0307 	bic.w	r3, r3, #7
 800914e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	4a15      	ldr	r2, [pc, #84]	; (80091a8 <prvHeapInit+0xb4>)
 8009154:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009156:	4b14      	ldr	r3, [pc, #80]	; (80091a8 <prvHeapInit+0xb4>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2200      	movs	r2, #0
 800915c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800915e:	4b12      	ldr	r3, [pc, #72]	; (80091a8 <prvHeapInit+0xb4>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	1ad2      	subs	r2, r2, r3
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009174:	4b0c      	ldr	r3, [pc, #48]	; (80091a8 <prvHeapInit+0xb4>)
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	4a0a      	ldr	r2, [pc, #40]	; (80091ac <prvHeapInit+0xb8>)
 8009182:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	4a09      	ldr	r2, [pc, #36]	; (80091b0 <prvHeapInit+0xbc>)
 800918a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800918c:	4b09      	ldr	r3, [pc, #36]	; (80091b4 <prvHeapInit+0xc0>)
 800918e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009192:	601a      	str	r2, [r3, #0]
}
 8009194:	bf00      	nop
 8009196:	3714      	adds	r7, #20
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	20000698 	.word	0x20000698
 80091a4:	20004298 	.word	0x20004298
 80091a8:	200042a0 	.word	0x200042a0
 80091ac:	200042a8 	.word	0x200042a8
 80091b0:	200042a4 	.word	0x200042a4
 80091b4:	200042b4 	.word	0x200042b4

080091b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091c0:	4b28      	ldr	r3, [pc, #160]	; (8009264 <prvInsertBlockIntoFreeList+0xac>)
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	e002      	b.n	80091cc <prvInsertBlockIntoFreeList+0x14>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60fb      	str	r3, [r7, #12]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	687a      	ldr	r2, [r7, #4]
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d8f7      	bhi.n	80091c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	4413      	add	r3, r2
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d108      	bne.n	80091fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	685a      	ldr	r2, [r3, #4]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	441a      	add	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	441a      	add	r2, r3
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	429a      	cmp	r2, r3
 800920c:	d118      	bne.n	8009240 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	4b15      	ldr	r3, [pc, #84]	; (8009268 <prvInsertBlockIntoFreeList+0xb0>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	429a      	cmp	r2, r3
 8009218:	d00d      	beq.n	8009236 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	685b      	ldr	r3, [r3, #4]
 8009224:	441a      	add	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	601a      	str	r2, [r3, #0]
 8009234:	e008      	b.n	8009248 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009236:	4b0c      	ldr	r3, [pc, #48]	; (8009268 <prvInsertBlockIntoFreeList+0xb0>)
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	601a      	str	r2, [r3, #0]
 800923e:	e003      	b.n	8009248 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009248:	68fa      	ldr	r2, [r7, #12]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	429a      	cmp	r2, r3
 800924e:	d002      	beq.n	8009256 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009256:	bf00      	nop
 8009258:	3714      	adds	r7, #20
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	20004298 	.word	0x20004298
 8009268:	200042a0 	.word	0x200042a0

0800926c <__errno>:
 800926c:	4b01      	ldr	r3, [pc, #4]	; (8009274 <__errno+0x8>)
 800926e:	6818      	ldr	r0, [r3, #0]
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	20000094 	.word	0x20000094

08009278 <std>:
 8009278:	2300      	movs	r3, #0
 800927a:	b510      	push	{r4, lr}
 800927c:	4604      	mov	r4, r0
 800927e:	e9c0 3300 	strd	r3, r3, [r0]
 8009282:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009286:	6083      	str	r3, [r0, #8]
 8009288:	8181      	strh	r1, [r0, #12]
 800928a:	6643      	str	r3, [r0, #100]	; 0x64
 800928c:	81c2      	strh	r2, [r0, #14]
 800928e:	6183      	str	r3, [r0, #24]
 8009290:	4619      	mov	r1, r3
 8009292:	2208      	movs	r2, #8
 8009294:	305c      	adds	r0, #92	; 0x5c
 8009296:	f000 f91a 	bl	80094ce <memset>
 800929a:	4b05      	ldr	r3, [pc, #20]	; (80092b0 <std+0x38>)
 800929c:	6263      	str	r3, [r4, #36]	; 0x24
 800929e:	4b05      	ldr	r3, [pc, #20]	; (80092b4 <std+0x3c>)
 80092a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80092a2:	4b05      	ldr	r3, [pc, #20]	; (80092b8 <std+0x40>)
 80092a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092a6:	4b05      	ldr	r3, [pc, #20]	; (80092bc <std+0x44>)
 80092a8:	6224      	str	r4, [r4, #32]
 80092aa:	6323      	str	r3, [r4, #48]	; 0x30
 80092ac:	bd10      	pop	{r4, pc}
 80092ae:	bf00      	nop
 80092b0:	08009fc5 	.word	0x08009fc5
 80092b4:	08009fe7 	.word	0x08009fe7
 80092b8:	0800a01f 	.word	0x0800a01f
 80092bc:	0800a043 	.word	0x0800a043

080092c0 <_cleanup_r>:
 80092c0:	4901      	ldr	r1, [pc, #4]	; (80092c8 <_cleanup_r+0x8>)
 80092c2:	f000 b8af 	b.w	8009424 <_fwalk_reent>
 80092c6:	bf00      	nop
 80092c8:	0800ae8d 	.word	0x0800ae8d

080092cc <__sfmoreglue>:
 80092cc:	b570      	push	{r4, r5, r6, lr}
 80092ce:	1e4a      	subs	r2, r1, #1
 80092d0:	2568      	movs	r5, #104	; 0x68
 80092d2:	4355      	muls	r5, r2
 80092d4:	460e      	mov	r6, r1
 80092d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80092da:	f000 f901 	bl	80094e0 <_malloc_r>
 80092de:	4604      	mov	r4, r0
 80092e0:	b140      	cbz	r0, 80092f4 <__sfmoreglue+0x28>
 80092e2:	2100      	movs	r1, #0
 80092e4:	e9c0 1600 	strd	r1, r6, [r0]
 80092e8:	300c      	adds	r0, #12
 80092ea:	60a0      	str	r0, [r4, #8]
 80092ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80092f0:	f000 f8ed 	bl	80094ce <memset>
 80092f4:	4620      	mov	r0, r4
 80092f6:	bd70      	pop	{r4, r5, r6, pc}

080092f8 <__sfp_lock_acquire>:
 80092f8:	4801      	ldr	r0, [pc, #4]	; (8009300 <__sfp_lock_acquire+0x8>)
 80092fa:	f000 b8d8 	b.w	80094ae <__retarget_lock_acquire_recursive>
 80092fe:	bf00      	nop
 8009300:	200044cc 	.word	0x200044cc

08009304 <__sfp_lock_release>:
 8009304:	4801      	ldr	r0, [pc, #4]	; (800930c <__sfp_lock_release+0x8>)
 8009306:	f000 b8d3 	b.w	80094b0 <__retarget_lock_release_recursive>
 800930a:	bf00      	nop
 800930c:	200044cc 	.word	0x200044cc

08009310 <__sinit_lock_acquire>:
 8009310:	4801      	ldr	r0, [pc, #4]	; (8009318 <__sinit_lock_acquire+0x8>)
 8009312:	f000 b8cc 	b.w	80094ae <__retarget_lock_acquire_recursive>
 8009316:	bf00      	nop
 8009318:	200044c7 	.word	0x200044c7

0800931c <__sinit_lock_release>:
 800931c:	4801      	ldr	r0, [pc, #4]	; (8009324 <__sinit_lock_release+0x8>)
 800931e:	f000 b8c7 	b.w	80094b0 <__retarget_lock_release_recursive>
 8009322:	bf00      	nop
 8009324:	200044c7 	.word	0x200044c7

08009328 <__sinit>:
 8009328:	b510      	push	{r4, lr}
 800932a:	4604      	mov	r4, r0
 800932c:	f7ff fff0 	bl	8009310 <__sinit_lock_acquire>
 8009330:	69a3      	ldr	r3, [r4, #24]
 8009332:	b11b      	cbz	r3, 800933c <__sinit+0x14>
 8009334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009338:	f7ff bff0 	b.w	800931c <__sinit_lock_release>
 800933c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009340:	6523      	str	r3, [r4, #80]	; 0x50
 8009342:	4b13      	ldr	r3, [pc, #76]	; (8009390 <__sinit+0x68>)
 8009344:	4a13      	ldr	r2, [pc, #76]	; (8009394 <__sinit+0x6c>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	62a2      	str	r2, [r4, #40]	; 0x28
 800934a:	42a3      	cmp	r3, r4
 800934c:	bf04      	itt	eq
 800934e:	2301      	moveq	r3, #1
 8009350:	61a3      	streq	r3, [r4, #24]
 8009352:	4620      	mov	r0, r4
 8009354:	f000 f820 	bl	8009398 <__sfp>
 8009358:	6060      	str	r0, [r4, #4]
 800935a:	4620      	mov	r0, r4
 800935c:	f000 f81c 	bl	8009398 <__sfp>
 8009360:	60a0      	str	r0, [r4, #8]
 8009362:	4620      	mov	r0, r4
 8009364:	f000 f818 	bl	8009398 <__sfp>
 8009368:	2200      	movs	r2, #0
 800936a:	60e0      	str	r0, [r4, #12]
 800936c:	2104      	movs	r1, #4
 800936e:	6860      	ldr	r0, [r4, #4]
 8009370:	f7ff ff82 	bl	8009278 <std>
 8009374:	68a0      	ldr	r0, [r4, #8]
 8009376:	2201      	movs	r2, #1
 8009378:	2109      	movs	r1, #9
 800937a:	f7ff ff7d 	bl	8009278 <std>
 800937e:	68e0      	ldr	r0, [r4, #12]
 8009380:	2202      	movs	r2, #2
 8009382:	2112      	movs	r1, #18
 8009384:	f7ff ff78 	bl	8009278 <std>
 8009388:	2301      	movs	r3, #1
 800938a:	61a3      	str	r3, [r4, #24]
 800938c:	e7d2      	b.n	8009334 <__sinit+0xc>
 800938e:	bf00      	nop
 8009390:	0800c488 	.word	0x0800c488
 8009394:	080092c1 	.word	0x080092c1

08009398 <__sfp>:
 8009398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800939a:	4607      	mov	r7, r0
 800939c:	f7ff ffac 	bl	80092f8 <__sfp_lock_acquire>
 80093a0:	4b1e      	ldr	r3, [pc, #120]	; (800941c <__sfp+0x84>)
 80093a2:	681e      	ldr	r6, [r3, #0]
 80093a4:	69b3      	ldr	r3, [r6, #24]
 80093a6:	b913      	cbnz	r3, 80093ae <__sfp+0x16>
 80093a8:	4630      	mov	r0, r6
 80093aa:	f7ff ffbd 	bl	8009328 <__sinit>
 80093ae:	3648      	adds	r6, #72	; 0x48
 80093b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80093b4:	3b01      	subs	r3, #1
 80093b6:	d503      	bpl.n	80093c0 <__sfp+0x28>
 80093b8:	6833      	ldr	r3, [r6, #0]
 80093ba:	b30b      	cbz	r3, 8009400 <__sfp+0x68>
 80093bc:	6836      	ldr	r6, [r6, #0]
 80093be:	e7f7      	b.n	80093b0 <__sfp+0x18>
 80093c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80093c4:	b9d5      	cbnz	r5, 80093fc <__sfp+0x64>
 80093c6:	4b16      	ldr	r3, [pc, #88]	; (8009420 <__sfp+0x88>)
 80093c8:	60e3      	str	r3, [r4, #12]
 80093ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80093ce:	6665      	str	r5, [r4, #100]	; 0x64
 80093d0:	f000 f86c 	bl	80094ac <__retarget_lock_init_recursive>
 80093d4:	f7ff ff96 	bl	8009304 <__sfp_lock_release>
 80093d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80093dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80093e0:	6025      	str	r5, [r4, #0]
 80093e2:	61a5      	str	r5, [r4, #24]
 80093e4:	2208      	movs	r2, #8
 80093e6:	4629      	mov	r1, r5
 80093e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80093ec:	f000 f86f 	bl	80094ce <memset>
 80093f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80093f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80093f8:	4620      	mov	r0, r4
 80093fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093fc:	3468      	adds	r4, #104	; 0x68
 80093fe:	e7d9      	b.n	80093b4 <__sfp+0x1c>
 8009400:	2104      	movs	r1, #4
 8009402:	4638      	mov	r0, r7
 8009404:	f7ff ff62 	bl	80092cc <__sfmoreglue>
 8009408:	4604      	mov	r4, r0
 800940a:	6030      	str	r0, [r6, #0]
 800940c:	2800      	cmp	r0, #0
 800940e:	d1d5      	bne.n	80093bc <__sfp+0x24>
 8009410:	f7ff ff78 	bl	8009304 <__sfp_lock_release>
 8009414:	230c      	movs	r3, #12
 8009416:	603b      	str	r3, [r7, #0]
 8009418:	e7ee      	b.n	80093f8 <__sfp+0x60>
 800941a:	bf00      	nop
 800941c:	0800c488 	.word	0x0800c488
 8009420:	ffff0001 	.word	0xffff0001

08009424 <_fwalk_reent>:
 8009424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009428:	4606      	mov	r6, r0
 800942a:	4688      	mov	r8, r1
 800942c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009430:	2700      	movs	r7, #0
 8009432:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009436:	f1b9 0901 	subs.w	r9, r9, #1
 800943a:	d505      	bpl.n	8009448 <_fwalk_reent+0x24>
 800943c:	6824      	ldr	r4, [r4, #0]
 800943e:	2c00      	cmp	r4, #0
 8009440:	d1f7      	bne.n	8009432 <_fwalk_reent+0xe>
 8009442:	4638      	mov	r0, r7
 8009444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009448:	89ab      	ldrh	r3, [r5, #12]
 800944a:	2b01      	cmp	r3, #1
 800944c:	d907      	bls.n	800945e <_fwalk_reent+0x3a>
 800944e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009452:	3301      	adds	r3, #1
 8009454:	d003      	beq.n	800945e <_fwalk_reent+0x3a>
 8009456:	4629      	mov	r1, r5
 8009458:	4630      	mov	r0, r6
 800945a:	47c0      	blx	r8
 800945c:	4307      	orrs	r7, r0
 800945e:	3568      	adds	r5, #104	; 0x68
 8009460:	e7e9      	b.n	8009436 <_fwalk_reent+0x12>
	...

08009464 <__libc_init_array>:
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	4d0d      	ldr	r5, [pc, #52]	; (800949c <__libc_init_array+0x38>)
 8009468:	4c0d      	ldr	r4, [pc, #52]	; (80094a0 <__libc_init_array+0x3c>)
 800946a:	1b64      	subs	r4, r4, r5
 800946c:	10a4      	asrs	r4, r4, #2
 800946e:	2600      	movs	r6, #0
 8009470:	42a6      	cmp	r6, r4
 8009472:	d109      	bne.n	8009488 <__libc_init_array+0x24>
 8009474:	4d0b      	ldr	r5, [pc, #44]	; (80094a4 <__libc_init_array+0x40>)
 8009476:	4c0c      	ldr	r4, [pc, #48]	; (80094a8 <__libc_init_array+0x44>)
 8009478:	f002 fe3e 	bl	800c0f8 <_init>
 800947c:	1b64      	subs	r4, r4, r5
 800947e:	10a4      	asrs	r4, r4, #2
 8009480:	2600      	movs	r6, #0
 8009482:	42a6      	cmp	r6, r4
 8009484:	d105      	bne.n	8009492 <__libc_init_array+0x2e>
 8009486:	bd70      	pop	{r4, r5, r6, pc}
 8009488:	f855 3b04 	ldr.w	r3, [r5], #4
 800948c:	4798      	blx	r3
 800948e:	3601      	adds	r6, #1
 8009490:	e7ee      	b.n	8009470 <__libc_init_array+0xc>
 8009492:	f855 3b04 	ldr.w	r3, [r5], #4
 8009496:	4798      	blx	r3
 8009498:	3601      	adds	r6, #1
 800949a:	e7f2      	b.n	8009482 <__libc_init_array+0x1e>
 800949c:	0800c814 	.word	0x0800c814
 80094a0:	0800c814 	.word	0x0800c814
 80094a4:	0800c814 	.word	0x0800c814
 80094a8:	0800c818 	.word	0x0800c818

080094ac <__retarget_lock_init_recursive>:
 80094ac:	4770      	bx	lr

080094ae <__retarget_lock_acquire_recursive>:
 80094ae:	4770      	bx	lr

080094b0 <__retarget_lock_release_recursive>:
 80094b0:	4770      	bx	lr

080094b2 <memcpy>:
 80094b2:	440a      	add	r2, r1
 80094b4:	4291      	cmp	r1, r2
 80094b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80094ba:	d100      	bne.n	80094be <memcpy+0xc>
 80094bc:	4770      	bx	lr
 80094be:	b510      	push	{r4, lr}
 80094c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094c8:	4291      	cmp	r1, r2
 80094ca:	d1f9      	bne.n	80094c0 <memcpy+0xe>
 80094cc:	bd10      	pop	{r4, pc}

080094ce <memset>:
 80094ce:	4402      	add	r2, r0
 80094d0:	4603      	mov	r3, r0
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d100      	bne.n	80094d8 <memset+0xa>
 80094d6:	4770      	bx	lr
 80094d8:	f803 1b01 	strb.w	r1, [r3], #1
 80094dc:	e7f9      	b.n	80094d2 <memset+0x4>
	...

080094e0 <_malloc_r>:
 80094e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e2:	1ccd      	adds	r5, r1, #3
 80094e4:	f025 0503 	bic.w	r5, r5, #3
 80094e8:	3508      	adds	r5, #8
 80094ea:	2d0c      	cmp	r5, #12
 80094ec:	bf38      	it	cc
 80094ee:	250c      	movcc	r5, #12
 80094f0:	2d00      	cmp	r5, #0
 80094f2:	4606      	mov	r6, r0
 80094f4:	db01      	blt.n	80094fa <_malloc_r+0x1a>
 80094f6:	42a9      	cmp	r1, r5
 80094f8:	d903      	bls.n	8009502 <_malloc_r+0x22>
 80094fa:	230c      	movs	r3, #12
 80094fc:	6033      	str	r3, [r6, #0]
 80094fe:	2000      	movs	r0, #0
 8009500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009502:	f001 fd1d 	bl	800af40 <__malloc_lock>
 8009506:	4921      	ldr	r1, [pc, #132]	; (800958c <_malloc_r+0xac>)
 8009508:	680a      	ldr	r2, [r1, #0]
 800950a:	4614      	mov	r4, r2
 800950c:	b99c      	cbnz	r4, 8009536 <_malloc_r+0x56>
 800950e:	4f20      	ldr	r7, [pc, #128]	; (8009590 <_malloc_r+0xb0>)
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	b923      	cbnz	r3, 800951e <_malloc_r+0x3e>
 8009514:	4621      	mov	r1, r4
 8009516:	4630      	mov	r0, r6
 8009518:	f000 fd10 	bl	8009f3c <_sbrk_r>
 800951c:	6038      	str	r0, [r7, #0]
 800951e:	4629      	mov	r1, r5
 8009520:	4630      	mov	r0, r6
 8009522:	f000 fd0b 	bl	8009f3c <_sbrk_r>
 8009526:	1c43      	adds	r3, r0, #1
 8009528:	d123      	bne.n	8009572 <_malloc_r+0x92>
 800952a:	230c      	movs	r3, #12
 800952c:	6033      	str	r3, [r6, #0]
 800952e:	4630      	mov	r0, r6
 8009530:	f001 fd0c 	bl	800af4c <__malloc_unlock>
 8009534:	e7e3      	b.n	80094fe <_malloc_r+0x1e>
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	1b5b      	subs	r3, r3, r5
 800953a:	d417      	bmi.n	800956c <_malloc_r+0x8c>
 800953c:	2b0b      	cmp	r3, #11
 800953e:	d903      	bls.n	8009548 <_malloc_r+0x68>
 8009540:	6023      	str	r3, [r4, #0]
 8009542:	441c      	add	r4, r3
 8009544:	6025      	str	r5, [r4, #0]
 8009546:	e004      	b.n	8009552 <_malloc_r+0x72>
 8009548:	6863      	ldr	r3, [r4, #4]
 800954a:	42a2      	cmp	r2, r4
 800954c:	bf0c      	ite	eq
 800954e:	600b      	streq	r3, [r1, #0]
 8009550:	6053      	strne	r3, [r2, #4]
 8009552:	4630      	mov	r0, r6
 8009554:	f001 fcfa 	bl	800af4c <__malloc_unlock>
 8009558:	f104 000b 	add.w	r0, r4, #11
 800955c:	1d23      	adds	r3, r4, #4
 800955e:	f020 0007 	bic.w	r0, r0, #7
 8009562:	1ac2      	subs	r2, r0, r3
 8009564:	d0cc      	beq.n	8009500 <_malloc_r+0x20>
 8009566:	1a1b      	subs	r3, r3, r0
 8009568:	50a3      	str	r3, [r4, r2]
 800956a:	e7c9      	b.n	8009500 <_malloc_r+0x20>
 800956c:	4622      	mov	r2, r4
 800956e:	6864      	ldr	r4, [r4, #4]
 8009570:	e7cc      	b.n	800950c <_malloc_r+0x2c>
 8009572:	1cc4      	adds	r4, r0, #3
 8009574:	f024 0403 	bic.w	r4, r4, #3
 8009578:	42a0      	cmp	r0, r4
 800957a:	d0e3      	beq.n	8009544 <_malloc_r+0x64>
 800957c:	1a21      	subs	r1, r4, r0
 800957e:	4630      	mov	r0, r6
 8009580:	f000 fcdc 	bl	8009f3c <_sbrk_r>
 8009584:	3001      	adds	r0, #1
 8009586:	d1dd      	bne.n	8009544 <_malloc_r+0x64>
 8009588:	e7cf      	b.n	800952a <_malloc_r+0x4a>
 800958a:	bf00      	nop
 800958c:	200042b8 	.word	0x200042b8
 8009590:	200042bc 	.word	0x200042bc

08009594 <__cvt>:
 8009594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009598:	ec55 4b10 	vmov	r4, r5, d0
 800959c:	2d00      	cmp	r5, #0
 800959e:	460e      	mov	r6, r1
 80095a0:	4619      	mov	r1, r3
 80095a2:	462b      	mov	r3, r5
 80095a4:	bfbb      	ittet	lt
 80095a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80095aa:	461d      	movlt	r5, r3
 80095ac:	2300      	movge	r3, #0
 80095ae:	232d      	movlt	r3, #45	; 0x2d
 80095b0:	700b      	strb	r3, [r1, #0]
 80095b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80095b8:	4691      	mov	r9, r2
 80095ba:	f023 0820 	bic.w	r8, r3, #32
 80095be:	bfbc      	itt	lt
 80095c0:	4622      	movlt	r2, r4
 80095c2:	4614      	movlt	r4, r2
 80095c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80095c8:	d005      	beq.n	80095d6 <__cvt+0x42>
 80095ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80095ce:	d100      	bne.n	80095d2 <__cvt+0x3e>
 80095d0:	3601      	adds	r6, #1
 80095d2:	2102      	movs	r1, #2
 80095d4:	e000      	b.n	80095d8 <__cvt+0x44>
 80095d6:	2103      	movs	r1, #3
 80095d8:	ab03      	add	r3, sp, #12
 80095da:	9301      	str	r3, [sp, #4]
 80095dc:	ab02      	add	r3, sp, #8
 80095de:	9300      	str	r3, [sp, #0]
 80095e0:	ec45 4b10 	vmov	d0, r4, r5
 80095e4:	4653      	mov	r3, sl
 80095e6:	4632      	mov	r2, r6
 80095e8:	f000 fdde 	bl	800a1a8 <_dtoa_r>
 80095ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80095f0:	4607      	mov	r7, r0
 80095f2:	d102      	bne.n	80095fa <__cvt+0x66>
 80095f4:	f019 0f01 	tst.w	r9, #1
 80095f8:	d022      	beq.n	8009640 <__cvt+0xac>
 80095fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80095fe:	eb07 0906 	add.w	r9, r7, r6
 8009602:	d110      	bne.n	8009626 <__cvt+0x92>
 8009604:	783b      	ldrb	r3, [r7, #0]
 8009606:	2b30      	cmp	r3, #48	; 0x30
 8009608:	d10a      	bne.n	8009620 <__cvt+0x8c>
 800960a:	2200      	movs	r2, #0
 800960c:	2300      	movs	r3, #0
 800960e:	4620      	mov	r0, r4
 8009610:	4629      	mov	r1, r5
 8009612:	f7f7 fa79 	bl	8000b08 <__aeabi_dcmpeq>
 8009616:	b918      	cbnz	r0, 8009620 <__cvt+0x8c>
 8009618:	f1c6 0601 	rsb	r6, r6, #1
 800961c:	f8ca 6000 	str.w	r6, [sl]
 8009620:	f8da 3000 	ldr.w	r3, [sl]
 8009624:	4499      	add	r9, r3
 8009626:	2200      	movs	r2, #0
 8009628:	2300      	movs	r3, #0
 800962a:	4620      	mov	r0, r4
 800962c:	4629      	mov	r1, r5
 800962e:	f7f7 fa6b 	bl	8000b08 <__aeabi_dcmpeq>
 8009632:	b108      	cbz	r0, 8009638 <__cvt+0xa4>
 8009634:	f8cd 900c 	str.w	r9, [sp, #12]
 8009638:	2230      	movs	r2, #48	; 0x30
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	454b      	cmp	r3, r9
 800963e:	d307      	bcc.n	8009650 <__cvt+0xbc>
 8009640:	9b03      	ldr	r3, [sp, #12]
 8009642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009644:	1bdb      	subs	r3, r3, r7
 8009646:	4638      	mov	r0, r7
 8009648:	6013      	str	r3, [r2, #0]
 800964a:	b004      	add	sp, #16
 800964c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009650:	1c59      	adds	r1, r3, #1
 8009652:	9103      	str	r1, [sp, #12]
 8009654:	701a      	strb	r2, [r3, #0]
 8009656:	e7f0      	b.n	800963a <__cvt+0xa6>

08009658 <__exponent>:
 8009658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800965a:	4603      	mov	r3, r0
 800965c:	2900      	cmp	r1, #0
 800965e:	bfb8      	it	lt
 8009660:	4249      	neglt	r1, r1
 8009662:	f803 2b02 	strb.w	r2, [r3], #2
 8009666:	bfb4      	ite	lt
 8009668:	222d      	movlt	r2, #45	; 0x2d
 800966a:	222b      	movge	r2, #43	; 0x2b
 800966c:	2909      	cmp	r1, #9
 800966e:	7042      	strb	r2, [r0, #1]
 8009670:	dd2a      	ble.n	80096c8 <__exponent+0x70>
 8009672:	f10d 0407 	add.w	r4, sp, #7
 8009676:	46a4      	mov	ip, r4
 8009678:	270a      	movs	r7, #10
 800967a:	46a6      	mov	lr, r4
 800967c:	460a      	mov	r2, r1
 800967e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009682:	fb07 1516 	mls	r5, r7, r6, r1
 8009686:	3530      	adds	r5, #48	; 0x30
 8009688:	2a63      	cmp	r2, #99	; 0x63
 800968a:	f104 34ff 	add.w	r4, r4, #4294967295
 800968e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009692:	4631      	mov	r1, r6
 8009694:	dcf1      	bgt.n	800967a <__exponent+0x22>
 8009696:	3130      	adds	r1, #48	; 0x30
 8009698:	f1ae 0502 	sub.w	r5, lr, #2
 800969c:	f804 1c01 	strb.w	r1, [r4, #-1]
 80096a0:	1c44      	adds	r4, r0, #1
 80096a2:	4629      	mov	r1, r5
 80096a4:	4561      	cmp	r1, ip
 80096a6:	d30a      	bcc.n	80096be <__exponent+0x66>
 80096a8:	f10d 0209 	add.w	r2, sp, #9
 80096ac:	eba2 020e 	sub.w	r2, r2, lr
 80096b0:	4565      	cmp	r5, ip
 80096b2:	bf88      	it	hi
 80096b4:	2200      	movhi	r2, #0
 80096b6:	4413      	add	r3, r2
 80096b8:	1a18      	subs	r0, r3, r0
 80096ba:	b003      	add	sp, #12
 80096bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80096c6:	e7ed      	b.n	80096a4 <__exponent+0x4c>
 80096c8:	2330      	movs	r3, #48	; 0x30
 80096ca:	3130      	adds	r1, #48	; 0x30
 80096cc:	7083      	strb	r3, [r0, #2]
 80096ce:	70c1      	strb	r1, [r0, #3]
 80096d0:	1d03      	adds	r3, r0, #4
 80096d2:	e7f1      	b.n	80096b8 <__exponent+0x60>

080096d4 <_printf_float>:
 80096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	ed2d 8b02 	vpush	{d8}
 80096dc:	b08d      	sub	sp, #52	; 0x34
 80096de:	460c      	mov	r4, r1
 80096e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80096e4:	4616      	mov	r6, r2
 80096e6:	461f      	mov	r7, r3
 80096e8:	4605      	mov	r5, r0
 80096ea:	f001 fc0b 	bl	800af04 <_localeconv_r>
 80096ee:	f8d0 a000 	ldr.w	sl, [r0]
 80096f2:	4650      	mov	r0, sl
 80096f4:	f7f6 fd8c 	bl	8000210 <strlen>
 80096f8:	2300      	movs	r3, #0
 80096fa:	930a      	str	r3, [sp, #40]	; 0x28
 80096fc:	6823      	ldr	r3, [r4, #0]
 80096fe:	9305      	str	r3, [sp, #20]
 8009700:	f8d8 3000 	ldr.w	r3, [r8]
 8009704:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009708:	3307      	adds	r3, #7
 800970a:	f023 0307 	bic.w	r3, r3, #7
 800970e:	f103 0208 	add.w	r2, r3, #8
 8009712:	f8c8 2000 	str.w	r2, [r8]
 8009716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800971e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009722:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009726:	9307      	str	r3, [sp, #28]
 8009728:	f8cd 8018 	str.w	r8, [sp, #24]
 800972c:	ee08 0a10 	vmov	s16, r0
 8009730:	4b9f      	ldr	r3, [pc, #636]	; (80099b0 <_printf_float+0x2dc>)
 8009732:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009736:	f04f 32ff 	mov.w	r2, #4294967295
 800973a:	f7f7 fa17 	bl	8000b6c <__aeabi_dcmpun>
 800973e:	bb88      	cbnz	r0, 80097a4 <_printf_float+0xd0>
 8009740:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009744:	4b9a      	ldr	r3, [pc, #616]	; (80099b0 <_printf_float+0x2dc>)
 8009746:	f04f 32ff 	mov.w	r2, #4294967295
 800974a:	f7f7 f9f1 	bl	8000b30 <__aeabi_dcmple>
 800974e:	bb48      	cbnz	r0, 80097a4 <_printf_float+0xd0>
 8009750:	2200      	movs	r2, #0
 8009752:	2300      	movs	r3, #0
 8009754:	4640      	mov	r0, r8
 8009756:	4649      	mov	r1, r9
 8009758:	f7f7 f9e0 	bl	8000b1c <__aeabi_dcmplt>
 800975c:	b110      	cbz	r0, 8009764 <_printf_float+0x90>
 800975e:	232d      	movs	r3, #45	; 0x2d
 8009760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009764:	4b93      	ldr	r3, [pc, #588]	; (80099b4 <_printf_float+0x2e0>)
 8009766:	4894      	ldr	r0, [pc, #592]	; (80099b8 <_printf_float+0x2e4>)
 8009768:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800976c:	bf94      	ite	ls
 800976e:	4698      	movls	r8, r3
 8009770:	4680      	movhi	r8, r0
 8009772:	2303      	movs	r3, #3
 8009774:	6123      	str	r3, [r4, #16]
 8009776:	9b05      	ldr	r3, [sp, #20]
 8009778:	f023 0204 	bic.w	r2, r3, #4
 800977c:	6022      	str	r2, [r4, #0]
 800977e:	f04f 0900 	mov.w	r9, #0
 8009782:	9700      	str	r7, [sp, #0]
 8009784:	4633      	mov	r3, r6
 8009786:	aa0b      	add	r2, sp, #44	; 0x2c
 8009788:	4621      	mov	r1, r4
 800978a:	4628      	mov	r0, r5
 800978c:	f000 f9d8 	bl	8009b40 <_printf_common>
 8009790:	3001      	adds	r0, #1
 8009792:	f040 8090 	bne.w	80098b6 <_printf_float+0x1e2>
 8009796:	f04f 30ff 	mov.w	r0, #4294967295
 800979a:	b00d      	add	sp, #52	; 0x34
 800979c:	ecbd 8b02 	vpop	{d8}
 80097a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a4:	4642      	mov	r2, r8
 80097a6:	464b      	mov	r3, r9
 80097a8:	4640      	mov	r0, r8
 80097aa:	4649      	mov	r1, r9
 80097ac:	f7f7 f9de 	bl	8000b6c <__aeabi_dcmpun>
 80097b0:	b140      	cbz	r0, 80097c4 <_printf_float+0xf0>
 80097b2:	464b      	mov	r3, r9
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	bfbc      	itt	lt
 80097b8:	232d      	movlt	r3, #45	; 0x2d
 80097ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80097be:	487f      	ldr	r0, [pc, #508]	; (80099bc <_printf_float+0x2e8>)
 80097c0:	4b7f      	ldr	r3, [pc, #508]	; (80099c0 <_printf_float+0x2ec>)
 80097c2:	e7d1      	b.n	8009768 <_printf_float+0x94>
 80097c4:	6863      	ldr	r3, [r4, #4]
 80097c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80097ca:	9206      	str	r2, [sp, #24]
 80097cc:	1c5a      	adds	r2, r3, #1
 80097ce:	d13f      	bne.n	8009850 <_printf_float+0x17c>
 80097d0:	2306      	movs	r3, #6
 80097d2:	6063      	str	r3, [r4, #4]
 80097d4:	9b05      	ldr	r3, [sp, #20]
 80097d6:	6861      	ldr	r1, [r4, #4]
 80097d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80097dc:	2300      	movs	r3, #0
 80097de:	9303      	str	r3, [sp, #12]
 80097e0:	ab0a      	add	r3, sp, #40	; 0x28
 80097e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80097e6:	ab09      	add	r3, sp, #36	; 0x24
 80097e8:	ec49 8b10 	vmov	d0, r8, r9
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	6022      	str	r2, [r4, #0]
 80097f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80097f4:	4628      	mov	r0, r5
 80097f6:	f7ff fecd 	bl	8009594 <__cvt>
 80097fa:	9b06      	ldr	r3, [sp, #24]
 80097fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097fe:	2b47      	cmp	r3, #71	; 0x47
 8009800:	4680      	mov	r8, r0
 8009802:	d108      	bne.n	8009816 <_printf_float+0x142>
 8009804:	1cc8      	adds	r0, r1, #3
 8009806:	db02      	blt.n	800980e <_printf_float+0x13a>
 8009808:	6863      	ldr	r3, [r4, #4]
 800980a:	4299      	cmp	r1, r3
 800980c:	dd41      	ble.n	8009892 <_printf_float+0x1be>
 800980e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009812:	fa5f fb8b 	uxtb.w	fp, fp
 8009816:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800981a:	d820      	bhi.n	800985e <_printf_float+0x18a>
 800981c:	3901      	subs	r1, #1
 800981e:	465a      	mov	r2, fp
 8009820:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009824:	9109      	str	r1, [sp, #36]	; 0x24
 8009826:	f7ff ff17 	bl	8009658 <__exponent>
 800982a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800982c:	1813      	adds	r3, r2, r0
 800982e:	2a01      	cmp	r2, #1
 8009830:	4681      	mov	r9, r0
 8009832:	6123      	str	r3, [r4, #16]
 8009834:	dc02      	bgt.n	800983c <_printf_float+0x168>
 8009836:	6822      	ldr	r2, [r4, #0]
 8009838:	07d2      	lsls	r2, r2, #31
 800983a:	d501      	bpl.n	8009840 <_printf_float+0x16c>
 800983c:	3301      	adds	r3, #1
 800983e:	6123      	str	r3, [r4, #16]
 8009840:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009844:	2b00      	cmp	r3, #0
 8009846:	d09c      	beq.n	8009782 <_printf_float+0xae>
 8009848:	232d      	movs	r3, #45	; 0x2d
 800984a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800984e:	e798      	b.n	8009782 <_printf_float+0xae>
 8009850:	9a06      	ldr	r2, [sp, #24]
 8009852:	2a47      	cmp	r2, #71	; 0x47
 8009854:	d1be      	bne.n	80097d4 <_printf_float+0x100>
 8009856:	2b00      	cmp	r3, #0
 8009858:	d1bc      	bne.n	80097d4 <_printf_float+0x100>
 800985a:	2301      	movs	r3, #1
 800985c:	e7b9      	b.n	80097d2 <_printf_float+0xfe>
 800985e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009862:	d118      	bne.n	8009896 <_printf_float+0x1c2>
 8009864:	2900      	cmp	r1, #0
 8009866:	6863      	ldr	r3, [r4, #4]
 8009868:	dd0b      	ble.n	8009882 <_printf_float+0x1ae>
 800986a:	6121      	str	r1, [r4, #16]
 800986c:	b913      	cbnz	r3, 8009874 <_printf_float+0x1a0>
 800986e:	6822      	ldr	r2, [r4, #0]
 8009870:	07d0      	lsls	r0, r2, #31
 8009872:	d502      	bpl.n	800987a <_printf_float+0x1a6>
 8009874:	3301      	adds	r3, #1
 8009876:	440b      	add	r3, r1
 8009878:	6123      	str	r3, [r4, #16]
 800987a:	65a1      	str	r1, [r4, #88]	; 0x58
 800987c:	f04f 0900 	mov.w	r9, #0
 8009880:	e7de      	b.n	8009840 <_printf_float+0x16c>
 8009882:	b913      	cbnz	r3, 800988a <_printf_float+0x1b6>
 8009884:	6822      	ldr	r2, [r4, #0]
 8009886:	07d2      	lsls	r2, r2, #31
 8009888:	d501      	bpl.n	800988e <_printf_float+0x1ba>
 800988a:	3302      	adds	r3, #2
 800988c:	e7f4      	b.n	8009878 <_printf_float+0x1a4>
 800988e:	2301      	movs	r3, #1
 8009890:	e7f2      	b.n	8009878 <_printf_float+0x1a4>
 8009892:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009898:	4299      	cmp	r1, r3
 800989a:	db05      	blt.n	80098a8 <_printf_float+0x1d4>
 800989c:	6823      	ldr	r3, [r4, #0]
 800989e:	6121      	str	r1, [r4, #16]
 80098a0:	07d8      	lsls	r0, r3, #31
 80098a2:	d5ea      	bpl.n	800987a <_printf_float+0x1a6>
 80098a4:	1c4b      	adds	r3, r1, #1
 80098a6:	e7e7      	b.n	8009878 <_printf_float+0x1a4>
 80098a8:	2900      	cmp	r1, #0
 80098aa:	bfd4      	ite	le
 80098ac:	f1c1 0202 	rsble	r2, r1, #2
 80098b0:	2201      	movgt	r2, #1
 80098b2:	4413      	add	r3, r2
 80098b4:	e7e0      	b.n	8009878 <_printf_float+0x1a4>
 80098b6:	6823      	ldr	r3, [r4, #0]
 80098b8:	055a      	lsls	r2, r3, #21
 80098ba:	d407      	bmi.n	80098cc <_printf_float+0x1f8>
 80098bc:	6923      	ldr	r3, [r4, #16]
 80098be:	4642      	mov	r2, r8
 80098c0:	4631      	mov	r1, r6
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b8      	blx	r7
 80098c6:	3001      	adds	r0, #1
 80098c8:	d12c      	bne.n	8009924 <_printf_float+0x250>
 80098ca:	e764      	b.n	8009796 <_printf_float+0xc2>
 80098cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80098d0:	f240 80e0 	bls.w	8009a94 <_printf_float+0x3c0>
 80098d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80098d8:	2200      	movs	r2, #0
 80098da:	2300      	movs	r3, #0
 80098dc:	f7f7 f914 	bl	8000b08 <__aeabi_dcmpeq>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	d034      	beq.n	800994e <_printf_float+0x27a>
 80098e4:	4a37      	ldr	r2, [pc, #220]	; (80099c4 <_printf_float+0x2f0>)
 80098e6:	2301      	movs	r3, #1
 80098e8:	4631      	mov	r1, r6
 80098ea:	4628      	mov	r0, r5
 80098ec:	47b8      	blx	r7
 80098ee:	3001      	adds	r0, #1
 80098f0:	f43f af51 	beq.w	8009796 <_printf_float+0xc2>
 80098f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098f8:	429a      	cmp	r2, r3
 80098fa:	db02      	blt.n	8009902 <_printf_float+0x22e>
 80098fc:	6823      	ldr	r3, [r4, #0]
 80098fe:	07d8      	lsls	r0, r3, #31
 8009900:	d510      	bpl.n	8009924 <_printf_float+0x250>
 8009902:	ee18 3a10 	vmov	r3, s16
 8009906:	4652      	mov	r2, sl
 8009908:	4631      	mov	r1, r6
 800990a:	4628      	mov	r0, r5
 800990c:	47b8      	blx	r7
 800990e:	3001      	adds	r0, #1
 8009910:	f43f af41 	beq.w	8009796 <_printf_float+0xc2>
 8009914:	f04f 0800 	mov.w	r8, #0
 8009918:	f104 091a 	add.w	r9, r4, #26
 800991c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800991e:	3b01      	subs	r3, #1
 8009920:	4543      	cmp	r3, r8
 8009922:	dc09      	bgt.n	8009938 <_printf_float+0x264>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	079b      	lsls	r3, r3, #30
 8009928:	f100 8105 	bmi.w	8009b36 <_printf_float+0x462>
 800992c:	68e0      	ldr	r0, [r4, #12]
 800992e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009930:	4298      	cmp	r0, r3
 8009932:	bfb8      	it	lt
 8009934:	4618      	movlt	r0, r3
 8009936:	e730      	b.n	800979a <_printf_float+0xc6>
 8009938:	2301      	movs	r3, #1
 800993a:	464a      	mov	r2, r9
 800993c:	4631      	mov	r1, r6
 800993e:	4628      	mov	r0, r5
 8009940:	47b8      	blx	r7
 8009942:	3001      	adds	r0, #1
 8009944:	f43f af27 	beq.w	8009796 <_printf_float+0xc2>
 8009948:	f108 0801 	add.w	r8, r8, #1
 800994c:	e7e6      	b.n	800991c <_printf_float+0x248>
 800994e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009950:	2b00      	cmp	r3, #0
 8009952:	dc39      	bgt.n	80099c8 <_printf_float+0x2f4>
 8009954:	4a1b      	ldr	r2, [pc, #108]	; (80099c4 <_printf_float+0x2f0>)
 8009956:	2301      	movs	r3, #1
 8009958:	4631      	mov	r1, r6
 800995a:	4628      	mov	r0, r5
 800995c:	47b8      	blx	r7
 800995e:	3001      	adds	r0, #1
 8009960:	f43f af19 	beq.w	8009796 <_printf_float+0xc2>
 8009964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009968:	4313      	orrs	r3, r2
 800996a:	d102      	bne.n	8009972 <_printf_float+0x29e>
 800996c:	6823      	ldr	r3, [r4, #0]
 800996e:	07d9      	lsls	r1, r3, #31
 8009970:	d5d8      	bpl.n	8009924 <_printf_float+0x250>
 8009972:	ee18 3a10 	vmov	r3, s16
 8009976:	4652      	mov	r2, sl
 8009978:	4631      	mov	r1, r6
 800997a:	4628      	mov	r0, r5
 800997c:	47b8      	blx	r7
 800997e:	3001      	adds	r0, #1
 8009980:	f43f af09 	beq.w	8009796 <_printf_float+0xc2>
 8009984:	f04f 0900 	mov.w	r9, #0
 8009988:	f104 0a1a 	add.w	sl, r4, #26
 800998c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800998e:	425b      	negs	r3, r3
 8009990:	454b      	cmp	r3, r9
 8009992:	dc01      	bgt.n	8009998 <_printf_float+0x2c4>
 8009994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009996:	e792      	b.n	80098be <_printf_float+0x1ea>
 8009998:	2301      	movs	r3, #1
 800999a:	4652      	mov	r2, sl
 800999c:	4631      	mov	r1, r6
 800999e:	4628      	mov	r0, r5
 80099a0:	47b8      	blx	r7
 80099a2:	3001      	adds	r0, #1
 80099a4:	f43f aef7 	beq.w	8009796 <_printf_float+0xc2>
 80099a8:	f109 0901 	add.w	r9, r9, #1
 80099ac:	e7ee      	b.n	800998c <_printf_float+0x2b8>
 80099ae:	bf00      	nop
 80099b0:	7fefffff 	.word	0x7fefffff
 80099b4:	0800c48c 	.word	0x0800c48c
 80099b8:	0800c490 	.word	0x0800c490
 80099bc:	0800c498 	.word	0x0800c498
 80099c0:	0800c494 	.word	0x0800c494
 80099c4:	0800c49c 	.word	0x0800c49c
 80099c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099cc:	429a      	cmp	r2, r3
 80099ce:	bfa8      	it	ge
 80099d0:	461a      	movge	r2, r3
 80099d2:	2a00      	cmp	r2, #0
 80099d4:	4691      	mov	r9, r2
 80099d6:	dc37      	bgt.n	8009a48 <_printf_float+0x374>
 80099d8:	f04f 0b00 	mov.w	fp, #0
 80099dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099e0:	f104 021a 	add.w	r2, r4, #26
 80099e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099e6:	9305      	str	r3, [sp, #20]
 80099e8:	eba3 0309 	sub.w	r3, r3, r9
 80099ec:	455b      	cmp	r3, fp
 80099ee:	dc33      	bgt.n	8009a58 <_printf_float+0x384>
 80099f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099f4:	429a      	cmp	r2, r3
 80099f6:	db3b      	blt.n	8009a70 <_printf_float+0x39c>
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	07da      	lsls	r2, r3, #31
 80099fc:	d438      	bmi.n	8009a70 <_printf_float+0x39c>
 80099fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a00:	9b05      	ldr	r3, [sp, #20]
 8009a02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	eba2 0901 	sub.w	r9, r2, r1
 8009a0a:	4599      	cmp	r9, r3
 8009a0c:	bfa8      	it	ge
 8009a0e:	4699      	movge	r9, r3
 8009a10:	f1b9 0f00 	cmp.w	r9, #0
 8009a14:	dc35      	bgt.n	8009a82 <_printf_float+0x3ae>
 8009a16:	f04f 0800 	mov.w	r8, #0
 8009a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a1e:	f104 0a1a 	add.w	sl, r4, #26
 8009a22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a26:	1a9b      	subs	r3, r3, r2
 8009a28:	eba3 0309 	sub.w	r3, r3, r9
 8009a2c:	4543      	cmp	r3, r8
 8009a2e:	f77f af79 	ble.w	8009924 <_printf_float+0x250>
 8009a32:	2301      	movs	r3, #1
 8009a34:	4652      	mov	r2, sl
 8009a36:	4631      	mov	r1, r6
 8009a38:	4628      	mov	r0, r5
 8009a3a:	47b8      	blx	r7
 8009a3c:	3001      	adds	r0, #1
 8009a3e:	f43f aeaa 	beq.w	8009796 <_printf_float+0xc2>
 8009a42:	f108 0801 	add.w	r8, r8, #1
 8009a46:	e7ec      	b.n	8009a22 <_printf_float+0x34e>
 8009a48:	4613      	mov	r3, r2
 8009a4a:	4631      	mov	r1, r6
 8009a4c:	4642      	mov	r2, r8
 8009a4e:	4628      	mov	r0, r5
 8009a50:	47b8      	blx	r7
 8009a52:	3001      	adds	r0, #1
 8009a54:	d1c0      	bne.n	80099d8 <_printf_float+0x304>
 8009a56:	e69e      	b.n	8009796 <_printf_float+0xc2>
 8009a58:	2301      	movs	r3, #1
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	9205      	str	r2, [sp, #20]
 8009a60:	47b8      	blx	r7
 8009a62:	3001      	adds	r0, #1
 8009a64:	f43f ae97 	beq.w	8009796 <_printf_float+0xc2>
 8009a68:	9a05      	ldr	r2, [sp, #20]
 8009a6a:	f10b 0b01 	add.w	fp, fp, #1
 8009a6e:	e7b9      	b.n	80099e4 <_printf_float+0x310>
 8009a70:	ee18 3a10 	vmov	r3, s16
 8009a74:	4652      	mov	r2, sl
 8009a76:	4631      	mov	r1, r6
 8009a78:	4628      	mov	r0, r5
 8009a7a:	47b8      	blx	r7
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	d1be      	bne.n	80099fe <_printf_float+0x32a>
 8009a80:	e689      	b.n	8009796 <_printf_float+0xc2>
 8009a82:	9a05      	ldr	r2, [sp, #20]
 8009a84:	464b      	mov	r3, r9
 8009a86:	4442      	add	r2, r8
 8009a88:	4631      	mov	r1, r6
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	47b8      	blx	r7
 8009a8e:	3001      	adds	r0, #1
 8009a90:	d1c1      	bne.n	8009a16 <_printf_float+0x342>
 8009a92:	e680      	b.n	8009796 <_printf_float+0xc2>
 8009a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a96:	2a01      	cmp	r2, #1
 8009a98:	dc01      	bgt.n	8009a9e <_printf_float+0x3ca>
 8009a9a:	07db      	lsls	r3, r3, #31
 8009a9c:	d538      	bpl.n	8009b10 <_printf_float+0x43c>
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	4642      	mov	r2, r8
 8009aa2:	4631      	mov	r1, r6
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	47b8      	blx	r7
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	f43f ae74 	beq.w	8009796 <_printf_float+0xc2>
 8009aae:	ee18 3a10 	vmov	r3, s16
 8009ab2:	4652      	mov	r2, sl
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	47b8      	blx	r7
 8009aba:	3001      	adds	r0, #1
 8009abc:	f43f ae6b 	beq.w	8009796 <_printf_float+0xc2>
 8009ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	f7f7 f81e 	bl	8000b08 <__aeabi_dcmpeq>
 8009acc:	b9d8      	cbnz	r0, 8009b06 <_printf_float+0x432>
 8009ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad0:	f108 0201 	add.w	r2, r8, #1
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	4631      	mov	r1, r6
 8009ad8:	4628      	mov	r0, r5
 8009ada:	47b8      	blx	r7
 8009adc:	3001      	adds	r0, #1
 8009ade:	d10e      	bne.n	8009afe <_printf_float+0x42a>
 8009ae0:	e659      	b.n	8009796 <_printf_float+0xc2>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	4652      	mov	r2, sl
 8009ae6:	4631      	mov	r1, r6
 8009ae8:	4628      	mov	r0, r5
 8009aea:	47b8      	blx	r7
 8009aec:	3001      	adds	r0, #1
 8009aee:	f43f ae52 	beq.w	8009796 <_printf_float+0xc2>
 8009af2:	f108 0801 	add.w	r8, r8, #1
 8009af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af8:	3b01      	subs	r3, #1
 8009afa:	4543      	cmp	r3, r8
 8009afc:	dcf1      	bgt.n	8009ae2 <_printf_float+0x40e>
 8009afe:	464b      	mov	r3, r9
 8009b00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009b04:	e6dc      	b.n	80098c0 <_printf_float+0x1ec>
 8009b06:	f04f 0800 	mov.w	r8, #0
 8009b0a:	f104 0a1a 	add.w	sl, r4, #26
 8009b0e:	e7f2      	b.n	8009af6 <_printf_float+0x422>
 8009b10:	2301      	movs	r3, #1
 8009b12:	4642      	mov	r2, r8
 8009b14:	e7df      	b.n	8009ad6 <_printf_float+0x402>
 8009b16:	2301      	movs	r3, #1
 8009b18:	464a      	mov	r2, r9
 8009b1a:	4631      	mov	r1, r6
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	47b8      	blx	r7
 8009b20:	3001      	adds	r0, #1
 8009b22:	f43f ae38 	beq.w	8009796 <_printf_float+0xc2>
 8009b26:	f108 0801 	add.w	r8, r8, #1
 8009b2a:	68e3      	ldr	r3, [r4, #12]
 8009b2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b2e:	1a5b      	subs	r3, r3, r1
 8009b30:	4543      	cmp	r3, r8
 8009b32:	dcf0      	bgt.n	8009b16 <_printf_float+0x442>
 8009b34:	e6fa      	b.n	800992c <_printf_float+0x258>
 8009b36:	f04f 0800 	mov.w	r8, #0
 8009b3a:	f104 0919 	add.w	r9, r4, #25
 8009b3e:	e7f4      	b.n	8009b2a <_printf_float+0x456>

08009b40 <_printf_common>:
 8009b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b44:	4616      	mov	r6, r2
 8009b46:	4699      	mov	r9, r3
 8009b48:	688a      	ldr	r2, [r1, #8]
 8009b4a:	690b      	ldr	r3, [r1, #16]
 8009b4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b50:	4293      	cmp	r3, r2
 8009b52:	bfb8      	it	lt
 8009b54:	4613      	movlt	r3, r2
 8009b56:	6033      	str	r3, [r6, #0]
 8009b58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b5c:	4607      	mov	r7, r0
 8009b5e:	460c      	mov	r4, r1
 8009b60:	b10a      	cbz	r2, 8009b66 <_printf_common+0x26>
 8009b62:	3301      	adds	r3, #1
 8009b64:	6033      	str	r3, [r6, #0]
 8009b66:	6823      	ldr	r3, [r4, #0]
 8009b68:	0699      	lsls	r1, r3, #26
 8009b6a:	bf42      	ittt	mi
 8009b6c:	6833      	ldrmi	r3, [r6, #0]
 8009b6e:	3302      	addmi	r3, #2
 8009b70:	6033      	strmi	r3, [r6, #0]
 8009b72:	6825      	ldr	r5, [r4, #0]
 8009b74:	f015 0506 	ands.w	r5, r5, #6
 8009b78:	d106      	bne.n	8009b88 <_printf_common+0x48>
 8009b7a:	f104 0a19 	add.w	sl, r4, #25
 8009b7e:	68e3      	ldr	r3, [r4, #12]
 8009b80:	6832      	ldr	r2, [r6, #0]
 8009b82:	1a9b      	subs	r3, r3, r2
 8009b84:	42ab      	cmp	r3, r5
 8009b86:	dc26      	bgt.n	8009bd6 <_printf_common+0x96>
 8009b88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009b8c:	1e13      	subs	r3, r2, #0
 8009b8e:	6822      	ldr	r2, [r4, #0]
 8009b90:	bf18      	it	ne
 8009b92:	2301      	movne	r3, #1
 8009b94:	0692      	lsls	r2, r2, #26
 8009b96:	d42b      	bmi.n	8009bf0 <_printf_common+0xb0>
 8009b98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b9c:	4649      	mov	r1, r9
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	47c0      	blx	r8
 8009ba2:	3001      	adds	r0, #1
 8009ba4:	d01e      	beq.n	8009be4 <_printf_common+0xa4>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	68e5      	ldr	r5, [r4, #12]
 8009baa:	6832      	ldr	r2, [r6, #0]
 8009bac:	f003 0306 	and.w	r3, r3, #6
 8009bb0:	2b04      	cmp	r3, #4
 8009bb2:	bf08      	it	eq
 8009bb4:	1aad      	subeq	r5, r5, r2
 8009bb6:	68a3      	ldr	r3, [r4, #8]
 8009bb8:	6922      	ldr	r2, [r4, #16]
 8009bba:	bf0c      	ite	eq
 8009bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bc0:	2500      	movne	r5, #0
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	bfc4      	itt	gt
 8009bc6:	1a9b      	subgt	r3, r3, r2
 8009bc8:	18ed      	addgt	r5, r5, r3
 8009bca:	2600      	movs	r6, #0
 8009bcc:	341a      	adds	r4, #26
 8009bce:	42b5      	cmp	r5, r6
 8009bd0:	d11a      	bne.n	8009c08 <_printf_common+0xc8>
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	e008      	b.n	8009be8 <_printf_common+0xa8>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	4652      	mov	r2, sl
 8009bda:	4649      	mov	r1, r9
 8009bdc:	4638      	mov	r0, r7
 8009bde:	47c0      	blx	r8
 8009be0:	3001      	adds	r0, #1
 8009be2:	d103      	bne.n	8009bec <_printf_common+0xac>
 8009be4:	f04f 30ff 	mov.w	r0, #4294967295
 8009be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bec:	3501      	adds	r5, #1
 8009bee:	e7c6      	b.n	8009b7e <_printf_common+0x3e>
 8009bf0:	18e1      	adds	r1, r4, r3
 8009bf2:	1c5a      	adds	r2, r3, #1
 8009bf4:	2030      	movs	r0, #48	; 0x30
 8009bf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bfa:	4422      	add	r2, r4
 8009bfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009c00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009c04:	3302      	adds	r3, #2
 8009c06:	e7c7      	b.n	8009b98 <_printf_common+0x58>
 8009c08:	2301      	movs	r3, #1
 8009c0a:	4622      	mov	r2, r4
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	4638      	mov	r0, r7
 8009c10:	47c0      	blx	r8
 8009c12:	3001      	adds	r0, #1
 8009c14:	d0e6      	beq.n	8009be4 <_printf_common+0xa4>
 8009c16:	3601      	adds	r6, #1
 8009c18:	e7d9      	b.n	8009bce <_printf_common+0x8e>
	...

08009c1c <_printf_i>:
 8009c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c20:	460c      	mov	r4, r1
 8009c22:	4691      	mov	r9, r2
 8009c24:	7e27      	ldrb	r7, [r4, #24]
 8009c26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009c28:	2f78      	cmp	r7, #120	; 0x78
 8009c2a:	4680      	mov	r8, r0
 8009c2c:	469a      	mov	sl, r3
 8009c2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c32:	d807      	bhi.n	8009c44 <_printf_i+0x28>
 8009c34:	2f62      	cmp	r7, #98	; 0x62
 8009c36:	d80a      	bhi.n	8009c4e <_printf_i+0x32>
 8009c38:	2f00      	cmp	r7, #0
 8009c3a:	f000 80d8 	beq.w	8009dee <_printf_i+0x1d2>
 8009c3e:	2f58      	cmp	r7, #88	; 0x58
 8009c40:	f000 80a3 	beq.w	8009d8a <_printf_i+0x16e>
 8009c44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009c48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009c4c:	e03a      	b.n	8009cc4 <_printf_i+0xa8>
 8009c4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009c52:	2b15      	cmp	r3, #21
 8009c54:	d8f6      	bhi.n	8009c44 <_printf_i+0x28>
 8009c56:	a001      	add	r0, pc, #4	; (adr r0, 8009c5c <_printf_i+0x40>)
 8009c58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009c5c:	08009cb5 	.word	0x08009cb5
 8009c60:	08009cc9 	.word	0x08009cc9
 8009c64:	08009c45 	.word	0x08009c45
 8009c68:	08009c45 	.word	0x08009c45
 8009c6c:	08009c45 	.word	0x08009c45
 8009c70:	08009c45 	.word	0x08009c45
 8009c74:	08009cc9 	.word	0x08009cc9
 8009c78:	08009c45 	.word	0x08009c45
 8009c7c:	08009c45 	.word	0x08009c45
 8009c80:	08009c45 	.word	0x08009c45
 8009c84:	08009c45 	.word	0x08009c45
 8009c88:	08009dd5 	.word	0x08009dd5
 8009c8c:	08009cf9 	.word	0x08009cf9
 8009c90:	08009db7 	.word	0x08009db7
 8009c94:	08009c45 	.word	0x08009c45
 8009c98:	08009c45 	.word	0x08009c45
 8009c9c:	08009df7 	.word	0x08009df7
 8009ca0:	08009c45 	.word	0x08009c45
 8009ca4:	08009cf9 	.word	0x08009cf9
 8009ca8:	08009c45 	.word	0x08009c45
 8009cac:	08009c45 	.word	0x08009c45
 8009cb0:	08009dbf 	.word	0x08009dbf
 8009cb4:	680b      	ldr	r3, [r1, #0]
 8009cb6:	1d1a      	adds	r2, r3, #4
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	600a      	str	r2, [r1, #0]
 8009cbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e0a3      	b.n	8009e10 <_printf_i+0x1f4>
 8009cc8:	6825      	ldr	r5, [r4, #0]
 8009cca:	6808      	ldr	r0, [r1, #0]
 8009ccc:	062e      	lsls	r6, r5, #24
 8009cce:	f100 0304 	add.w	r3, r0, #4
 8009cd2:	d50a      	bpl.n	8009cea <_printf_i+0xce>
 8009cd4:	6805      	ldr	r5, [r0, #0]
 8009cd6:	600b      	str	r3, [r1, #0]
 8009cd8:	2d00      	cmp	r5, #0
 8009cda:	da03      	bge.n	8009ce4 <_printf_i+0xc8>
 8009cdc:	232d      	movs	r3, #45	; 0x2d
 8009cde:	426d      	negs	r5, r5
 8009ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ce4:	485e      	ldr	r0, [pc, #376]	; (8009e60 <_printf_i+0x244>)
 8009ce6:	230a      	movs	r3, #10
 8009ce8:	e019      	b.n	8009d1e <_printf_i+0x102>
 8009cea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009cee:	6805      	ldr	r5, [r0, #0]
 8009cf0:	600b      	str	r3, [r1, #0]
 8009cf2:	bf18      	it	ne
 8009cf4:	b22d      	sxthne	r5, r5
 8009cf6:	e7ef      	b.n	8009cd8 <_printf_i+0xbc>
 8009cf8:	680b      	ldr	r3, [r1, #0]
 8009cfa:	6825      	ldr	r5, [r4, #0]
 8009cfc:	1d18      	adds	r0, r3, #4
 8009cfe:	6008      	str	r0, [r1, #0]
 8009d00:	0628      	lsls	r0, r5, #24
 8009d02:	d501      	bpl.n	8009d08 <_printf_i+0xec>
 8009d04:	681d      	ldr	r5, [r3, #0]
 8009d06:	e002      	b.n	8009d0e <_printf_i+0xf2>
 8009d08:	0669      	lsls	r1, r5, #25
 8009d0a:	d5fb      	bpl.n	8009d04 <_printf_i+0xe8>
 8009d0c:	881d      	ldrh	r5, [r3, #0]
 8009d0e:	4854      	ldr	r0, [pc, #336]	; (8009e60 <_printf_i+0x244>)
 8009d10:	2f6f      	cmp	r7, #111	; 0x6f
 8009d12:	bf0c      	ite	eq
 8009d14:	2308      	moveq	r3, #8
 8009d16:	230a      	movne	r3, #10
 8009d18:	2100      	movs	r1, #0
 8009d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009d1e:	6866      	ldr	r6, [r4, #4]
 8009d20:	60a6      	str	r6, [r4, #8]
 8009d22:	2e00      	cmp	r6, #0
 8009d24:	bfa2      	ittt	ge
 8009d26:	6821      	ldrge	r1, [r4, #0]
 8009d28:	f021 0104 	bicge.w	r1, r1, #4
 8009d2c:	6021      	strge	r1, [r4, #0]
 8009d2e:	b90d      	cbnz	r5, 8009d34 <_printf_i+0x118>
 8009d30:	2e00      	cmp	r6, #0
 8009d32:	d04d      	beq.n	8009dd0 <_printf_i+0x1b4>
 8009d34:	4616      	mov	r6, r2
 8009d36:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d3a:	fb03 5711 	mls	r7, r3, r1, r5
 8009d3e:	5dc7      	ldrb	r7, [r0, r7]
 8009d40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d44:	462f      	mov	r7, r5
 8009d46:	42bb      	cmp	r3, r7
 8009d48:	460d      	mov	r5, r1
 8009d4a:	d9f4      	bls.n	8009d36 <_printf_i+0x11a>
 8009d4c:	2b08      	cmp	r3, #8
 8009d4e:	d10b      	bne.n	8009d68 <_printf_i+0x14c>
 8009d50:	6823      	ldr	r3, [r4, #0]
 8009d52:	07df      	lsls	r7, r3, #31
 8009d54:	d508      	bpl.n	8009d68 <_printf_i+0x14c>
 8009d56:	6923      	ldr	r3, [r4, #16]
 8009d58:	6861      	ldr	r1, [r4, #4]
 8009d5a:	4299      	cmp	r1, r3
 8009d5c:	bfde      	ittt	le
 8009d5e:	2330      	movle	r3, #48	; 0x30
 8009d60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d68:	1b92      	subs	r2, r2, r6
 8009d6a:	6122      	str	r2, [r4, #16]
 8009d6c:	f8cd a000 	str.w	sl, [sp]
 8009d70:	464b      	mov	r3, r9
 8009d72:	aa03      	add	r2, sp, #12
 8009d74:	4621      	mov	r1, r4
 8009d76:	4640      	mov	r0, r8
 8009d78:	f7ff fee2 	bl	8009b40 <_printf_common>
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	d14c      	bne.n	8009e1a <_printf_i+0x1fe>
 8009d80:	f04f 30ff 	mov.w	r0, #4294967295
 8009d84:	b004      	add	sp, #16
 8009d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8a:	4835      	ldr	r0, [pc, #212]	; (8009e60 <_printf_i+0x244>)
 8009d8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009d90:	6823      	ldr	r3, [r4, #0]
 8009d92:	680e      	ldr	r6, [r1, #0]
 8009d94:	061f      	lsls	r7, r3, #24
 8009d96:	f856 5b04 	ldr.w	r5, [r6], #4
 8009d9a:	600e      	str	r6, [r1, #0]
 8009d9c:	d514      	bpl.n	8009dc8 <_printf_i+0x1ac>
 8009d9e:	07d9      	lsls	r1, r3, #31
 8009da0:	bf44      	itt	mi
 8009da2:	f043 0320 	orrmi.w	r3, r3, #32
 8009da6:	6023      	strmi	r3, [r4, #0]
 8009da8:	b91d      	cbnz	r5, 8009db2 <_printf_i+0x196>
 8009daa:	6823      	ldr	r3, [r4, #0]
 8009dac:	f023 0320 	bic.w	r3, r3, #32
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	2310      	movs	r3, #16
 8009db4:	e7b0      	b.n	8009d18 <_printf_i+0xfc>
 8009db6:	6823      	ldr	r3, [r4, #0]
 8009db8:	f043 0320 	orr.w	r3, r3, #32
 8009dbc:	6023      	str	r3, [r4, #0]
 8009dbe:	2378      	movs	r3, #120	; 0x78
 8009dc0:	4828      	ldr	r0, [pc, #160]	; (8009e64 <_printf_i+0x248>)
 8009dc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009dc6:	e7e3      	b.n	8009d90 <_printf_i+0x174>
 8009dc8:	065e      	lsls	r6, r3, #25
 8009dca:	bf48      	it	mi
 8009dcc:	b2ad      	uxthmi	r5, r5
 8009dce:	e7e6      	b.n	8009d9e <_printf_i+0x182>
 8009dd0:	4616      	mov	r6, r2
 8009dd2:	e7bb      	b.n	8009d4c <_printf_i+0x130>
 8009dd4:	680b      	ldr	r3, [r1, #0]
 8009dd6:	6826      	ldr	r6, [r4, #0]
 8009dd8:	6960      	ldr	r0, [r4, #20]
 8009dda:	1d1d      	adds	r5, r3, #4
 8009ddc:	600d      	str	r5, [r1, #0]
 8009dde:	0635      	lsls	r5, r6, #24
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	d501      	bpl.n	8009de8 <_printf_i+0x1cc>
 8009de4:	6018      	str	r0, [r3, #0]
 8009de6:	e002      	b.n	8009dee <_printf_i+0x1d2>
 8009de8:	0671      	lsls	r1, r6, #25
 8009dea:	d5fb      	bpl.n	8009de4 <_printf_i+0x1c8>
 8009dec:	8018      	strh	r0, [r3, #0]
 8009dee:	2300      	movs	r3, #0
 8009df0:	6123      	str	r3, [r4, #16]
 8009df2:	4616      	mov	r6, r2
 8009df4:	e7ba      	b.n	8009d6c <_printf_i+0x150>
 8009df6:	680b      	ldr	r3, [r1, #0]
 8009df8:	1d1a      	adds	r2, r3, #4
 8009dfa:	600a      	str	r2, [r1, #0]
 8009dfc:	681e      	ldr	r6, [r3, #0]
 8009dfe:	6862      	ldr	r2, [r4, #4]
 8009e00:	2100      	movs	r1, #0
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7f6 fa0c 	bl	8000220 <memchr>
 8009e08:	b108      	cbz	r0, 8009e0e <_printf_i+0x1f2>
 8009e0a:	1b80      	subs	r0, r0, r6
 8009e0c:	6060      	str	r0, [r4, #4]
 8009e0e:	6863      	ldr	r3, [r4, #4]
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	2300      	movs	r3, #0
 8009e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e18:	e7a8      	b.n	8009d6c <_printf_i+0x150>
 8009e1a:	6923      	ldr	r3, [r4, #16]
 8009e1c:	4632      	mov	r2, r6
 8009e1e:	4649      	mov	r1, r9
 8009e20:	4640      	mov	r0, r8
 8009e22:	47d0      	blx	sl
 8009e24:	3001      	adds	r0, #1
 8009e26:	d0ab      	beq.n	8009d80 <_printf_i+0x164>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	079b      	lsls	r3, r3, #30
 8009e2c:	d413      	bmi.n	8009e56 <_printf_i+0x23a>
 8009e2e:	68e0      	ldr	r0, [r4, #12]
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	4298      	cmp	r0, r3
 8009e34:	bfb8      	it	lt
 8009e36:	4618      	movlt	r0, r3
 8009e38:	e7a4      	b.n	8009d84 <_printf_i+0x168>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4632      	mov	r2, r6
 8009e3e:	4649      	mov	r1, r9
 8009e40:	4640      	mov	r0, r8
 8009e42:	47d0      	blx	sl
 8009e44:	3001      	adds	r0, #1
 8009e46:	d09b      	beq.n	8009d80 <_printf_i+0x164>
 8009e48:	3501      	adds	r5, #1
 8009e4a:	68e3      	ldr	r3, [r4, #12]
 8009e4c:	9903      	ldr	r1, [sp, #12]
 8009e4e:	1a5b      	subs	r3, r3, r1
 8009e50:	42ab      	cmp	r3, r5
 8009e52:	dcf2      	bgt.n	8009e3a <_printf_i+0x21e>
 8009e54:	e7eb      	b.n	8009e2e <_printf_i+0x212>
 8009e56:	2500      	movs	r5, #0
 8009e58:	f104 0619 	add.w	r6, r4, #25
 8009e5c:	e7f5      	b.n	8009e4a <_printf_i+0x22e>
 8009e5e:	bf00      	nop
 8009e60:	0800c49e 	.word	0x0800c49e
 8009e64:	0800c4af 	.word	0x0800c4af

08009e68 <cleanup_glue>:
 8009e68:	b538      	push	{r3, r4, r5, lr}
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	6809      	ldr	r1, [r1, #0]
 8009e6e:	4605      	mov	r5, r0
 8009e70:	b109      	cbz	r1, 8009e76 <cleanup_glue+0xe>
 8009e72:	f7ff fff9 	bl	8009e68 <cleanup_glue>
 8009e76:	4621      	mov	r1, r4
 8009e78:	4628      	mov	r0, r5
 8009e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e7e:	f001 bbf9 	b.w	800b674 <_free_r>
	...

08009e84 <_reclaim_reent>:
 8009e84:	4b2c      	ldr	r3, [pc, #176]	; (8009f38 <_reclaim_reent+0xb4>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4283      	cmp	r3, r0
 8009e8a:	b570      	push	{r4, r5, r6, lr}
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	d051      	beq.n	8009f34 <_reclaim_reent+0xb0>
 8009e90:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009e92:	b143      	cbz	r3, 8009ea6 <_reclaim_reent+0x22>
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d14a      	bne.n	8009f30 <_reclaim_reent+0xac>
 8009e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e9c:	6819      	ldr	r1, [r3, #0]
 8009e9e:	b111      	cbz	r1, 8009ea6 <_reclaim_reent+0x22>
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f001 fbe7 	bl	800b674 <_free_r>
 8009ea6:	6961      	ldr	r1, [r4, #20]
 8009ea8:	b111      	cbz	r1, 8009eb0 <_reclaim_reent+0x2c>
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f001 fbe2 	bl	800b674 <_free_r>
 8009eb0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009eb2:	b111      	cbz	r1, 8009eba <_reclaim_reent+0x36>
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	f001 fbdd 	bl	800b674 <_free_r>
 8009eba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009ebc:	b111      	cbz	r1, 8009ec4 <_reclaim_reent+0x40>
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f001 fbd8 	bl	800b674 <_free_r>
 8009ec4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009ec6:	b111      	cbz	r1, 8009ece <_reclaim_reent+0x4a>
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f001 fbd3 	bl	800b674 <_free_r>
 8009ece:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009ed0:	b111      	cbz	r1, 8009ed8 <_reclaim_reent+0x54>
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f001 fbce 	bl	800b674 <_free_r>
 8009ed8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009eda:	b111      	cbz	r1, 8009ee2 <_reclaim_reent+0x5e>
 8009edc:	4620      	mov	r0, r4
 8009ede:	f001 fbc9 	bl	800b674 <_free_r>
 8009ee2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009ee4:	b111      	cbz	r1, 8009eec <_reclaim_reent+0x68>
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f001 fbc4 	bl	800b674 <_free_r>
 8009eec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eee:	b111      	cbz	r1, 8009ef6 <_reclaim_reent+0x72>
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f001 fbbf 	bl	800b674 <_free_r>
 8009ef6:	69a3      	ldr	r3, [r4, #24]
 8009ef8:	b1e3      	cbz	r3, 8009f34 <_reclaim_reent+0xb0>
 8009efa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009efc:	4620      	mov	r0, r4
 8009efe:	4798      	blx	r3
 8009f00:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009f02:	b1b9      	cbz	r1, 8009f34 <_reclaim_reent+0xb0>
 8009f04:	4620      	mov	r0, r4
 8009f06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f0a:	f7ff bfad 	b.w	8009e68 <cleanup_glue>
 8009f0e:	5949      	ldr	r1, [r1, r5]
 8009f10:	b941      	cbnz	r1, 8009f24 <_reclaim_reent+0xa0>
 8009f12:	3504      	adds	r5, #4
 8009f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f16:	2d80      	cmp	r5, #128	; 0x80
 8009f18:	68d9      	ldr	r1, [r3, #12]
 8009f1a:	d1f8      	bne.n	8009f0e <_reclaim_reent+0x8a>
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	f001 fba9 	bl	800b674 <_free_r>
 8009f22:	e7ba      	b.n	8009e9a <_reclaim_reent+0x16>
 8009f24:	680e      	ldr	r6, [r1, #0]
 8009f26:	4620      	mov	r0, r4
 8009f28:	f001 fba4 	bl	800b674 <_free_r>
 8009f2c:	4631      	mov	r1, r6
 8009f2e:	e7ef      	b.n	8009f10 <_reclaim_reent+0x8c>
 8009f30:	2500      	movs	r5, #0
 8009f32:	e7ef      	b.n	8009f14 <_reclaim_reent+0x90>
 8009f34:	bd70      	pop	{r4, r5, r6, pc}
 8009f36:	bf00      	nop
 8009f38:	20000094 	.word	0x20000094

08009f3c <_sbrk_r>:
 8009f3c:	b538      	push	{r3, r4, r5, lr}
 8009f3e:	4d06      	ldr	r5, [pc, #24]	; (8009f58 <_sbrk_r+0x1c>)
 8009f40:	2300      	movs	r3, #0
 8009f42:	4604      	mov	r4, r0
 8009f44:	4608      	mov	r0, r1
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	f7f9 fb14 	bl	8003574 <_sbrk>
 8009f4c:	1c43      	adds	r3, r0, #1
 8009f4e:	d102      	bne.n	8009f56 <_sbrk_r+0x1a>
 8009f50:	682b      	ldr	r3, [r5, #0]
 8009f52:	b103      	cbz	r3, 8009f56 <_sbrk_r+0x1a>
 8009f54:	6023      	str	r3, [r4, #0]
 8009f56:	bd38      	pop	{r3, r4, r5, pc}
 8009f58:	200044d0 	.word	0x200044d0

08009f5c <sniprintf>:
 8009f5c:	b40c      	push	{r2, r3}
 8009f5e:	b530      	push	{r4, r5, lr}
 8009f60:	4b17      	ldr	r3, [pc, #92]	; (8009fc0 <sniprintf+0x64>)
 8009f62:	1e0c      	subs	r4, r1, #0
 8009f64:	681d      	ldr	r5, [r3, #0]
 8009f66:	b09d      	sub	sp, #116	; 0x74
 8009f68:	da08      	bge.n	8009f7c <sniprintf+0x20>
 8009f6a:	238b      	movs	r3, #139	; 0x8b
 8009f6c:	602b      	str	r3, [r5, #0]
 8009f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f72:	b01d      	add	sp, #116	; 0x74
 8009f74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f78:	b002      	add	sp, #8
 8009f7a:	4770      	bx	lr
 8009f7c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009f80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009f84:	bf14      	ite	ne
 8009f86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009f8a:	4623      	moveq	r3, r4
 8009f8c:	9304      	str	r3, [sp, #16]
 8009f8e:	9307      	str	r3, [sp, #28]
 8009f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009f94:	9002      	str	r0, [sp, #8]
 8009f96:	9006      	str	r0, [sp, #24]
 8009f98:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009f9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009f9e:	ab21      	add	r3, sp, #132	; 0x84
 8009fa0:	a902      	add	r1, sp, #8
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	f001 fc11 	bl	800b7cc <_svfiprintf_r>
 8009faa:	1c43      	adds	r3, r0, #1
 8009fac:	bfbc      	itt	lt
 8009fae:	238b      	movlt	r3, #139	; 0x8b
 8009fb0:	602b      	strlt	r3, [r5, #0]
 8009fb2:	2c00      	cmp	r4, #0
 8009fb4:	d0dd      	beq.n	8009f72 <sniprintf+0x16>
 8009fb6:	9b02      	ldr	r3, [sp, #8]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	701a      	strb	r2, [r3, #0]
 8009fbc:	e7d9      	b.n	8009f72 <sniprintf+0x16>
 8009fbe:	bf00      	nop
 8009fc0:	20000094 	.word	0x20000094

08009fc4 <__sread>:
 8009fc4:	b510      	push	{r4, lr}
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fcc:	f001 fcfe 	bl	800b9cc <_read_r>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	bfab      	itete	ge
 8009fd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009fd6:	89a3      	ldrhlt	r3, [r4, #12]
 8009fd8:	181b      	addge	r3, r3, r0
 8009fda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009fde:	bfac      	ite	ge
 8009fe0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009fe2:	81a3      	strhlt	r3, [r4, #12]
 8009fe4:	bd10      	pop	{r4, pc}

08009fe6 <__swrite>:
 8009fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fea:	461f      	mov	r7, r3
 8009fec:	898b      	ldrh	r3, [r1, #12]
 8009fee:	05db      	lsls	r3, r3, #23
 8009ff0:	4605      	mov	r5, r0
 8009ff2:	460c      	mov	r4, r1
 8009ff4:	4616      	mov	r6, r2
 8009ff6:	d505      	bpl.n	800a004 <__swrite+0x1e>
 8009ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ffc:	2302      	movs	r3, #2
 8009ffe:	2200      	movs	r2, #0
 800a000:	f000 ff84 	bl	800af0c <_lseek_r>
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a00a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a00e:	81a3      	strh	r3, [r4, #12]
 800a010:	4632      	mov	r2, r6
 800a012:	463b      	mov	r3, r7
 800a014:	4628      	mov	r0, r5
 800a016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a01a:	f000 b817 	b.w	800a04c <_write_r>

0800a01e <__sseek>:
 800a01e:	b510      	push	{r4, lr}
 800a020:	460c      	mov	r4, r1
 800a022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a026:	f000 ff71 	bl	800af0c <_lseek_r>
 800a02a:	1c43      	adds	r3, r0, #1
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	bf15      	itete	ne
 800a030:	6560      	strne	r0, [r4, #84]	; 0x54
 800a032:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a036:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a03a:	81a3      	strheq	r3, [r4, #12]
 800a03c:	bf18      	it	ne
 800a03e:	81a3      	strhne	r3, [r4, #12]
 800a040:	bd10      	pop	{r4, pc}

0800a042 <__sclose>:
 800a042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a046:	f000 b813 	b.w	800a070 <_close_r>
	...

0800a04c <_write_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	4d07      	ldr	r5, [pc, #28]	; (800a06c <_write_r+0x20>)
 800a050:	4604      	mov	r4, r0
 800a052:	4608      	mov	r0, r1
 800a054:	4611      	mov	r1, r2
 800a056:	2200      	movs	r2, #0
 800a058:	602a      	str	r2, [r5, #0]
 800a05a:	461a      	mov	r2, r3
 800a05c:	f7f9 fa39 	bl	80034d2 <_write>
 800a060:	1c43      	adds	r3, r0, #1
 800a062:	d102      	bne.n	800a06a <_write_r+0x1e>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	b103      	cbz	r3, 800a06a <_write_r+0x1e>
 800a068:	6023      	str	r3, [r4, #0]
 800a06a:	bd38      	pop	{r3, r4, r5, pc}
 800a06c:	200044d0 	.word	0x200044d0

0800a070 <_close_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4d06      	ldr	r5, [pc, #24]	; (800a08c <_close_r+0x1c>)
 800a074:	2300      	movs	r3, #0
 800a076:	4604      	mov	r4, r0
 800a078:	4608      	mov	r0, r1
 800a07a:	602b      	str	r3, [r5, #0]
 800a07c:	f7f9 fa45 	bl	800350a <_close>
 800a080:	1c43      	adds	r3, r0, #1
 800a082:	d102      	bne.n	800a08a <_close_r+0x1a>
 800a084:	682b      	ldr	r3, [r5, #0]
 800a086:	b103      	cbz	r3, 800a08a <_close_r+0x1a>
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	bd38      	pop	{r3, r4, r5, pc}
 800a08c:	200044d0 	.word	0x200044d0

0800a090 <quorem>:
 800a090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a094:	6903      	ldr	r3, [r0, #16]
 800a096:	690c      	ldr	r4, [r1, #16]
 800a098:	42a3      	cmp	r3, r4
 800a09a:	4607      	mov	r7, r0
 800a09c:	f2c0 8081 	blt.w	800a1a2 <quorem+0x112>
 800a0a0:	3c01      	subs	r4, #1
 800a0a2:	f101 0814 	add.w	r8, r1, #20
 800a0a6:	f100 0514 	add.w	r5, r0, #20
 800a0aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0ae:	9301      	str	r3, [sp, #4]
 800a0b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a0c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0c4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0c8:	d331      	bcc.n	800a12e <quorem+0x9e>
 800a0ca:	f04f 0e00 	mov.w	lr, #0
 800a0ce:	4640      	mov	r0, r8
 800a0d0:	46ac      	mov	ip, r5
 800a0d2:	46f2      	mov	sl, lr
 800a0d4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a0d8:	b293      	uxth	r3, r2
 800a0da:	fb06 e303 	mla	r3, r6, r3, lr
 800a0de:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	ebaa 0303 	sub.w	r3, sl, r3
 800a0e8:	0c12      	lsrs	r2, r2, #16
 800a0ea:	f8dc a000 	ldr.w	sl, [ip]
 800a0ee:	fb06 e202 	mla	r2, r6, r2, lr
 800a0f2:	fa13 f38a 	uxtah	r3, r3, sl
 800a0f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a0fa:	fa1f fa82 	uxth.w	sl, r2
 800a0fe:	f8dc 2000 	ldr.w	r2, [ip]
 800a102:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a106:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a110:	4581      	cmp	r9, r0
 800a112:	f84c 3b04 	str.w	r3, [ip], #4
 800a116:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a11a:	d2db      	bcs.n	800a0d4 <quorem+0x44>
 800a11c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a120:	b92b      	cbnz	r3, 800a12e <quorem+0x9e>
 800a122:	9b01      	ldr	r3, [sp, #4]
 800a124:	3b04      	subs	r3, #4
 800a126:	429d      	cmp	r5, r3
 800a128:	461a      	mov	r2, r3
 800a12a:	d32e      	bcc.n	800a18a <quorem+0xfa>
 800a12c:	613c      	str	r4, [r7, #16]
 800a12e:	4638      	mov	r0, r7
 800a130:	f001 f990 	bl	800b454 <__mcmp>
 800a134:	2800      	cmp	r0, #0
 800a136:	db24      	blt.n	800a182 <quorem+0xf2>
 800a138:	3601      	adds	r6, #1
 800a13a:	4628      	mov	r0, r5
 800a13c:	f04f 0c00 	mov.w	ip, #0
 800a140:	f858 2b04 	ldr.w	r2, [r8], #4
 800a144:	f8d0 e000 	ldr.w	lr, [r0]
 800a148:	b293      	uxth	r3, r2
 800a14a:	ebac 0303 	sub.w	r3, ip, r3
 800a14e:	0c12      	lsrs	r2, r2, #16
 800a150:	fa13 f38e 	uxtah	r3, r3, lr
 800a154:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a158:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a15c:	b29b      	uxth	r3, r3
 800a15e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a162:	45c1      	cmp	r9, r8
 800a164:	f840 3b04 	str.w	r3, [r0], #4
 800a168:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a16c:	d2e8      	bcs.n	800a140 <quorem+0xb0>
 800a16e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a172:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a176:	b922      	cbnz	r2, 800a182 <quorem+0xf2>
 800a178:	3b04      	subs	r3, #4
 800a17a:	429d      	cmp	r5, r3
 800a17c:	461a      	mov	r2, r3
 800a17e:	d30a      	bcc.n	800a196 <quorem+0x106>
 800a180:	613c      	str	r4, [r7, #16]
 800a182:	4630      	mov	r0, r6
 800a184:	b003      	add	sp, #12
 800a186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a18a:	6812      	ldr	r2, [r2, #0]
 800a18c:	3b04      	subs	r3, #4
 800a18e:	2a00      	cmp	r2, #0
 800a190:	d1cc      	bne.n	800a12c <quorem+0x9c>
 800a192:	3c01      	subs	r4, #1
 800a194:	e7c7      	b.n	800a126 <quorem+0x96>
 800a196:	6812      	ldr	r2, [r2, #0]
 800a198:	3b04      	subs	r3, #4
 800a19a:	2a00      	cmp	r2, #0
 800a19c:	d1f0      	bne.n	800a180 <quorem+0xf0>
 800a19e:	3c01      	subs	r4, #1
 800a1a0:	e7eb      	b.n	800a17a <quorem+0xea>
 800a1a2:	2000      	movs	r0, #0
 800a1a4:	e7ee      	b.n	800a184 <quorem+0xf4>
	...

0800a1a8 <_dtoa_r>:
 800a1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ac:	ed2d 8b02 	vpush	{d8}
 800a1b0:	ec57 6b10 	vmov	r6, r7, d0
 800a1b4:	b095      	sub	sp, #84	; 0x54
 800a1b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a1b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a1bc:	9105      	str	r1, [sp, #20]
 800a1be:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	9209      	str	r2, [sp, #36]	; 0x24
 800a1c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1c8:	b975      	cbnz	r5, 800a1e8 <_dtoa_r+0x40>
 800a1ca:	2010      	movs	r0, #16
 800a1cc:	f000 feb0 	bl	800af30 <malloc>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	6260      	str	r0, [r4, #36]	; 0x24
 800a1d4:	b920      	cbnz	r0, 800a1e0 <_dtoa_r+0x38>
 800a1d6:	4bb2      	ldr	r3, [pc, #712]	; (800a4a0 <_dtoa_r+0x2f8>)
 800a1d8:	21ea      	movs	r1, #234	; 0xea
 800a1da:	48b2      	ldr	r0, [pc, #712]	; (800a4a4 <_dtoa_r+0x2fc>)
 800a1dc:	f001 fc08 	bl	800b9f0 <__assert_func>
 800a1e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a1e4:	6005      	str	r5, [r0, #0]
 800a1e6:	60c5      	str	r5, [r0, #12]
 800a1e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1ea:	6819      	ldr	r1, [r3, #0]
 800a1ec:	b151      	cbz	r1, 800a204 <_dtoa_r+0x5c>
 800a1ee:	685a      	ldr	r2, [r3, #4]
 800a1f0:	604a      	str	r2, [r1, #4]
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	4093      	lsls	r3, r2
 800a1f6:	608b      	str	r3, [r1, #8]
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	f000 feed 	bl	800afd8 <_Bfree>
 800a1fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a200:	2200      	movs	r2, #0
 800a202:	601a      	str	r2, [r3, #0]
 800a204:	1e3b      	subs	r3, r7, #0
 800a206:	bfb9      	ittee	lt
 800a208:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a20c:	9303      	strlt	r3, [sp, #12]
 800a20e:	2300      	movge	r3, #0
 800a210:	f8c8 3000 	strge.w	r3, [r8]
 800a214:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a218:	4ba3      	ldr	r3, [pc, #652]	; (800a4a8 <_dtoa_r+0x300>)
 800a21a:	bfbc      	itt	lt
 800a21c:	2201      	movlt	r2, #1
 800a21e:	f8c8 2000 	strlt.w	r2, [r8]
 800a222:	ea33 0309 	bics.w	r3, r3, r9
 800a226:	d11b      	bne.n	800a260 <_dtoa_r+0xb8>
 800a228:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a22a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a22e:	6013      	str	r3, [r2, #0]
 800a230:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a234:	4333      	orrs	r3, r6
 800a236:	f000 857a 	beq.w	800ad2e <_dtoa_r+0xb86>
 800a23a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a23c:	b963      	cbnz	r3, 800a258 <_dtoa_r+0xb0>
 800a23e:	4b9b      	ldr	r3, [pc, #620]	; (800a4ac <_dtoa_r+0x304>)
 800a240:	e024      	b.n	800a28c <_dtoa_r+0xe4>
 800a242:	4b9b      	ldr	r3, [pc, #620]	; (800a4b0 <_dtoa_r+0x308>)
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	3308      	adds	r3, #8
 800a248:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a24a:	6013      	str	r3, [r2, #0]
 800a24c:	9800      	ldr	r0, [sp, #0]
 800a24e:	b015      	add	sp, #84	; 0x54
 800a250:	ecbd 8b02 	vpop	{d8}
 800a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a258:	4b94      	ldr	r3, [pc, #592]	; (800a4ac <_dtoa_r+0x304>)
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	3303      	adds	r3, #3
 800a25e:	e7f3      	b.n	800a248 <_dtoa_r+0xa0>
 800a260:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a264:	2200      	movs	r2, #0
 800a266:	ec51 0b17 	vmov	r0, r1, d7
 800a26a:	2300      	movs	r3, #0
 800a26c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a270:	f7f6 fc4a 	bl	8000b08 <__aeabi_dcmpeq>
 800a274:	4680      	mov	r8, r0
 800a276:	b158      	cbz	r0, 800a290 <_dtoa_r+0xe8>
 800a278:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a27a:	2301      	movs	r3, #1
 800a27c:	6013      	str	r3, [r2, #0]
 800a27e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a280:	2b00      	cmp	r3, #0
 800a282:	f000 8551 	beq.w	800ad28 <_dtoa_r+0xb80>
 800a286:	488b      	ldr	r0, [pc, #556]	; (800a4b4 <_dtoa_r+0x30c>)
 800a288:	6018      	str	r0, [r3, #0]
 800a28a:	1e43      	subs	r3, r0, #1
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	e7dd      	b.n	800a24c <_dtoa_r+0xa4>
 800a290:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a294:	aa12      	add	r2, sp, #72	; 0x48
 800a296:	a913      	add	r1, sp, #76	; 0x4c
 800a298:	4620      	mov	r0, r4
 800a29a:	f001 f97f 	bl	800b59c <__d2b>
 800a29e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a2a2:	4683      	mov	fp, r0
 800a2a4:	2d00      	cmp	r5, #0
 800a2a6:	d07c      	beq.n	800a3a2 <_dtoa_r+0x1fa>
 800a2a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a2ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2b2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a2b6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a2ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a2be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a2c2:	4b7d      	ldr	r3, [pc, #500]	; (800a4b8 <_dtoa_r+0x310>)
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	4639      	mov	r1, r7
 800a2ca:	f7f5 fffd 	bl	80002c8 <__aeabi_dsub>
 800a2ce:	a36e      	add	r3, pc, #440	; (adr r3, 800a488 <_dtoa_r+0x2e0>)
 800a2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d4:	f7f6 f9b0 	bl	8000638 <__aeabi_dmul>
 800a2d8:	a36d      	add	r3, pc, #436	; (adr r3, 800a490 <_dtoa_r+0x2e8>)
 800a2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2de:	f7f5 fff5 	bl	80002cc <__adddf3>
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	4628      	mov	r0, r5
 800a2e6:	460f      	mov	r7, r1
 800a2e8:	f7f6 f93c 	bl	8000564 <__aeabi_i2d>
 800a2ec:	a36a      	add	r3, pc, #424	; (adr r3, 800a498 <_dtoa_r+0x2f0>)
 800a2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f2:	f7f6 f9a1 	bl	8000638 <__aeabi_dmul>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	f7f5 ffe5 	bl	80002cc <__adddf3>
 800a302:	4606      	mov	r6, r0
 800a304:	460f      	mov	r7, r1
 800a306:	f7f6 fc47 	bl	8000b98 <__aeabi_d2iz>
 800a30a:	2200      	movs	r2, #0
 800a30c:	4682      	mov	sl, r0
 800a30e:	2300      	movs	r3, #0
 800a310:	4630      	mov	r0, r6
 800a312:	4639      	mov	r1, r7
 800a314:	f7f6 fc02 	bl	8000b1c <__aeabi_dcmplt>
 800a318:	b148      	cbz	r0, 800a32e <_dtoa_r+0x186>
 800a31a:	4650      	mov	r0, sl
 800a31c:	f7f6 f922 	bl	8000564 <__aeabi_i2d>
 800a320:	4632      	mov	r2, r6
 800a322:	463b      	mov	r3, r7
 800a324:	f7f6 fbf0 	bl	8000b08 <__aeabi_dcmpeq>
 800a328:	b908      	cbnz	r0, 800a32e <_dtoa_r+0x186>
 800a32a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a32e:	f1ba 0f16 	cmp.w	sl, #22
 800a332:	d854      	bhi.n	800a3de <_dtoa_r+0x236>
 800a334:	4b61      	ldr	r3, [pc, #388]	; (800a4bc <_dtoa_r+0x314>)
 800a336:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a342:	f7f6 fbeb 	bl	8000b1c <__aeabi_dcmplt>
 800a346:	2800      	cmp	r0, #0
 800a348:	d04b      	beq.n	800a3e2 <_dtoa_r+0x23a>
 800a34a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a34e:	2300      	movs	r3, #0
 800a350:	930e      	str	r3, [sp, #56]	; 0x38
 800a352:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a354:	1b5d      	subs	r5, r3, r5
 800a356:	1e6b      	subs	r3, r5, #1
 800a358:	9304      	str	r3, [sp, #16]
 800a35a:	bf43      	ittte	mi
 800a35c:	2300      	movmi	r3, #0
 800a35e:	f1c5 0801 	rsbmi	r8, r5, #1
 800a362:	9304      	strmi	r3, [sp, #16]
 800a364:	f04f 0800 	movpl.w	r8, #0
 800a368:	f1ba 0f00 	cmp.w	sl, #0
 800a36c:	db3b      	blt.n	800a3e6 <_dtoa_r+0x23e>
 800a36e:	9b04      	ldr	r3, [sp, #16]
 800a370:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a374:	4453      	add	r3, sl
 800a376:	9304      	str	r3, [sp, #16]
 800a378:	2300      	movs	r3, #0
 800a37a:	9306      	str	r3, [sp, #24]
 800a37c:	9b05      	ldr	r3, [sp, #20]
 800a37e:	2b09      	cmp	r3, #9
 800a380:	d869      	bhi.n	800a456 <_dtoa_r+0x2ae>
 800a382:	2b05      	cmp	r3, #5
 800a384:	bfc4      	itt	gt
 800a386:	3b04      	subgt	r3, #4
 800a388:	9305      	strgt	r3, [sp, #20]
 800a38a:	9b05      	ldr	r3, [sp, #20]
 800a38c:	f1a3 0302 	sub.w	r3, r3, #2
 800a390:	bfcc      	ite	gt
 800a392:	2500      	movgt	r5, #0
 800a394:	2501      	movle	r5, #1
 800a396:	2b03      	cmp	r3, #3
 800a398:	d869      	bhi.n	800a46e <_dtoa_r+0x2c6>
 800a39a:	e8df f003 	tbb	[pc, r3]
 800a39e:	4e2c      	.short	0x4e2c
 800a3a0:	5a4c      	.short	0x5a4c
 800a3a2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a3a6:	441d      	add	r5, r3
 800a3a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a3ac:	2b20      	cmp	r3, #32
 800a3ae:	bfc1      	itttt	gt
 800a3b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a3b4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a3b8:	fa09 f303 	lslgt.w	r3, r9, r3
 800a3bc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a3c0:	bfda      	itte	le
 800a3c2:	f1c3 0320 	rsble	r3, r3, #32
 800a3c6:	fa06 f003 	lslle.w	r0, r6, r3
 800a3ca:	4318      	orrgt	r0, r3
 800a3cc:	f7f6 f8ba 	bl	8000544 <__aeabi_ui2d>
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	4606      	mov	r6, r0
 800a3d4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a3d8:	3d01      	subs	r5, #1
 800a3da:	9310      	str	r3, [sp, #64]	; 0x40
 800a3dc:	e771      	b.n	800a2c2 <_dtoa_r+0x11a>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e7b6      	b.n	800a350 <_dtoa_r+0x1a8>
 800a3e2:	900e      	str	r0, [sp, #56]	; 0x38
 800a3e4:	e7b5      	b.n	800a352 <_dtoa_r+0x1aa>
 800a3e6:	f1ca 0300 	rsb	r3, sl, #0
 800a3ea:	9306      	str	r3, [sp, #24]
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	eba8 080a 	sub.w	r8, r8, sl
 800a3f2:	930d      	str	r3, [sp, #52]	; 0x34
 800a3f4:	e7c2      	b.n	800a37c <_dtoa_r+0x1d4>
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	9308      	str	r3, [sp, #32]
 800a3fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	dc39      	bgt.n	800a474 <_dtoa_r+0x2cc>
 800a400:	f04f 0901 	mov.w	r9, #1
 800a404:	f8cd 9004 	str.w	r9, [sp, #4]
 800a408:	464b      	mov	r3, r9
 800a40a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a40e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a410:	2200      	movs	r2, #0
 800a412:	6042      	str	r2, [r0, #4]
 800a414:	2204      	movs	r2, #4
 800a416:	f102 0614 	add.w	r6, r2, #20
 800a41a:	429e      	cmp	r6, r3
 800a41c:	6841      	ldr	r1, [r0, #4]
 800a41e:	d92f      	bls.n	800a480 <_dtoa_r+0x2d8>
 800a420:	4620      	mov	r0, r4
 800a422:	f000 fd99 	bl	800af58 <_Balloc>
 800a426:	9000      	str	r0, [sp, #0]
 800a428:	2800      	cmp	r0, #0
 800a42a:	d14b      	bne.n	800a4c4 <_dtoa_r+0x31c>
 800a42c:	4b24      	ldr	r3, [pc, #144]	; (800a4c0 <_dtoa_r+0x318>)
 800a42e:	4602      	mov	r2, r0
 800a430:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a434:	e6d1      	b.n	800a1da <_dtoa_r+0x32>
 800a436:	2301      	movs	r3, #1
 800a438:	e7de      	b.n	800a3f8 <_dtoa_r+0x250>
 800a43a:	2300      	movs	r3, #0
 800a43c:	9308      	str	r3, [sp, #32]
 800a43e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a440:	eb0a 0903 	add.w	r9, sl, r3
 800a444:	f109 0301 	add.w	r3, r9, #1
 800a448:	2b01      	cmp	r3, #1
 800a44a:	9301      	str	r3, [sp, #4]
 800a44c:	bfb8      	it	lt
 800a44e:	2301      	movlt	r3, #1
 800a450:	e7dd      	b.n	800a40e <_dtoa_r+0x266>
 800a452:	2301      	movs	r3, #1
 800a454:	e7f2      	b.n	800a43c <_dtoa_r+0x294>
 800a456:	2501      	movs	r5, #1
 800a458:	2300      	movs	r3, #0
 800a45a:	9305      	str	r3, [sp, #20]
 800a45c:	9508      	str	r5, [sp, #32]
 800a45e:	f04f 39ff 	mov.w	r9, #4294967295
 800a462:	2200      	movs	r2, #0
 800a464:	f8cd 9004 	str.w	r9, [sp, #4]
 800a468:	2312      	movs	r3, #18
 800a46a:	9209      	str	r2, [sp, #36]	; 0x24
 800a46c:	e7cf      	b.n	800a40e <_dtoa_r+0x266>
 800a46e:	2301      	movs	r3, #1
 800a470:	9308      	str	r3, [sp, #32]
 800a472:	e7f4      	b.n	800a45e <_dtoa_r+0x2b6>
 800a474:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a478:	f8cd 9004 	str.w	r9, [sp, #4]
 800a47c:	464b      	mov	r3, r9
 800a47e:	e7c6      	b.n	800a40e <_dtoa_r+0x266>
 800a480:	3101      	adds	r1, #1
 800a482:	6041      	str	r1, [r0, #4]
 800a484:	0052      	lsls	r2, r2, #1
 800a486:	e7c6      	b.n	800a416 <_dtoa_r+0x26e>
 800a488:	636f4361 	.word	0x636f4361
 800a48c:	3fd287a7 	.word	0x3fd287a7
 800a490:	8b60c8b3 	.word	0x8b60c8b3
 800a494:	3fc68a28 	.word	0x3fc68a28
 800a498:	509f79fb 	.word	0x509f79fb
 800a49c:	3fd34413 	.word	0x3fd34413
 800a4a0:	0800c4cd 	.word	0x0800c4cd
 800a4a4:	0800c4e4 	.word	0x0800c4e4
 800a4a8:	7ff00000 	.word	0x7ff00000
 800a4ac:	0800c4c9 	.word	0x0800c4c9
 800a4b0:	0800c4c0 	.word	0x0800c4c0
 800a4b4:	0800c49d 	.word	0x0800c49d
 800a4b8:	3ff80000 	.word	0x3ff80000
 800a4bc:	0800c5e0 	.word	0x0800c5e0
 800a4c0:	0800c543 	.word	0x0800c543
 800a4c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4c6:	9a00      	ldr	r2, [sp, #0]
 800a4c8:	601a      	str	r2, [r3, #0]
 800a4ca:	9b01      	ldr	r3, [sp, #4]
 800a4cc:	2b0e      	cmp	r3, #14
 800a4ce:	f200 80ad 	bhi.w	800a62c <_dtoa_r+0x484>
 800a4d2:	2d00      	cmp	r5, #0
 800a4d4:	f000 80aa 	beq.w	800a62c <_dtoa_r+0x484>
 800a4d8:	f1ba 0f00 	cmp.w	sl, #0
 800a4dc:	dd36      	ble.n	800a54c <_dtoa_r+0x3a4>
 800a4de:	4ac3      	ldr	r2, [pc, #780]	; (800a7ec <_dtoa_r+0x644>)
 800a4e0:	f00a 030f 	and.w	r3, sl, #15
 800a4e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a4e8:	ed93 7b00 	vldr	d7, [r3]
 800a4ec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a4f0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a4f4:	eeb0 8a47 	vmov.f32	s16, s14
 800a4f8:	eef0 8a67 	vmov.f32	s17, s15
 800a4fc:	d016      	beq.n	800a52c <_dtoa_r+0x384>
 800a4fe:	4bbc      	ldr	r3, [pc, #752]	; (800a7f0 <_dtoa_r+0x648>)
 800a500:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a504:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a508:	f7f6 f9c0 	bl	800088c <__aeabi_ddiv>
 800a50c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a510:	f007 070f 	and.w	r7, r7, #15
 800a514:	2503      	movs	r5, #3
 800a516:	4eb6      	ldr	r6, [pc, #728]	; (800a7f0 <_dtoa_r+0x648>)
 800a518:	b957      	cbnz	r7, 800a530 <_dtoa_r+0x388>
 800a51a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a51e:	ec53 2b18 	vmov	r2, r3, d8
 800a522:	f7f6 f9b3 	bl	800088c <__aeabi_ddiv>
 800a526:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a52a:	e029      	b.n	800a580 <_dtoa_r+0x3d8>
 800a52c:	2502      	movs	r5, #2
 800a52e:	e7f2      	b.n	800a516 <_dtoa_r+0x36e>
 800a530:	07f9      	lsls	r1, r7, #31
 800a532:	d508      	bpl.n	800a546 <_dtoa_r+0x39e>
 800a534:	ec51 0b18 	vmov	r0, r1, d8
 800a538:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a53c:	f7f6 f87c 	bl	8000638 <__aeabi_dmul>
 800a540:	ec41 0b18 	vmov	d8, r0, r1
 800a544:	3501      	adds	r5, #1
 800a546:	107f      	asrs	r7, r7, #1
 800a548:	3608      	adds	r6, #8
 800a54a:	e7e5      	b.n	800a518 <_dtoa_r+0x370>
 800a54c:	f000 80a6 	beq.w	800a69c <_dtoa_r+0x4f4>
 800a550:	f1ca 0600 	rsb	r6, sl, #0
 800a554:	4ba5      	ldr	r3, [pc, #660]	; (800a7ec <_dtoa_r+0x644>)
 800a556:	4fa6      	ldr	r7, [pc, #664]	; (800a7f0 <_dtoa_r+0x648>)
 800a558:	f006 020f 	and.w	r2, r6, #15
 800a55c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a564:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a568:	f7f6 f866 	bl	8000638 <__aeabi_dmul>
 800a56c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a570:	1136      	asrs	r6, r6, #4
 800a572:	2300      	movs	r3, #0
 800a574:	2502      	movs	r5, #2
 800a576:	2e00      	cmp	r6, #0
 800a578:	f040 8085 	bne.w	800a686 <_dtoa_r+0x4de>
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d1d2      	bne.n	800a526 <_dtoa_r+0x37e>
 800a580:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a582:	2b00      	cmp	r3, #0
 800a584:	f000 808c 	beq.w	800a6a0 <_dtoa_r+0x4f8>
 800a588:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a58c:	4b99      	ldr	r3, [pc, #612]	; (800a7f4 <_dtoa_r+0x64c>)
 800a58e:	2200      	movs	r2, #0
 800a590:	4630      	mov	r0, r6
 800a592:	4639      	mov	r1, r7
 800a594:	f7f6 fac2 	bl	8000b1c <__aeabi_dcmplt>
 800a598:	2800      	cmp	r0, #0
 800a59a:	f000 8081 	beq.w	800a6a0 <_dtoa_r+0x4f8>
 800a59e:	9b01      	ldr	r3, [sp, #4]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d07d      	beq.n	800a6a0 <_dtoa_r+0x4f8>
 800a5a4:	f1b9 0f00 	cmp.w	r9, #0
 800a5a8:	dd3c      	ble.n	800a624 <_dtoa_r+0x47c>
 800a5aa:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a5ae:	9307      	str	r3, [sp, #28]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	4b91      	ldr	r3, [pc, #580]	; (800a7f8 <_dtoa_r+0x650>)
 800a5b4:	4630      	mov	r0, r6
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	f7f6 f83e 	bl	8000638 <__aeabi_dmul>
 800a5bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5c0:	3501      	adds	r5, #1
 800a5c2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a5c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	f7f5 ffca 	bl	8000564 <__aeabi_i2d>
 800a5d0:	4632      	mov	r2, r6
 800a5d2:	463b      	mov	r3, r7
 800a5d4:	f7f6 f830 	bl	8000638 <__aeabi_dmul>
 800a5d8:	4b88      	ldr	r3, [pc, #544]	; (800a7fc <_dtoa_r+0x654>)
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f7f5 fe76 	bl	80002cc <__adddf3>
 800a5e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a5e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5e8:	9303      	str	r3, [sp, #12]
 800a5ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d15c      	bne.n	800a6aa <_dtoa_r+0x502>
 800a5f0:	4b83      	ldr	r3, [pc, #524]	; (800a800 <_dtoa_r+0x658>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	4630      	mov	r0, r6
 800a5f6:	4639      	mov	r1, r7
 800a5f8:	f7f5 fe66 	bl	80002c8 <__aeabi_dsub>
 800a5fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a600:	4606      	mov	r6, r0
 800a602:	460f      	mov	r7, r1
 800a604:	f7f6 faa8 	bl	8000b58 <__aeabi_dcmpgt>
 800a608:	2800      	cmp	r0, #0
 800a60a:	f040 8296 	bne.w	800ab3a <_dtoa_r+0x992>
 800a60e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a612:	4630      	mov	r0, r6
 800a614:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a618:	4639      	mov	r1, r7
 800a61a:	f7f6 fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800a61e:	2800      	cmp	r0, #0
 800a620:	f040 8288 	bne.w	800ab34 <_dtoa_r+0x98c>
 800a624:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a628:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a62c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a62e:	2b00      	cmp	r3, #0
 800a630:	f2c0 8158 	blt.w	800a8e4 <_dtoa_r+0x73c>
 800a634:	f1ba 0f0e 	cmp.w	sl, #14
 800a638:	f300 8154 	bgt.w	800a8e4 <_dtoa_r+0x73c>
 800a63c:	4b6b      	ldr	r3, [pc, #428]	; (800a7ec <_dtoa_r+0x644>)
 800a63e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a642:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f280 80e3 	bge.w	800a814 <_dtoa_r+0x66c>
 800a64e:	9b01      	ldr	r3, [sp, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	f300 80df 	bgt.w	800a814 <_dtoa_r+0x66c>
 800a656:	f040 826d 	bne.w	800ab34 <_dtoa_r+0x98c>
 800a65a:	4b69      	ldr	r3, [pc, #420]	; (800a800 <_dtoa_r+0x658>)
 800a65c:	2200      	movs	r2, #0
 800a65e:	4640      	mov	r0, r8
 800a660:	4649      	mov	r1, r9
 800a662:	f7f5 ffe9 	bl	8000638 <__aeabi_dmul>
 800a666:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a66a:	f7f6 fa6b 	bl	8000b44 <__aeabi_dcmpge>
 800a66e:	9e01      	ldr	r6, [sp, #4]
 800a670:	4637      	mov	r7, r6
 800a672:	2800      	cmp	r0, #0
 800a674:	f040 8243 	bne.w	800aafe <_dtoa_r+0x956>
 800a678:	9d00      	ldr	r5, [sp, #0]
 800a67a:	2331      	movs	r3, #49	; 0x31
 800a67c:	f805 3b01 	strb.w	r3, [r5], #1
 800a680:	f10a 0a01 	add.w	sl, sl, #1
 800a684:	e23f      	b.n	800ab06 <_dtoa_r+0x95e>
 800a686:	07f2      	lsls	r2, r6, #31
 800a688:	d505      	bpl.n	800a696 <_dtoa_r+0x4ee>
 800a68a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a68e:	f7f5 ffd3 	bl	8000638 <__aeabi_dmul>
 800a692:	3501      	adds	r5, #1
 800a694:	2301      	movs	r3, #1
 800a696:	1076      	asrs	r6, r6, #1
 800a698:	3708      	adds	r7, #8
 800a69a:	e76c      	b.n	800a576 <_dtoa_r+0x3ce>
 800a69c:	2502      	movs	r5, #2
 800a69e:	e76f      	b.n	800a580 <_dtoa_r+0x3d8>
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	f8cd a01c 	str.w	sl, [sp, #28]
 800a6a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6a8:	e78d      	b.n	800a5c6 <_dtoa_r+0x41e>
 800a6aa:	9900      	ldr	r1, [sp, #0]
 800a6ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a6b0:	4b4e      	ldr	r3, [pc, #312]	; (800a7ec <_dtoa_r+0x644>)
 800a6b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a6b6:	4401      	add	r1, r0
 800a6b8:	9102      	str	r1, [sp, #8]
 800a6ba:	9908      	ldr	r1, [sp, #32]
 800a6bc:	eeb0 8a47 	vmov.f32	s16, s14
 800a6c0:	eef0 8a67 	vmov.f32	s17, s15
 800a6c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a6cc:	2900      	cmp	r1, #0
 800a6ce:	d045      	beq.n	800a75c <_dtoa_r+0x5b4>
 800a6d0:	494c      	ldr	r1, [pc, #304]	; (800a804 <_dtoa_r+0x65c>)
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	f7f6 f8da 	bl	800088c <__aeabi_ddiv>
 800a6d8:	ec53 2b18 	vmov	r2, r3, d8
 800a6dc:	f7f5 fdf4 	bl	80002c8 <__aeabi_dsub>
 800a6e0:	9d00      	ldr	r5, [sp, #0]
 800a6e2:	ec41 0b18 	vmov	d8, r0, r1
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f7f6 fa55 	bl	8000b98 <__aeabi_d2iz>
 800a6ee:	900c      	str	r0, [sp, #48]	; 0x30
 800a6f0:	f7f5 ff38 	bl	8000564 <__aeabi_i2d>
 800a6f4:	4602      	mov	r2, r0
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	4639      	mov	r1, r7
 800a6fc:	f7f5 fde4 	bl	80002c8 <__aeabi_dsub>
 800a700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a702:	3330      	adds	r3, #48	; 0x30
 800a704:	f805 3b01 	strb.w	r3, [r5], #1
 800a708:	ec53 2b18 	vmov	r2, r3, d8
 800a70c:	4606      	mov	r6, r0
 800a70e:	460f      	mov	r7, r1
 800a710:	f7f6 fa04 	bl	8000b1c <__aeabi_dcmplt>
 800a714:	2800      	cmp	r0, #0
 800a716:	d165      	bne.n	800a7e4 <_dtoa_r+0x63c>
 800a718:	4632      	mov	r2, r6
 800a71a:	463b      	mov	r3, r7
 800a71c:	4935      	ldr	r1, [pc, #212]	; (800a7f4 <_dtoa_r+0x64c>)
 800a71e:	2000      	movs	r0, #0
 800a720:	f7f5 fdd2 	bl	80002c8 <__aeabi_dsub>
 800a724:	ec53 2b18 	vmov	r2, r3, d8
 800a728:	f7f6 f9f8 	bl	8000b1c <__aeabi_dcmplt>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	f040 80b9 	bne.w	800a8a4 <_dtoa_r+0x6fc>
 800a732:	9b02      	ldr	r3, [sp, #8]
 800a734:	429d      	cmp	r5, r3
 800a736:	f43f af75 	beq.w	800a624 <_dtoa_r+0x47c>
 800a73a:	4b2f      	ldr	r3, [pc, #188]	; (800a7f8 <_dtoa_r+0x650>)
 800a73c:	ec51 0b18 	vmov	r0, r1, d8
 800a740:	2200      	movs	r2, #0
 800a742:	f7f5 ff79 	bl	8000638 <__aeabi_dmul>
 800a746:	4b2c      	ldr	r3, [pc, #176]	; (800a7f8 <_dtoa_r+0x650>)
 800a748:	ec41 0b18 	vmov	d8, r0, r1
 800a74c:	2200      	movs	r2, #0
 800a74e:	4630      	mov	r0, r6
 800a750:	4639      	mov	r1, r7
 800a752:	f7f5 ff71 	bl	8000638 <__aeabi_dmul>
 800a756:	4606      	mov	r6, r0
 800a758:	460f      	mov	r7, r1
 800a75a:	e7c4      	b.n	800a6e6 <_dtoa_r+0x53e>
 800a75c:	ec51 0b17 	vmov	r0, r1, d7
 800a760:	f7f5 ff6a 	bl	8000638 <__aeabi_dmul>
 800a764:	9b02      	ldr	r3, [sp, #8]
 800a766:	9d00      	ldr	r5, [sp, #0]
 800a768:	930c      	str	r3, [sp, #48]	; 0x30
 800a76a:	ec41 0b18 	vmov	d8, r0, r1
 800a76e:	4639      	mov	r1, r7
 800a770:	4630      	mov	r0, r6
 800a772:	f7f6 fa11 	bl	8000b98 <__aeabi_d2iz>
 800a776:	9011      	str	r0, [sp, #68]	; 0x44
 800a778:	f7f5 fef4 	bl	8000564 <__aeabi_i2d>
 800a77c:	4602      	mov	r2, r0
 800a77e:	460b      	mov	r3, r1
 800a780:	4630      	mov	r0, r6
 800a782:	4639      	mov	r1, r7
 800a784:	f7f5 fda0 	bl	80002c8 <__aeabi_dsub>
 800a788:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a78a:	3330      	adds	r3, #48	; 0x30
 800a78c:	f805 3b01 	strb.w	r3, [r5], #1
 800a790:	9b02      	ldr	r3, [sp, #8]
 800a792:	429d      	cmp	r5, r3
 800a794:	4606      	mov	r6, r0
 800a796:	460f      	mov	r7, r1
 800a798:	f04f 0200 	mov.w	r2, #0
 800a79c:	d134      	bne.n	800a808 <_dtoa_r+0x660>
 800a79e:	4b19      	ldr	r3, [pc, #100]	; (800a804 <_dtoa_r+0x65c>)
 800a7a0:	ec51 0b18 	vmov	r0, r1, d8
 800a7a4:	f7f5 fd92 	bl	80002cc <__adddf3>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	4639      	mov	r1, r7
 800a7b0:	f7f6 f9d2 	bl	8000b58 <__aeabi_dcmpgt>
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d175      	bne.n	800a8a4 <_dtoa_r+0x6fc>
 800a7b8:	ec53 2b18 	vmov	r2, r3, d8
 800a7bc:	4911      	ldr	r1, [pc, #68]	; (800a804 <_dtoa_r+0x65c>)
 800a7be:	2000      	movs	r0, #0
 800a7c0:	f7f5 fd82 	bl	80002c8 <__aeabi_dsub>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	4639      	mov	r1, r7
 800a7cc:	f7f6 f9a6 	bl	8000b1c <__aeabi_dcmplt>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	f43f af27 	beq.w	800a624 <_dtoa_r+0x47c>
 800a7d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7d8:	1e6b      	subs	r3, r5, #1
 800a7da:	930c      	str	r3, [sp, #48]	; 0x30
 800a7dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a7e0:	2b30      	cmp	r3, #48	; 0x30
 800a7e2:	d0f8      	beq.n	800a7d6 <_dtoa_r+0x62e>
 800a7e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a7e8:	e04a      	b.n	800a880 <_dtoa_r+0x6d8>
 800a7ea:	bf00      	nop
 800a7ec:	0800c5e0 	.word	0x0800c5e0
 800a7f0:	0800c5b8 	.word	0x0800c5b8
 800a7f4:	3ff00000 	.word	0x3ff00000
 800a7f8:	40240000 	.word	0x40240000
 800a7fc:	401c0000 	.word	0x401c0000
 800a800:	40140000 	.word	0x40140000
 800a804:	3fe00000 	.word	0x3fe00000
 800a808:	4baf      	ldr	r3, [pc, #700]	; (800aac8 <_dtoa_r+0x920>)
 800a80a:	f7f5 ff15 	bl	8000638 <__aeabi_dmul>
 800a80e:	4606      	mov	r6, r0
 800a810:	460f      	mov	r7, r1
 800a812:	e7ac      	b.n	800a76e <_dtoa_r+0x5c6>
 800a814:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a818:	9d00      	ldr	r5, [sp, #0]
 800a81a:	4642      	mov	r2, r8
 800a81c:	464b      	mov	r3, r9
 800a81e:	4630      	mov	r0, r6
 800a820:	4639      	mov	r1, r7
 800a822:	f7f6 f833 	bl	800088c <__aeabi_ddiv>
 800a826:	f7f6 f9b7 	bl	8000b98 <__aeabi_d2iz>
 800a82a:	9002      	str	r0, [sp, #8]
 800a82c:	f7f5 fe9a 	bl	8000564 <__aeabi_i2d>
 800a830:	4642      	mov	r2, r8
 800a832:	464b      	mov	r3, r9
 800a834:	f7f5 ff00 	bl	8000638 <__aeabi_dmul>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4630      	mov	r0, r6
 800a83e:	4639      	mov	r1, r7
 800a840:	f7f5 fd42 	bl	80002c8 <__aeabi_dsub>
 800a844:	9e02      	ldr	r6, [sp, #8]
 800a846:	9f01      	ldr	r7, [sp, #4]
 800a848:	3630      	adds	r6, #48	; 0x30
 800a84a:	f805 6b01 	strb.w	r6, [r5], #1
 800a84e:	9e00      	ldr	r6, [sp, #0]
 800a850:	1bae      	subs	r6, r5, r6
 800a852:	42b7      	cmp	r7, r6
 800a854:	4602      	mov	r2, r0
 800a856:	460b      	mov	r3, r1
 800a858:	d137      	bne.n	800a8ca <_dtoa_r+0x722>
 800a85a:	f7f5 fd37 	bl	80002cc <__adddf3>
 800a85e:	4642      	mov	r2, r8
 800a860:	464b      	mov	r3, r9
 800a862:	4606      	mov	r6, r0
 800a864:	460f      	mov	r7, r1
 800a866:	f7f6 f977 	bl	8000b58 <__aeabi_dcmpgt>
 800a86a:	b9c8      	cbnz	r0, 800a8a0 <_dtoa_r+0x6f8>
 800a86c:	4642      	mov	r2, r8
 800a86e:	464b      	mov	r3, r9
 800a870:	4630      	mov	r0, r6
 800a872:	4639      	mov	r1, r7
 800a874:	f7f6 f948 	bl	8000b08 <__aeabi_dcmpeq>
 800a878:	b110      	cbz	r0, 800a880 <_dtoa_r+0x6d8>
 800a87a:	9b02      	ldr	r3, [sp, #8]
 800a87c:	07d9      	lsls	r1, r3, #31
 800a87e:	d40f      	bmi.n	800a8a0 <_dtoa_r+0x6f8>
 800a880:	4620      	mov	r0, r4
 800a882:	4659      	mov	r1, fp
 800a884:	f000 fba8 	bl	800afd8 <_Bfree>
 800a888:	2300      	movs	r3, #0
 800a88a:	702b      	strb	r3, [r5, #0]
 800a88c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a88e:	f10a 0001 	add.w	r0, sl, #1
 800a892:	6018      	str	r0, [r3, #0]
 800a894:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a896:	2b00      	cmp	r3, #0
 800a898:	f43f acd8 	beq.w	800a24c <_dtoa_r+0xa4>
 800a89c:	601d      	str	r5, [r3, #0]
 800a89e:	e4d5      	b.n	800a24c <_dtoa_r+0xa4>
 800a8a0:	f8cd a01c 	str.w	sl, [sp, #28]
 800a8a4:	462b      	mov	r3, r5
 800a8a6:	461d      	mov	r5, r3
 800a8a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8ac:	2a39      	cmp	r2, #57	; 0x39
 800a8ae:	d108      	bne.n	800a8c2 <_dtoa_r+0x71a>
 800a8b0:	9a00      	ldr	r2, [sp, #0]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d1f7      	bne.n	800a8a6 <_dtoa_r+0x6fe>
 800a8b6:	9a07      	ldr	r2, [sp, #28]
 800a8b8:	9900      	ldr	r1, [sp, #0]
 800a8ba:	3201      	adds	r2, #1
 800a8bc:	9207      	str	r2, [sp, #28]
 800a8be:	2230      	movs	r2, #48	; 0x30
 800a8c0:	700a      	strb	r2, [r1, #0]
 800a8c2:	781a      	ldrb	r2, [r3, #0]
 800a8c4:	3201      	adds	r2, #1
 800a8c6:	701a      	strb	r2, [r3, #0]
 800a8c8:	e78c      	b.n	800a7e4 <_dtoa_r+0x63c>
 800a8ca:	4b7f      	ldr	r3, [pc, #508]	; (800aac8 <_dtoa_r+0x920>)
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f7f5 feb3 	bl	8000638 <__aeabi_dmul>
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	4606      	mov	r6, r0
 800a8d8:	460f      	mov	r7, r1
 800a8da:	f7f6 f915 	bl	8000b08 <__aeabi_dcmpeq>
 800a8de:	2800      	cmp	r0, #0
 800a8e0:	d09b      	beq.n	800a81a <_dtoa_r+0x672>
 800a8e2:	e7cd      	b.n	800a880 <_dtoa_r+0x6d8>
 800a8e4:	9a08      	ldr	r2, [sp, #32]
 800a8e6:	2a00      	cmp	r2, #0
 800a8e8:	f000 80c4 	beq.w	800aa74 <_dtoa_r+0x8cc>
 800a8ec:	9a05      	ldr	r2, [sp, #20]
 800a8ee:	2a01      	cmp	r2, #1
 800a8f0:	f300 80a8 	bgt.w	800aa44 <_dtoa_r+0x89c>
 800a8f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a8f6:	2a00      	cmp	r2, #0
 800a8f8:	f000 80a0 	beq.w	800aa3c <_dtoa_r+0x894>
 800a8fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a900:	9e06      	ldr	r6, [sp, #24]
 800a902:	4645      	mov	r5, r8
 800a904:	9a04      	ldr	r2, [sp, #16]
 800a906:	2101      	movs	r1, #1
 800a908:	441a      	add	r2, r3
 800a90a:	4620      	mov	r0, r4
 800a90c:	4498      	add	r8, r3
 800a90e:	9204      	str	r2, [sp, #16]
 800a910:	f000 fc1e 	bl	800b150 <__i2b>
 800a914:	4607      	mov	r7, r0
 800a916:	2d00      	cmp	r5, #0
 800a918:	dd0b      	ble.n	800a932 <_dtoa_r+0x78a>
 800a91a:	9b04      	ldr	r3, [sp, #16]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	dd08      	ble.n	800a932 <_dtoa_r+0x78a>
 800a920:	42ab      	cmp	r3, r5
 800a922:	9a04      	ldr	r2, [sp, #16]
 800a924:	bfa8      	it	ge
 800a926:	462b      	movge	r3, r5
 800a928:	eba8 0803 	sub.w	r8, r8, r3
 800a92c:	1aed      	subs	r5, r5, r3
 800a92e:	1ad3      	subs	r3, r2, r3
 800a930:	9304      	str	r3, [sp, #16]
 800a932:	9b06      	ldr	r3, [sp, #24]
 800a934:	b1fb      	cbz	r3, 800a976 <_dtoa_r+0x7ce>
 800a936:	9b08      	ldr	r3, [sp, #32]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	f000 809f 	beq.w	800aa7c <_dtoa_r+0x8d4>
 800a93e:	2e00      	cmp	r6, #0
 800a940:	dd11      	ble.n	800a966 <_dtoa_r+0x7be>
 800a942:	4639      	mov	r1, r7
 800a944:	4632      	mov	r2, r6
 800a946:	4620      	mov	r0, r4
 800a948:	f000 fcbe 	bl	800b2c8 <__pow5mult>
 800a94c:	465a      	mov	r2, fp
 800a94e:	4601      	mov	r1, r0
 800a950:	4607      	mov	r7, r0
 800a952:	4620      	mov	r0, r4
 800a954:	f000 fc12 	bl	800b17c <__multiply>
 800a958:	4659      	mov	r1, fp
 800a95a:	9007      	str	r0, [sp, #28]
 800a95c:	4620      	mov	r0, r4
 800a95e:	f000 fb3b 	bl	800afd8 <_Bfree>
 800a962:	9b07      	ldr	r3, [sp, #28]
 800a964:	469b      	mov	fp, r3
 800a966:	9b06      	ldr	r3, [sp, #24]
 800a968:	1b9a      	subs	r2, r3, r6
 800a96a:	d004      	beq.n	800a976 <_dtoa_r+0x7ce>
 800a96c:	4659      	mov	r1, fp
 800a96e:	4620      	mov	r0, r4
 800a970:	f000 fcaa 	bl	800b2c8 <__pow5mult>
 800a974:	4683      	mov	fp, r0
 800a976:	2101      	movs	r1, #1
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 fbe9 	bl	800b150 <__i2b>
 800a97e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a980:	2b00      	cmp	r3, #0
 800a982:	4606      	mov	r6, r0
 800a984:	dd7c      	ble.n	800aa80 <_dtoa_r+0x8d8>
 800a986:	461a      	mov	r2, r3
 800a988:	4601      	mov	r1, r0
 800a98a:	4620      	mov	r0, r4
 800a98c:	f000 fc9c 	bl	800b2c8 <__pow5mult>
 800a990:	9b05      	ldr	r3, [sp, #20]
 800a992:	2b01      	cmp	r3, #1
 800a994:	4606      	mov	r6, r0
 800a996:	dd76      	ble.n	800aa86 <_dtoa_r+0x8de>
 800a998:	2300      	movs	r3, #0
 800a99a:	9306      	str	r3, [sp, #24]
 800a99c:	6933      	ldr	r3, [r6, #16]
 800a99e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a9a2:	6918      	ldr	r0, [r3, #16]
 800a9a4:	f000 fb84 	bl	800b0b0 <__hi0bits>
 800a9a8:	f1c0 0020 	rsb	r0, r0, #32
 800a9ac:	9b04      	ldr	r3, [sp, #16]
 800a9ae:	4418      	add	r0, r3
 800a9b0:	f010 001f 	ands.w	r0, r0, #31
 800a9b4:	f000 8086 	beq.w	800aac4 <_dtoa_r+0x91c>
 800a9b8:	f1c0 0320 	rsb	r3, r0, #32
 800a9bc:	2b04      	cmp	r3, #4
 800a9be:	dd7f      	ble.n	800aac0 <_dtoa_r+0x918>
 800a9c0:	f1c0 001c 	rsb	r0, r0, #28
 800a9c4:	9b04      	ldr	r3, [sp, #16]
 800a9c6:	4403      	add	r3, r0
 800a9c8:	4480      	add	r8, r0
 800a9ca:	4405      	add	r5, r0
 800a9cc:	9304      	str	r3, [sp, #16]
 800a9ce:	f1b8 0f00 	cmp.w	r8, #0
 800a9d2:	dd05      	ble.n	800a9e0 <_dtoa_r+0x838>
 800a9d4:	4659      	mov	r1, fp
 800a9d6:	4642      	mov	r2, r8
 800a9d8:	4620      	mov	r0, r4
 800a9da:	f000 fccf 	bl	800b37c <__lshift>
 800a9de:	4683      	mov	fp, r0
 800a9e0:	9b04      	ldr	r3, [sp, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	dd05      	ble.n	800a9f2 <_dtoa_r+0x84a>
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f000 fcc6 	bl	800b37c <__lshift>
 800a9f0:	4606      	mov	r6, r0
 800a9f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d069      	beq.n	800aacc <_dtoa_r+0x924>
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	4658      	mov	r0, fp
 800a9fc:	f000 fd2a 	bl	800b454 <__mcmp>
 800aa00:	2800      	cmp	r0, #0
 800aa02:	da63      	bge.n	800aacc <_dtoa_r+0x924>
 800aa04:	2300      	movs	r3, #0
 800aa06:	4659      	mov	r1, fp
 800aa08:	220a      	movs	r2, #10
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f000 fb06 	bl	800b01c <__multadd>
 800aa10:	9b08      	ldr	r3, [sp, #32]
 800aa12:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa16:	4683      	mov	fp, r0
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	f000 818f 	beq.w	800ad3c <_dtoa_r+0xb94>
 800aa1e:	4639      	mov	r1, r7
 800aa20:	2300      	movs	r3, #0
 800aa22:	220a      	movs	r2, #10
 800aa24:	4620      	mov	r0, r4
 800aa26:	f000 faf9 	bl	800b01c <__multadd>
 800aa2a:	f1b9 0f00 	cmp.w	r9, #0
 800aa2e:	4607      	mov	r7, r0
 800aa30:	f300 808e 	bgt.w	800ab50 <_dtoa_r+0x9a8>
 800aa34:	9b05      	ldr	r3, [sp, #20]
 800aa36:	2b02      	cmp	r3, #2
 800aa38:	dc50      	bgt.n	800aadc <_dtoa_r+0x934>
 800aa3a:	e089      	b.n	800ab50 <_dtoa_r+0x9a8>
 800aa3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa42:	e75d      	b.n	800a900 <_dtoa_r+0x758>
 800aa44:	9b01      	ldr	r3, [sp, #4]
 800aa46:	1e5e      	subs	r6, r3, #1
 800aa48:	9b06      	ldr	r3, [sp, #24]
 800aa4a:	42b3      	cmp	r3, r6
 800aa4c:	bfbf      	itttt	lt
 800aa4e:	9b06      	ldrlt	r3, [sp, #24]
 800aa50:	9606      	strlt	r6, [sp, #24]
 800aa52:	1af2      	sublt	r2, r6, r3
 800aa54:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800aa56:	bfb6      	itet	lt
 800aa58:	189b      	addlt	r3, r3, r2
 800aa5a:	1b9e      	subge	r6, r3, r6
 800aa5c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800aa5e:	9b01      	ldr	r3, [sp, #4]
 800aa60:	bfb8      	it	lt
 800aa62:	2600      	movlt	r6, #0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	bfb5      	itete	lt
 800aa68:	eba8 0503 	sublt.w	r5, r8, r3
 800aa6c:	9b01      	ldrge	r3, [sp, #4]
 800aa6e:	2300      	movlt	r3, #0
 800aa70:	4645      	movge	r5, r8
 800aa72:	e747      	b.n	800a904 <_dtoa_r+0x75c>
 800aa74:	9e06      	ldr	r6, [sp, #24]
 800aa76:	9f08      	ldr	r7, [sp, #32]
 800aa78:	4645      	mov	r5, r8
 800aa7a:	e74c      	b.n	800a916 <_dtoa_r+0x76e>
 800aa7c:	9a06      	ldr	r2, [sp, #24]
 800aa7e:	e775      	b.n	800a96c <_dtoa_r+0x7c4>
 800aa80:	9b05      	ldr	r3, [sp, #20]
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	dc18      	bgt.n	800aab8 <_dtoa_r+0x910>
 800aa86:	9b02      	ldr	r3, [sp, #8]
 800aa88:	b9b3      	cbnz	r3, 800aab8 <_dtoa_r+0x910>
 800aa8a:	9b03      	ldr	r3, [sp, #12]
 800aa8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa90:	b9a3      	cbnz	r3, 800aabc <_dtoa_r+0x914>
 800aa92:	9b03      	ldr	r3, [sp, #12]
 800aa94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa98:	0d1b      	lsrs	r3, r3, #20
 800aa9a:	051b      	lsls	r3, r3, #20
 800aa9c:	b12b      	cbz	r3, 800aaaa <_dtoa_r+0x902>
 800aa9e:	9b04      	ldr	r3, [sp, #16]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	9304      	str	r3, [sp, #16]
 800aaa4:	f108 0801 	add.w	r8, r8, #1
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	9306      	str	r3, [sp, #24]
 800aaac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f47f af74 	bne.w	800a99c <_dtoa_r+0x7f4>
 800aab4:	2001      	movs	r0, #1
 800aab6:	e779      	b.n	800a9ac <_dtoa_r+0x804>
 800aab8:	2300      	movs	r3, #0
 800aaba:	e7f6      	b.n	800aaaa <_dtoa_r+0x902>
 800aabc:	9b02      	ldr	r3, [sp, #8]
 800aabe:	e7f4      	b.n	800aaaa <_dtoa_r+0x902>
 800aac0:	d085      	beq.n	800a9ce <_dtoa_r+0x826>
 800aac2:	4618      	mov	r0, r3
 800aac4:	301c      	adds	r0, #28
 800aac6:	e77d      	b.n	800a9c4 <_dtoa_r+0x81c>
 800aac8:	40240000 	.word	0x40240000
 800aacc:	9b01      	ldr	r3, [sp, #4]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	dc38      	bgt.n	800ab44 <_dtoa_r+0x99c>
 800aad2:	9b05      	ldr	r3, [sp, #20]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	dd35      	ble.n	800ab44 <_dtoa_r+0x99c>
 800aad8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800aadc:	f1b9 0f00 	cmp.w	r9, #0
 800aae0:	d10d      	bne.n	800aafe <_dtoa_r+0x956>
 800aae2:	4631      	mov	r1, r6
 800aae4:	464b      	mov	r3, r9
 800aae6:	2205      	movs	r2, #5
 800aae8:	4620      	mov	r0, r4
 800aaea:	f000 fa97 	bl	800b01c <__multadd>
 800aaee:	4601      	mov	r1, r0
 800aaf0:	4606      	mov	r6, r0
 800aaf2:	4658      	mov	r0, fp
 800aaf4:	f000 fcae 	bl	800b454 <__mcmp>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	f73f adbd 	bgt.w	800a678 <_dtoa_r+0x4d0>
 800aafe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab00:	9d00      	ldr	r5, [sp, #0]
 800ab02:	ea6f 0a03 	mvn.w	sl, r3
 800ab06:	f04f 0800 	mov.w	r8, #0
 800ab0a:	4631      	mov	r1, r6
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	f000 fa63 	bl	800afd8 <_Bfree>
 800ab12:	2f00      	cmp	r7, #0
 800ab14:	f43f aeb4 	beq.w	800a880 <_dtoa_r+0x6d8>
 800ab18:	f1b8 0f00 	cmp.w	r8, #0
 800ab1c:	d005      	beq.n	800ab2a <_dtoa_r+0x982>
 800ab1e:	45b8      	cmp	r8, r7
 800ab20:	d003      	beq.n	800ab2a <_dtoa_r+0x982>
 800ab22:	4641      	mov	r1, r8
 800ab24:	4620      	mov	r0, r4
 800ab26:	f000 fa57 	bl	800afd8 <_Bfree>
 800ab2a:	4639      	mov	r1, r7
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f000 fa53 	bl	800afd8 <_Bfree>
 800ab32:	e6a5      	b.n	800a880 <_dtoa_r+0x6d8>
 800ab34:	2600      	movs	r6, #0
 800ab36:	4637      	mov	r7, r6
 800ab38:	e7e1      	b.n	800aafe <_dtoa_r+0x956>
 800ab3a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ab3c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ab40:	4637      	mov	r7, r6
 800ab42:	e599      	b.n	800a678 <_dtoa_r+0x4d0>
 800ab44:	9b08      	ldr	r3, [sp, #32]
 800ab46:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f000 80fd 	beq.w	800ad4a <_dtoa_r+0xba2>
 800ab50:	2d00      	cmp	r5, #0
 800ab52:	dd05      	ble.n	800ab60 <_dtoa_r+0x9b8>
 800ab54:	4639      	mov	r1, r7
 800ab56:	462a      	mov	r2, r5
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f000 fc0f 	bl	800b37c <__lshift>
 800ab5e:	4607      	mov	r7, r0
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d05c      	beq.n	800ac20 <_dtoa_r+0xa78>
 800ab66:	6879      	ldr	r1, [r7, #4]
 800ab68:	4620      	mov	r0, r4
 800ab6a:	f000 f9f5 	bl	800af58 <_Balloc>
 800ab6e:	4605      	mov	r5, r0
 800ab70:	b928      	cbnz	r0, 800ab7e <_dtoa_r+0x9d6>
 800ab72:	4b80      	ldr	r3, [pc, #512]	; (800ad74 <_dtoa_r+0xbcc>)
 800ab74:	4602      	mov	r2, r0
 800ab76:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab7a:	f7ff bb2e 	b.w	800a1da <_dtoa_r+0x32>
 800ab7e:	693a      	ldr	r2, [r7, #16]
 800ab80:	3202      	adds	r2, #2
 800ab82:	0092      	lsls	r2, r2, #2
 800ab84:	f107 010c 	add.w	r1, r7, #12
 800ab88:	300c      	adds	r0, #12
 800ab8a:	f7fe fc92 	bl	80094b2 <memcpy>
 800ab8e:	2201      	movs	r2, #1
 800ab90:	4629      	mov	r1, r5
 800ab92:	4620      	mov	r0, r4
 800ab94:	f000 fbf2 	bl	800b37c <__lshift>
 800ab98:	9b00      	ldr	r3, [sp, #0]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	9301      	str	r3, [sp, #4]
 800ab9e:	9b00      	ldr	r3, [sp, #0]
 800aba0:	444b      	add	r3, r9
 800aba2:	9307      	str	r3, [sp, #28]
 800aba4:	9b02      	ldr	r3, [sp, #8]
 800aba6:	f003 0301 	and.w	r3, r3, #1
 800abaa:	46b8      	mov	r8, r7
 800abac:	9306      	str	r3, [sp, #24]
 800abae:	4607      	mov	r7, r0
 800abb0:	9b01      	ldr	r3, [sp, #4]
 800abb2:	4631      	mov	r1, r6
 800abb4:	3b01      	subs	r3, #1
 800abb6:	4658      	mov	r0, fp
 800abb8:	9302      	str	r3, [sp, #8]
 800abba:	f7ff fa69 	bl	800a090 <quorem>
 800abbe:	4603      	mov	r3, r0
 800abc0:	3330      	adds	r3, #48	; 0x30
 800abc2:	9004      	str	r0, [sp, #16]
 800abc4:	4641      	mov	r1, r8
 800abc6:	4658      	mov	r0, fp
 800abc8:	9308      	str	r3, [sp, #32]
 800abca:	f000 fc43 	bl	800b454 <__mcmp>
 800abce:	463a      	mov	r2, r7
 800abd0:	4681      	mov	r9, r0
 800abd2:	4631      	mov	r1, r6
 800abd4:	4620      	mov	r0, r4
 800abd6:	f000 fc59 	bl	800b48c <__mdiff>
 800abda:	68c2      	ldr	r2, [r0, #12]
 800abdc:	9b08      	ldr	r3, [sp, #32]
 800abde:	4605      	mov	r5, r0
 800abe0:	bb02      	cbnz	r2, 800ac24 <_dtoa_r+0xa7c>
 800abe2:	4601      	mov	r1, r0
 800abe4:	4658      	mov	r0, fp
 800abe6:	f000 fc35 	bl	800b454 <__mcmp>
 800abea:	9b08      	ldr	r3, [sp, #32]
 800abec:	4602      	mov	r2, r0
 800abee:	4629      	mov	r1, r5
 800abf0:	4620      	mov	r0, r4
 800abf2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800abf6:	f000 f9ef 	bl	800afd8 <_Bfree>
 800abfa:	9b05      	ldr	r3, [sp, #20]
 800abfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abfe:	9d01      	ldr	r5, [sp, #4]
 800ac00:	ea43 0102 	orr.w	r1, r3, r2
 800ac04:	9b06      	ldr	r3, [sp, #24]
 800ac06:	430b      	orrs	r3, r1
 800ac08:	9b08      	ldr	r3, [sp, #32]
 800ac0a:	d10d      	bne.n	800ac28 <_dtoa_r+0xa80>
 800ac0c:	2b39      	cmp	r3, #57	; 0x39
 800ac0e:	d029      	beq.n	800ac64 <_dtoa_r+0xabc>
 800ac10:	f1b9 0f00 	cmp.w	r9, #0
 800ac14:	dd01      	ble.n	800ac1a <_dtoa_r+0xa72>
 800ac16:	9b04      	ldr	r3, [sp, #16]
 800ac18:	3331      	adds	r3, #49	; 0x31
 800ac1a:	9a02      	ldr	r2, [sp, #8]
 800ac1c:	7013      	strb	r3, [r2, #0]
 800ac1e:	e774      	b.n	800ab0a <_dtoa_r+0x962>
 800ac20:	4638      	mov	r0, r7
 800ac22:	e7b9      	b.n	800ab98 <_dtoa_r+0x9f0>
 800ac24:	2201      	movs	r2, #1
 800ac26:	e7e2      	b.n	800abee <_dtoa_r+0xa46>
 800ac28:	f1b9 0f00 	cmp.w	r9, #0
 800ac2c:	db06      	blt.n	800ac3c <_dtoa_r+0xa94>
 800ac2e:	9905      	ldr	r1, [sp, #20]
 800ac30:	ea41 0909 	orr.w	r9, r1, r9
 800ac34:	9906      	ldr	r1, [sp, #24]
 800ac36:	ea59 0101 	orrs.w	r1, r9, r1
 800ac3a:	d120      	bne.n	800ac7e <_dtoa_r+0xad6>
 800ac3c:	2a00      	cmp	r2, #0
 800ac3e:	ddec      	ble.n	800ac1a <_dtoa_r+0xa72>
 800ac40:	4659      	mov	r1, fp
 800ac42:	2201      	movs	r2, #1
 800ac44:	4620      	mov	r0, r4
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	f000 fb98 	bl	800b37c <__lshift>
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4683      	mov	fp, r0
 800ac50:	f000 fc00 	bl	800b454 <__mcmp>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	9b01      	ldr	r3, [sp, #4]
 800ac58:	dc02      	bgt.n	800ac60 <_dtoa_r+0xab8>
 800ac5a:	d1de      	bne.n	800ac1a <_dtoa_r+0xa72>
 800ac5c:	07da      	lsls	r2, r3, #31
 800ac5e:	d5dc      	bpl.n	800ac1a <_dtoa_r+0xa72>
 800ac60:	2b39      	cmp	r3, #57	; 0x39
 800ac62:	d1d8      	bne.n	800ac16 <_dtoa_r+0xa6e>
 800ac64:	9a02      	ldr	r2, [sp, #8]
 800ac66:	2339      	movs	r3, #57	; 0x39
 800ac68:	7013      	strb	r3, [r2, #0]
 800ac6a:	462b      	mov	r3, r5
 800ac6c:	461d      	mov	r5, r3
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac74:	2a39      	cmp	r2, #57	; 0x39
 800ac76:	d050      	beq.n	800ad1a <_dtoa_r+0xb72>
 800ac78:	3201      	adds	r2, #1
 800ac7a:	701a      	strb	r2, [r3, #0]
 800ac7c:	e745      	b.n	800ab0a <_dtoa_r+0x962>
 800ac7e:	2a00      	cmp	r2, #0
 800ac80:	dd03      	ble.n	800ac8a <_dtoa_r+0xae2>
 800ac82:	2b39      	cmp	r3, #57	; 0x39
 800ac84:	d0ee      	beq.n	800ac64 <_dtoa_r+0xabc>
 800ac86:	3301      	adds	r3, #1
 800ac88:	e7c7      	b.n	800ac1a <_dtoa_r+0xa72>
 800ac8a:	9a01      	ldr	r2, [sp, #4]
 800ac8c:	9907      	ldr	r1, [sp, #28]
 800ac8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac92:	428a      	cmp	r2, r1
 800ac94:	d02a      	beq.n	800acec <_dtoa_r+0xb44>
 800ac96:	4659      	mov	r1, fp
 800ac98:	2300      	movs	r3, #0
 800ac9a:	220a      	movs	r2, #10
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	f000 f9bd 	bl	800b01c <__multadd>
 800aca2:	45b8      	cmp	r8, r7
 800aca4:	4683      	mov	fp, r0
 800aca6:	f04f 0300 	mov.w	r3, #0
 800acaa:	f04f 020a 	mov.w	r2, #10
 800acae:	4641      	mov	r1, r8
 800acb0:	4620      	mov	r0, r4
 800acb2:	d107      	bne.n	800acc4 <_dtoa_r+0xb1c>
 800acb4:	f000 f9b2 	bl	800b01c <__multadd>
 800acb8:	4680      	mov	r8, r0
 800acba:	4607      	mov	r7, r0
 800acbc:	9b01      	ldr	r3, [sp, #4]
 800acbe:	3301      	adds	r3, #1
 800acc0:	9301      	str	r3, [sp, #4]
 800acc2:	e775      	b.n	800abb0 <_dtoa_r+0xa08>
 800acc4:	f000 f9aa 	bl	800b01c <__multadd>
 800acc8:	4639      	mov	r1, r7
 800acca:	4680      	mov	r8, r0
 800accc:	2300      	movs	r3, #0
 800acce:	220a      	movs	r2, #10
 800acd0:	4620      	mov	r0, r4
 800acd2:	f000 f9a3 	bl	800b01c <__multadd>
 800acd6:	4607      	mov	r7, r0
 800acd8:	e7f0      	b.n	800acbc <_dtoa_r+0xb14>
 800acda:	f1b9 0f00 	cmp.w	r9, #0
 800acde:	9a00      	ldr	r2, [sp, #0]
 800ace0:	bfcc      	ite	gt
 800ace2:	464d      	movgt	r5, r9
 800ace4:	2501      	movle	r5, #1
 800ace6:	4415      	add	r5, r2
 800ace8:	f04f 0800 	mov.w	r8, #0
 800acec:	4659      	mov	r1, fp
 800acee:	2201      	movs	r2, #1
 800acf0:	4620      	mov	r0, r4
 800acf2:	9301      	str	r3, [sp, #4]
 800acf4:	f000 fb42 	bl	800b37c <__lshift>
 800acf8:	4631      	mov	r1, r6
 800acfa:	4683      	mov	fp, r0
 800acfc:	f000 fbaa 	bl	800b454 <__mcmp>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	dcb2      	bgt.n	800ac6a <_dtoa_r+0xac2>
 800ad04:	d102      	bne.n	800ad0c <_dtoa_r+0xb64>
 800ad06:	9b01      	ldr	r3, [sp, #4]
 800ad08:	07db      	lsls	r3, r3, #31
 800ad0a:	d4ae      	bmi.n	800ac6a <_dtoa_r+0xac2>
 800ad0c:	462b      	mov	r3, r5
 800ad0e:	461d      	mov	r5, r3
 800ad10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad14:	2a30      	cmp	r2, #48	; 0x30
 800ad16:	d0fa      	beq.n	800ad0e <_dtoa_r+0xb66>
 800ad18:	e6f7      	b.n	800ab0a <_dtoa_r+0x962>
 800ad1a:	9a00      	ldr	r2, [sp, #0]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d1a5      	bne.n	800ac6c <_dtoa_r+0xac4>
 800ad20:	f10a 0a01 	add.w	sl, sl, #1
 800ad24:	2331      	movs	r3, #49	; 0x31
 800ad26:	e779      	b.n	800ac1c <_dtoa_r+0xa74>
 800ad28:	4b13      	ldr	r3, [pc, #76]	; (800ad78 <_dtoa_r+0xbd0>)
 800ad2a:	f7ff baaf 	b.w	800a28c <_dtoa_r+0xe4>
 800ad2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f47f aa86 	bne.w	800a242 <_dtoa_r+0x9a>
 800ad36:	4b11      	ldr	r3, [pc, #68]	; (800ad7c <_dtoa_r+0xbd4>)
 800ad38:	f7ff baa8 	b.w	800a28c <_dtoa_r+0xe4>
 800ad3c:	f1b9 0f00 	cmp.w	r9, #0
 800ad40:	dc03      	bgt.n	800ad4a <_dtoa_r+0xba2>
 800ad42:	9b05      	ldr	r3, [sp, #20]
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	f73f aec9 	bgt.w	800aadc <_dtoa_r+0x934>
 800ad4a:	9d00      	ldr	r5, [sp, #0]
 800ad4c:	4631      	mov	r1, r6
 800ad4e:	4658      	mov	r0, fp
 800ad50:	f7ff f99e 	bl	800a090 <quorem>
 800ad54:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ad58:	f805 3b01 	strb.w	r3, [r5], #1
 800ad5c:	9a00      	ldr	r2, [sp, #0]
 800ad5e:	1aaa      	subs	r2, r5, r2
 800ad60:	4591      	cmp	r9, r2
 800ad62:	ddba      	ble.n	800acda <_dtoa_r+0xb32>
 800ad64:	4659      	mov	r1, fp
 800ad66:	2300      	movs	r3, #0
 800ad68:	220a      	movs	r2, #10
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f000 f956 	bl	800b01c <__multadd>
 800ad70:	4683      	mov	fp, r0
 800ad72:	e7eb      	b.n	800ad4c <_dtoa_r+0xba4>
 800ad74:	0800c543 	.word	0x0800c543
 800ad78:	0800c49c 	.word	0x0800c49c
 800ad7c:	0800c4c0 	.word	0x0800c4c0

0800ad80 <__sflush_r>:
 800ad80:	898a      	ldrh	r2, [r1, #12]
 800ad82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad86:	4605      	mov	r5, r0
 800ad88:	0710      	lsls	r0, r2, #28
 800ad8a:	460c      	mov	r4, r1
 800ad8c:	d458      	bmi.n	800ae40 <__sflush_r+0xc0>
 800ad8e:	684b      	ldr	r3, [r1, #4]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	dc05      	bgt.n	800ada0 <__sflush_r+0x20>
 800ad94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	dc02      	bgt.n	800ada0 <__sflush_r+0x20>
 800ad9a:	2000      	movs	r0, #0
 800ad9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ada2:	2e00      	cmp	r6, #0
 800ada4:	d0f9      	beq.n	800ad9a <__sflush_r+0x1a>
 800ada6:	2300      	movs	r3, #0
 800ada8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800adac:	682f      	ldr	r7, [r5, #0]
 800adae:	602b      	str	r3, [r5, #0]
 800adb0:	d032      	beq.n	800ae18 <__sflush_r+0x98>
 800adb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800adb4:	89a3      	ldrh	r3, [r4, #12]
 800adb6:	075a      	lsls	r2, r3, #29
 800adb8:	d505      	bpl.n	800adc6 <__sflush_r+0x46>
 800adba:	6863      	ldr	r3, [r4, #4]
 800adbc:	1ac0      	subs	r0, r0, r3
 800adbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adc0:	b10b      	cbz	r3, 800adc6 <__sflush_r+0x46>
 800adc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adc4:	1ac0      	subs	r0, r0, r3
 800adc6:	2300      	movs	r3, #0
 800adc8:	4602      	mov	r2, r0
 800adca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adcc:	6a21      	ldr	r1, [r4, #32]
 800adce:	4628      	mov	r0, r5
 800add0:	47b0      	blx	r6
 800add2:	1c43      	adds	r3, r0, #1
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	d106      	bne.n	800ade6 <__sflush_r+0x66>
 800add8:	6829      	ldr	r1, [r5, #0]
 800adda:	291d      	cmp	r1, #29
 800addc:	d82c      	bhi.n	800ae38 <__sflush_r+0xb8>
 800adde:	4a2a      	ldr	r2, [pc, #168]	; (800ae88 <__sflush_r+0x108>)
 800ade0:	40ca      	lsrs	r2, r1
 800ade2:	07d6      	lsls	r6, r2, #31
 800ade4:	d528      	bpl.n	800ae38 <__sflush_r+0xb8>
 800ade6:	2200      	movs	r2, #0
 800ade8:	6062      	str	r2, [r4, #4]
 800adea:	04d9      	lsls	r1, r3, #19
 800adec:	6922      	ldr	r2, [r4, #16]
 800adee:	6022      	str	r2, [r4, #0]
 800adf0:	d504      	bpl.n	800adfc <__sflush_r+0x7c>
 800adf2:	1c42      	adds	r2, r0, #1
 800adf4:	d101      	bne.n	800adfa <__sflush_r+0x7a>
 800adf6:	682b      	ldr	r3, [r5, #0]
 800adf8:	b903      	cbnz	r3, 800adfc <__sflush_r+0x7c>
 800adfa:	6560      	str	r0, [r4, #84]	; 0x54
 800adfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adfe:	602f      	str	r7, [r5, #0]
 800ae00:	2900      	cmp	r1, #0
 800ae02:	d0ca      	beq.n	800ad9a <__sflush_r+0x1a>
 800ae04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae08:	4299      	cmp	r1, r3
 800ae0a:	d002      	beq.n	800ae12 <__sflush_r+0x92>
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	f000 fc31 	bl	800b674 <_free_r>
 800ae12:	2000      	movs	r0, #0
 800ae14:	6360      	str	r0, [r4, #52]	; 0x34
 800ae16:	e7c1      	b.n	800ad9c <__sflush_r+0x1c>
 800ae18:	6a21      	ldr	r1, [r4, #32]
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	47b0      	blx	r6
 800ae20:	1c41      	adds	r1, r0, #1
 800ae22:	d1c7      	bne.n	800adb4 <__sflush_r+0x34>
 800ae24:	682b      	ldr	r3, [r5, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d0c4      	beq.n	800adb4 <__sflush_r+0x34>
 800ae2a:	2b1d      	cmp	r3, #29
 800ae2c:	d001      	beq.n	800ae32 <__sflush_r+0xb2>
 800ae2e:	2b16      	cmp	r3, #22
 800ae30:	d101      	bne.n	800ae36 <__sflush_r+0xb6>
 800ae32:	602f      	str	r7, [r5, #0]
 800ae34:	e7b1      	b.n	800ad9a <__sflush_r+0x1a>
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae3c:	81a3      	strh	r3, [r4, #12]
 800ae3e:	e7ad      	b.n	800ad9c <__sflush_r+0x1c>
 800ae40:	690f      	ldr	r7, [r1, #16]
 800ae42:	2f00      	cmp	r7, #0
 800ae44:	d0a9      	beq.n	800ad9a <__sflush_r+0x1a>
 800ae46:	0793      	lsls	r3, r2, #30
 800ae48:	680e      	ldr	r6, [r1, #0]
 800ae4a:	bf08      	it	eq
 800ae4c:	694b      	ldreq	r3, [r1, #20]
 800ae4e:	600f      	str	r7, [r1, #0]
 800ae50:	bf18      	it	ne
 800ae52:	2300      	movne	r3, #0
 800ae54:	eba6 0807 	sub.w	r8, r6, r7
 800ae58:	608b      	str	r3, [r1, #8]
 800ae5a:	f1b8 0f00 	cmp.w	r8, #0
 800ae5e:	dd9c      	ble.n	800ad9a <__sflush_r+0x1a>
 800ae60:	6a21      	ldr	r1, [r4, #32]
 800ae62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae64:	4643      	mov	r3, r8
 800ae66:	463a      	mov	r2, r7
 800ae68:	4628      	mov	r0, r5
 800ae6a:	47b0      	blx	r6
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	dc06      	bgt.n	800ae7e <__sflush_r+0xfe>
 800ae70:	89a3      	ldrh	r3, [r4, #12]
 800ae72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae76:	81a3      	strh	r3, [r4, #12]
 800ae78:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7c:	e78e      	b.n	800ad9c <__sflush_r+0x1c>
 800ae7e:	4407      	add	r7, r0
 800ae80:	eba8 0800 	sub.w	r8, r8, r0
 800ae84:	e7e9      	b.n	800ae5a <__sflush_r+0xda>
 800ae86:	bf00      	nop
 800ae88:	20400001 	.word	0x20400001

0800ae8c <_fflush_r>:
 800ae8c:	b538      	push	{r3, r4, r5, lr}
 800ae8e:	690b      	ldr	r3, [r1, #16]
 800ae90:	4605      	mov	r5, r0
 800ae92:	460c      	mov	r4, r1
 800ae94:	b913      	cbnz	r3, 800ae9c <_fflush_r+0x10>
 800ae96:	2500      	movs	r5, #0
 800ae98:	4628      	mov	r0, r5
 800ae9a:	bd38      	pop	{r3, r4, r5, pc}
 800ae9c:	b118      	cbz	r0, 800aea6 <_fflush_r+0x1a>
 800ae9e:	6983      	ldr	r3, [r0, #24]
 800aea0:	b90b      	cbnz	r3, 800aea6 <_fflush_r+0x1a>
 800aea2:	f7fe fa41 	bl	8009328 <__sinit>
 800aea6:	4b14      	ldr	r3, [pc, #80]	; (800aef8 <_fflush_r+0x6c>)
 800aea8:	429c      	cmp	r4, r3
 800aeaa:	d11b      	bne.n	800aee4 <_fflush_r+0x58>
 800aeac:	686c      	ldr	r4, [r5, #4]
 800aeae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d0ef      	beq.n	800ae96 <_fflush_r+0xa>
 800aeb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aeb8:	07d0      	lsls	r0, r2, #31
 800aeba:	d404      	bmi.n	800aec6 <_fflush_r+0x3a>
 800aebc:	0599      	lsls	r1, r3, #22
 800aebe:	d402      	bmi.n	800aec6 <_fflush_r+0x3a>
 800aec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aec2:	f7fe faf4 	bl	80094ae <__retarget_lock_acquire_recursive>
 800aec6:	4628      	mov	r0, r5
 800aec8:	4621      	mov	r1, r4
 800aeca:	f7ff ff59 	bl	800ad80 <__sflush_r>
 800aece:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aed0:	07da      	lsls	r2, r3, #31
 800aed2:	4605      	mov	r5, r0
 800aed4:	d4e0      	bmi.n	800ae98 <_fflush_r+0xc>
 800aed6:	89a3      	ldrh	r3, [r4, #12]
 800aed8:	059b      	lsls	r3, r3, #22
 800aeda:	d4dd      	bmi.n	800ae98 <_fflush_r+0xc>
 800aedc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aede:	f7fe fae7 	bl	80094b0 <__retarget_lock_release_recursive>
 800aee2:	e7d9      	b.n	800ae98 <_fflush_r+0xc>
 800aee4:	4b05      	ldr	r3, [pc, #20]	; (800aefc <_fflush_r+0x70>)
 800aee6:	429c      	cmp	r4, r3
 800aee8:	d101      	bne.n	800aeee <_fflush_r+0x62>
 800aeea:	68ac      	ldr	r4, [r5, #8]
 800aeec:	e7df      	b.n	800aeae <_fflush_r+0x22>
 800aeee:	4b04      	ldr	r3, [pc, #16]	; (800af00 <_fflush_r+0x74>)
 800aef0:	429c      	cmp	r4, r3
 800aef2:	bf08      	it	eq
 800aef4:	68ec      	ldreq	r4, [r5, #12]
 800aef6:	e7da      	b.n	800aeae <_fflush_r+0x22>
 800aef8:	0800c448 	.word	0x0800c448
 800aefc:	0800c468 	.word	0x0800c468
 800af00:	0800c428 	.word	0x0800c428

0800af04 <_localeconv_r>:
 800af04:	4800      	ldr	r0, [pc, #0]	; (800af08 <_localeconv_r+0x4>)
 800af06:	4770      	bx	lr
 800af08:	200001e8 	.word	0x200001e8

0800af0c <_lseek_r>:
 800af0c:	b538      	push	{r3, r4, r5, lr}
 800af0e:	4d07      	ldr	r5, [pc, #28]	; (800af2c <_lseek_r+0x20>)
 800af10:	4604      	mov	r4, r0
 800af12:	4608      	mov	r0, r1
 800af14:	4611      	mov	r1, r2
 800af16:	2200      	movs	r2, #0
 800af18:	602a      	str	r2, [r5, #0]
 800af1a:	461a      	mov	r2, r3
 800af1c:	f7f8 fb1c 	bl	8003558 <_lseek>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	d102      	bne.n	800af2a <_lseek_r+0x1e>
 800af24:	682b      	ldr	r3, [r5, #0]
 800af26:	b103      	cbz	r3, 800af2a <_lseek_r+0x1e>
 800af28:	6023      	str	r3, [r4, #0]
 800af2a:	bd38      	pop	{r3, r4, r5, pc}
 800af2c:	200044d0 	.word	0x200044d0

0800af30 <malloc>:
 800af30:	4b02      	ldr	r3, [pc, #8]	; (800af3c <malloc+0xc>)
 800af32:	4601      	mov	r1, r0
 800af34:	6818      	ldr	r0, [r3, #0]
 800af36:	f7fe bad3 	b.w	80094e0 <_malloc_r>
 800af3a:	bf00      	nop
 800af3c:	20000094 	.word	0x20000094

0800af40 <__malloc_lock>:
 800af40:	4801      	ldr	r0, [pc, #4]	; (800af48 <__malloc_lock+0x8>)
 800af42:	f7fe bab4 	b.w	80094ae <__retarget_lock_acquire_recursive>
 800af46:	bf00      	nop
 800af48:	200044c8 	.word	0x200044c8

0800af4c <__malloc_unlock>:
 800af4c:	4801      	ldr	r0, [pc, #4]	; (800af54 <__malloc_unlock+0x8>)
 800af4e:	f7fe baaf 	b.w	80094b0 <__retarget_lock_release_recursive>
 800af52:	bf00      	nop
 800af54:	200044c8 	.word	0x200044c8

0800af58 <_Balloc>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af5c:	4604      	mov	r4, r0
 800af5e:	460d      	mov	r5, r1
 800af60:	b976      	cbnz	r6, 800af80 <_Balloc+0x28>
 800af62:	2010      	movs	r0, #16
 800af64:	f7ff ffe4 	bl	800af30 <malloc>
 800af68:	4602      	mov	r2, r0
 800af6a:	6260      	str	r0, [r4, #36]	; 0x24
 800af6c:	b920      	cbnz	r0, 800af78 <_Balloc+0x20>
 800af6e:	4b18      	ldr	r3, [pc, #96]	; (800afd0 <_Balloc+0x78>)
 800af70:	4818      	ldr	r0, [pc, #96]	; (800afd4 <_Balloc+0x7c>)
 800af72:	2166      	movs	r1, #102	; 0x66
 800af74:	f000 fd3c 	bl	800b9f0 <__assert_func>
 800af78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af7c:	6006      	str	r6, [r0, #0]
 800af7e:	60c6      	str	r6, [r0, #12]
 800af80:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800af82:	68f3      	ldr	r3, [r6, #12]
 800af84:	b183      	cbz	r3, 800afa8 <_Balloc+0x50>
 800af86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af8e:	b9b8      	cbnz	r0, 800afc0 <_Balloc+0x68>
 800af90:	2101      	movs	r1, #1
 800af92:	fa01 f605 	lsl.w	r6, r1, r5
 800af96:	1d72      	adds	r2, r6, #5
 800af98:	0092      	lsls	r2, r2, #2
 800af9a:	4620      	mov	r0, r4
 800af9c:	f000 fb5a 	bl	800b654 <_calloc_r>
 800afa0:	b160      	cbz	r0, 800afbc <_Balloc+0x64>
 800afa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800afa6:	e00e      	b.n	800afc6 <_Balloc+0x6e>
 800afa8:	2221      	movs	r2, #33	; 0x21
 800afaa:	2104      	movs	r1, #4
 800afac:	4620      	mov	r0, r4
 800afae:	f000 fb51 	bl	800b654 <_calloc_r>
 800afb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afb4:	60f0      	str	r0, [r6, #12]
 800afb6:	68db      	ldr	r3, [r3, #12]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1e4      	bne.n	800af86 <_Balloc+0x2e>
 800afbc:	2000      	movs	r0, #0
 800afbe:	bd70      	pop	{r4, r5, r6, pc}
 800afc0:	6802      	ldr	r2, [r0, #0]
 800afc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800afc6:	2300      	movs	r3, #0
 800afc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800afcc:	e7f7      	b.n	800afbe <_Balloc+0x66>
 800afce:	bf00      	nop
 800afd0:	0800c4cd 	.word	0x0800c4cd
 800afd4:	0800c554 	.word	0x0800c554

0800afd8 <_Bfree>:
 800afd8:	b570      	push	{r4, r5, r6, lr}
 800afda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800afdc:	4605      	mov	r5, r0
 800afde:	460c      	mov	r4, r1
 800afe0:	b976      	cbnz	r6, 800b000 <_Bfree+0x28>
 800afe2:	2010      	movs	r0, #16
 800afe4:	f7ff ffa4 	bl	800af30 <malloc>
 800afe8:	4602      	mov	r2, r0
 800afea:	6268      	str	r0, [r5, #36]	; 0x24
 800afec:	b920      	cbnz	r0, 800aff8 <_Bfree+0x20>
 800afee:	4b09      	ldr	r3, [pc, #36]	; (800b014 <_Bfree+0x3c>)
 800aff0:	4809      	ldr	r0, [pc, #36]	; (800b018 <_Bfree+0x40>)
 800aff2:	218a      	movs	r1, #138	; 0x8a
 800aff4:	f000 fcfc 	bl	800b9f0 <__assert_func>
 800aff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800affc:	6006      	str	r6, [r0, #0]
 800affe:	60c6      	str	r6, [r0, #12]
 800b000:	b13c      	cbz	r4, 800b012 <_Bfree+0x3a>
 800b002:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b004:	6862      	ldr	r2, [r4, #4]
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b00c:	6021      	str	r1, [r4, #0]
 800b00e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b012:	bd70      	pop	{r4, r5, r6, pc}
 800b014:	0800c4cd 	.word	0x0800c4cd
 800b018:	0800c554 	.word	0x0800c554

0800b01c <__multadd>:
 800b01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b020:	690e      	ldr	r6, [r1, #16]
 800b022:	4607      	mov	r7, r0
 800b024:	4698      	mov	r8, r3
 800b026:	460c      	mov	r4, r1
 800b028:	f101 0014 	add.w	r0, r1, #20
 800b02c:	2300      	movs	r3, #0
 800b02e:	6805      	ldr	r5, [r0, #0]
 800b030:	b2a9      	uxth	r1, r5
 800b032:	fb02 8101 	mla	r1, r2, r1, r8
 800b036:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b03a:	0c2d      	lsrs	r5, r5, #16
 800b03c:	fb02 c505 	mla	r5, r2, r5, ip
 800b040:	b289      	uxth	r1, r1
 800b042:	3301      	adds	r3, #1
 800b044:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b048:	429e      	cmp	r6, r3
 800b04a:	f840 1b04 	str.w	r1, [r0], #4
 800b04e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b052:	dcec      	bgt.n	800b02e <__multadd+0x12>
 800b054:	f1b8 0f00 	cmp.w	r8, #0
 800b058:	d022      	beq.n	800b0a0 <__multadd+0x84>
 800b05a:	68a3      	ldr	r3, [r4, #8]
 800b05c:	42b3      	cmp	r3, r6
 800b05e:	dc19      	bgt.n	800b094 <__multadd+0x78>
 800b060:	6861      	ldr	r1, [r4, #4]
 800b062:	4638      	mov	r0, r7
 800b064:	3101      	adds	r1, #1
 800b066:	f7ff ff77 	bl	800af58 <_Balloc>
 800b06a:	4605      	mov	r5, r0
 800b06c:	b928      	cbnz	r0, 800b07a <__multadd+0x5e>
 800b06e:	4602      	mov	r2, r0
 800b070:	4b0d      	ldr	r3, [pc, #52]	; (800b0a8 <__multadd+0x8c>)
 800b072:	480e      	ldr	r0, [pc, #56]	; (800b0ac <__multadd+0x90>)
 800b074:	21b5      	movs	r1, #181	; 0xb5
 800b076:	f000 fcbb 	bl	800b9f0 <__assert_func>
 800b07a:	6922      	ldr	r2, [r4, #16]
 800b07c:	3202      	adds	r2, #2
 800b07e:	f104 010c 	add.w	r1, r4, #12
 800b082:	0092      	lsls	r2, r2, #2
 800b084:	300c      	adds	r0, #12
 800b086:	f7fe fa14 	bl	80094b2 <memcpy>
 800b08a:	4621      	mov	r1, r4
 800b08c:	4638      	mov	r0, r7
 800b08e:	f7ff ffa3 	bl	800afd8 <_Bfree>
 800b092:	462c      	mov	r4, r5
 800b094:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b098:	3601      	adds	r6, #1
 800b09a:	f8c3 8014 	str.w	r8, [r3, #20]
 800b09e:	6126      	str	r6, [r4, #16]
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a6:	bf00      	nop
 800b0a8:	0800c543 	.word	0x0800c543
 800b0ac:	0800c554 	.word	0x0800c554

0800b0b0 <__hi0bits>:
 800b0b0:	0c03      	lsrs	r3, r0, #16
 800b0b2:	041b      	lsls	r3, r3, #16
 800b0b4:	b9d3      	cbnz	r3, 800b0ec <__hi0bits+0x3c>
 800b0b6:	0400      	lsls	r0, r0, #16
 800b0b8:	2310      	movs	r3, #16
 800b0ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b0be:	bf04      	itt	eq
 800b0c0:	0200      	lsleq	r0, r0, #8
 800b0c2:	3308      	addeq	r3, #8
 800b0c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b0c8:	bf04      	itt	eq
 800b0ca:	0100      	lsleq	r0, r0, #4
 800b0cc:	3304      	addeq	r3, #4
 800b0ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b0d2:	bf04      	itt	eq
 800b0d4:	0080      	lsleq	r0, r0, #2
 800b0d6:	3302      	addeq	r3, #2
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	db05      	blt.n	800b0e8 <__hi0bits+0x38>
 800b0dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b0e0:	f103 0301 	add.w	r3, r3, #1
 800b0e4:	bf08      	it	eq
 800b0e6:	2320      	moveq	r3, #32
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	4770      	bx	lr
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	e7e4      	b.n	800b0ba <__hi0bits+0xa>

0800b0f0 <__lo0bits>:
 800b0f0:	6803      	ldr	r3, [r0, #0]
 800b0f2:	f013 0207 	ands.w	r2, r3, #7
 800b0f6:	4601      	mov	r1, r0
 800b0f8:	d00b      	beq.n	800b112 <__lo0bits+0x22>
 800b0fa:	07da      	lsls	r2, r3, #31
 800b0fc:	d424      	bmi.n	800b148 <__lo0bits+0x58>
 800b0fe:	0798      	lsls	r0, r3, #30
 800b100:	bf49      	itett	mi
 800b102:	085b      	lsrmi	r3, r3, #1
 800b104:	089b      	lsrpl	r3, r3, #2
 800b106:	2001      	movmi	r0, #1
 800b108:	600b      	strmi	r3, [r1, #0]
 800b10a:	bf5c      	itt	pl
 800b10c:	600b      	strpl	r3, [r1, #0]
 800b10e:	2002      	movpl	r0, #2
 800b110:	4770      	bx	lr
 800b112:	b298      	uxth	r0, r3
 800b114:	b9b0      	cbnz	r0, 800b144 <__lo0bits+0x54>
 800b116:	0c1b      	lsrs	r3, r3, #16
 800b118:	2010      	movs	r0, #16
 800b11a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b11e:	bf04      	itt	eq
 800b120:	0a1b      	lsreq	r3, r3, #8
 800b122:	3008      	addeq	r0, #8
 800b124:	071a      	lsls	r2, r3, #28
 800b126:	bf04      	itt	eq
 800b128:	091b      	lsreq	r3, r3, #4
 800b12a:	3004      	addeq	r0, #4
 800b12c:	079a      	lsls	r2, r3, #30
 800b12e:	bf04      	itt	eq
 800b130:	089b      	lsreq	r3, r3, #2
 800b132:	3002      	addeq	r0, #2
 800b134:	07da      	lsls	r2, r3, #31
 800b136:	d403      	bmi.n	800b140 <__lo0bits+0x50>
 800b138:	085b      	lsrs	r3, r3, #1
 800b13a:	f100 0001 	add.w	r0, r0, #1
 800b13e:	d005      	beq.n	800b14c <__lo0bits+0x5c>
 800b140:	600b      	str	r3, [r1, #0]
 800b142:	4770      	bx	lr
 800b144:	4610      	mov	r0, r2
 800b146:	e7e8      	b.n	800b11a <__lo0bits+0x2a>
 800b148:	2000      	movs	r0, #0
 800b14a:	4770      	bx	lr
 800b14c:	2020      	movs	r0, #32
 800b14e:	4770      	bx	lr

0800b150 <__i2b>:
 800b150:	b510      	push	{r4, lr}
 800b152:	460c      	mov	r4, r1
 800b154:	2101      	movs	r1, #1
 800b156:	f7ff feff 	bl	800af58 <_Balloc>
 800b15a:	4602      	mov	r2, r0
 800b15c:	b928      	cbnz	r0, 800b16a <__i2b+0x1a>
 800b15e:	4b05      	ldr	r3, [pc, #20]	; (800b174 <__i2b+0x24>)
 800b160:	4805      	ldr	r0, [pc, #20]	; (800b178 <__i2b+0x28>)
 800b162:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b166:	f000 fc43 	bl	800b9f0 <__assert_func>
 800b16a:	2301      	movs	r3, #1
 800b16c:	6144      	str	r4, [r0, #20]
 800b16e:	6103      	str	r3, [r0, #16]
 800b170:	bd10      	pop	{r4, pc}
 800b172:	bf00      	nop
 800b174:	0800c543 	.word	0x0800c543
 800b178:	0800c554 	.word	0x0800c554

0800b17c <__multiply>:
 800b17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b180:	4614      	mov	r4, r2
 800b182:	690a      	ldr	r2, [r1, #16]
 800b184:	6923      	ldr	r3, [r4, #16]
 800b186:	429a      	cmp	r2, r3
 800b188:	bfb8      	it	lt
 800b18a:	460b      	movlt	r3, r1
 800b18c:	460d      	mov	r5, r1
 800b18e:	bfbc      	itt	lt
 800b190:	4625      	movlt	r5, r4
 800b192:	461c      	movlt	r4, r3
 800b194:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b198:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b19c:	68ab      	ldr	r3, [r5, #8]
 800b19e:	6869      	ldr	r1, [r5, #4]
 800b1a0:	eb0a 0709 	add.w	r7, sl, r9
 800b1a4:	42bb      	cmp	r3, r7
 800b1a6:	b085      	sub	sp, #20
 800b1a8:	bfb8      	it	lt
 800b1aa:	3101      	addlt	r1, #1
 800b1ac:	f7ff fed4 	bl	800af58 <_Balloc>
 800b1b0:	b930      	cbnz	r0, 800b1c0 <__multiply+0x44>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	4b42      	ldr	r3, [pc, #264]	; (800b2c0 <__multiply+0x144>)
 800b1b6:	4843      	ldr	r0, [pc, #268]	; (800b2c4 <__multiply+0x148>)
 800b1b8:	f240 115d 	movw	r1, #349	; 0x15d
 800b1bc:	f000 fc18 	bl	800b9f0 <__assert_func>
 800b1c0:	f100 0614 	add.w	r6, r0, #20
 800b1c4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b1c8:	4633      	mov	r3, r6
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	4543      	cmp	r3, r8
 800b1ce:	d31e      	bcc.n	800b20e <__multiply+0x92>
 800b1d0:	f105 0c14 	add.w	ip, r5, #20
 800b1d4:	f104 0314 	add.w	r3, r4, #20
 800b1d8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b1dc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b1e0:	9202      	str	r2, [sp, #8]
 800b1e2:	ebac 0205 	sub.w	r2, ip, r5
 800b1e6:	3a15      	subs	r2, #21
 800b1e8:	f022 0203 	bic.w	r2, r2, #3
 800b1ec:	3204      	adds	r2, #4
 800b1ee:	f105 0115 	add.w	r1, r5, #21
 800b1f2:	458c      	cmp	ip, r1
 800b1f4:	bf38      	it	cc
 800b1f6:	2204      	movcc	r2, #4
 800b1f8:	9201      	str	r2, [sp, #4]
 800b1fa:	9a02      	ldr	r2, [sp, #8]
 800b1fc:	9303      	str	r3, [sp, #12]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d808      	bhi.n	800b214 <__multiply+0x98>
 800b202:	2f00      	cmp	r7, #0
 800b204:	dc55      	bgt.n	800b2b2 <__multiply+0x136>
 800b206:	6107      	str	r7, [r0, #16]
 800b208:	b005      	add	sp, #20
 800b20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b20e:	f843 2b04 	str.w	r2, [r3], #4
 800b212:	e7db      	b.n	800b1cc <__multiply+0x50>
 800b214:	f8b3 a000 	ldrh.w	sl, [r3]
 800b218:	f1ba 0f00 	cmp.w	sl, #0
 800b21c:	d020      	beq.n	800b260 <__multiply+0xe4>
 800b21e:	f105 0e14 	add.w	lr, r5, #20
 800b222:	46b1      	mov	r9, r6
 800b224:	2200      	movs	r2, #0
 800b226:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b22a:	f8d9 b000 	ldr.w	fp, [r9]
 800b22e:	b2a1      	uxth	r1, r4
 800b230:	fa1f fb8b 	uxth.w	fp, fp
 800b234:	fb0a b101 	mla	r1, sl, r1, fp
 800b238:	4411      	add	r1, r2
 800b23a:	f8d9 2000 	ldr.w	r2, [r9]
 800b23e:	0c24      	lsrs	r4, r4, #16
 800b240:	0c12      	lsrs	r2, r2, #16
 800b242:	fb0a 2404 	mla	r4, sl, r4, r2
 800b246:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b24a:	b289      	uxth	r1, r1
 800b24c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b250:	45f4      	cmp	ip, lr
 800b252:	f849 1b04 	str.w	r1, [r9], #4
 800b256:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b25a:	d8e4      	bhi.n	800b226 <__multiply+0xaa>
 800b25c:	9901      	ldr	r1, [sp, #4]
 800b25e:	5072      	str	r2, [r6, r1]
 800b260:	9a03      	ldr	r2, [sp, #12]
 800b262:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b266:	3304      	adds	r3, #4
 800b268:	f1b9 0f00 	cmp.w	r9, #0
 800b26c:	d01f      	beq.n	800b2ae <__multiply+0x132>
 800b26e:	6834      	ldr	r4, [r6, #0]
 800b270:	f105 0114 	add.w	r1, r5, #20
 800b274:	46b6      	mov	lr, r6
 800b276:	f04f 0a00 	mov.w	sl, #0
 800b27a:	880a      	ldrh	r2, [r1, #0]
 800b27c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b280:	fb09 b202 	mla	r2, r9, r2, fp
 800b284:	4492      	add	sl, r2
 800b286:	b2a4      	uxth	r4, r4
 800b288:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b28c:	f84e 4b04 	str.w	r4, [lr], #4
 800b290:	f851 4b04 	ldr.w	r4, [r1], #4
 800b294:	f8be 2000 	ldrh.w	r2, [lr]
 800b298:	0c24      	lsrs	r4, r4, #16
 800b29a:	fb09 2404 	mla	r4, r9, r4, r2
 800b29e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b2a2:	458c      	cmp	ip, r1
 800b2a4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b2a8:	d8e7      	bhi.n	800b27a <__multiply+0xfe>
 800b2aa:	9a01      	ldr	r2, [sp, #4]
 800b2ac:	50b4      	str	r4, [r6, r2]
 800b2ae:	3604      	adds	r6, #4
 800b2b0:	e7a3      	b.n	800b1fa <__multiply+0x7e>
 800b2b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1a5      	bne.n	800b206 <__multiply+0x8a>
 800b2ba:	3f01      	subs	r7, #1
 800b2bc:	e7a1      	b.n	800b202 <__multiply+0x86>
 800b2be:	bf00      	nop
 800b2c0:	0800c543 	.word	0x0800c543
 800b2c4:	0800c554 	.word	0x0800c554

0800b2c8 <__pow5mult>:
 800b2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2cc:	4615      	mov	r5, r2
 800b2ce:	f012 0203 	ands.w	r2, r2, #3
 800b2d2:	4606      	mov	r6, r0
 800b2d4:	460f      	mov	r7, r1
 800b2d6:	d007      	beq.n	800b2e8 <__pow5mult+0x20>
 800b2d8:	4c25      	ldr	r4, [pc, #148]	; (800b370 <__pow5mult+0xa8>)
 800b2da:	3a01      	subs	r2, #1
 800b2dc:	2300      	movs	r3, #0
 800b2de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b2e2:	f7ff fe9b 	bl	800b01c <__multadd>
 800b2e6:	4607      	mov	r7, r0
 800b2e8:	10ad      	asrs	r5, r5, #2
 800b2ea:	d03d      	beq.n	800b368 <__pow5mult+0xa0>
 800b2ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b2ee:	b97c      	cbnz	r4, 800b310 <__pow5mult+0x48>
 800b2f0:	2010      	movs	r0, #16
 800b2f2:	f7ff fe1d 	bl	800af30 <malloc>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	6270      	str	r0, [r6, #36]	; 0x24
 800b2fa:	b928      	cbnz	r0, 800b308 <__pow5mult+0x40>
 800b2fc:	4b1d      	ldr	r3, [pc, #116]	; (800b374 <__pow5mult+0xac>)
 800b2fe:	481e      	ldr	r0, [pc, #120]	; (800b378 <__pow5mult+0xb0>)
 800b300:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b304:	f000 fb74 	bl	800b9f0 <__assert_func>
 800b308:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b30c:	6004      	str	r4, [r0, #0]
 800b30e:	60c4      	str	r4, [r0, #12]
 800b310:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b314:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b318:	b94c      	cbnz	r4, 800b32e <__pow5mult+0x66>
 800b31a:	f240 2171 	movw	r1, #625	; 0x271
 800b31e:	4630      	mov	r0, r6
 800b320:	f7ff ff16 	bl	800b150 <__i2b>
 800b324:	2300      	movs	r3, #0
 800b326:	f8c8 0008 	str.w	r0, [r8, #8]
 800b32a:	4604      	mov	r4, r0
 800b32c:	6003      	str	r3, [r0, #0]
 800b32e:	f04f 0900 	mov.w	r9, #0
 800b332:	07eb      	lsls	r3, r5, #31
 800b334:	d50a      	bpl.n	800b34c <__pow5mult+0x84>
 800b336:	4639      	mov	r1, r7
 800b338:	4622      	mov	r2, r4
 800b33a:	4630      	mov	r0, r6
 800b33c:	f7ff ff1e 	bl	800b17c <__multiply>
 800b340:	4639      	mov	r1, r7
 800b342:	4680      	mov	r8, r0
 800b344:	4630      	mov	r0, r6
 800b346:	f7ff fe47 	bl	800afd8 <_Bfree>
 800b34a:	4647      	mov	r7, r8
 800b34c:	106d      	asrs	r5, r5, #1
 800b34e:	d00b      	beq.n	800b368 <__pow5mult+0xa0>
 800b350:	6820      	ldr	r0, [r4, #0]
 800b352:	b938      	cbnz	r0, 800b364 <__pow5mult+0x9c>
 800b354:	4622      	mov	r2, r4
 800b356:	4621      	mov	r1, r4
 800b358:	4630      	mov	r0, r6
 800b35a:	f7ff ff0f 	bl	800b17c <__multiply>
 800b35e:	6020      	str	r0, [r4, #0]
 800b360:	f8c0 9000 	str.w	r9, [r0]
 800b364:	4604      	mov	r4, r0
 800b366:	e7e4      	b.n	800b332 <__pow5mult+0x6a>
 800b368:	4638      	mov	r0, r7
 800b36a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b36e:	bf00      	nop
 800b370:	0800c6a8 	.word	0x0800c6a8
 800b374:	0800c4cd 	.word	0x0800c4cd
 800b378:	0800c554 	.word	0x0800c554

0800b37c <__lshift>:
 800b37c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b380:	460c      	mov	r4, r1
 800b382:	6849      	ldr	r1, [r1, #4]
 800b384:	6923      	ldr	r3, [r4, #16]
 800b386:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b38a:	68a3      	ldr	r3, [r4, #8]
 800b38c:	4607      	mov	r7, r0
 800b38e:	4691      	mov	r9, r2
 800b390:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b394:	f108 0601 	add.w	r6, r8, #1
 800b398:	42b3      	cmp	r3, r6
 800b39a:	db0b      	blt.n	800b3b4 <__lshift+0x38>
 800b39c:	4638      	mov	r0, r7
 800b39e:	f7ff fddb 	bl	800af58 <_Balloc>
 800b3a2:	4605      	mov	r5, r0
 800b3a4:	b948      	cbnz	r0, 800b3ba <__lshift+0x3e>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	4b28      	ldr	r3, [pc, #160]	; (800b44c <__lshift+0xd0>)
 800b3aa:	4829      	ldr	r0, [pc, #164]	; (800b450 <__lshift+0xd4>)
 800b3ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b3b0:	f000 fb1e 	bl	800b9f0 <__assert_func>
 800b3b4:	3101      	adds	r1, #1
 800b3b6:	005b      	lsls	r3, r3, #1
 800b3b8:	e7ee      	b.n	800b398 <__lshift+0x1c>
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	f100 0114 	add.w	r1, r0, #20
 800b3c0:	f100 0210 	add.w	r2, r0, #16
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	4553      	cmp	r3, sl
 800b3c8:	db33      	blt.n	800b432 <__lshift+0xb6>
 800b3ca:	6920      	ldr	r0, [r4, #16]
 800b3cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b3d0:	f104 0314 	add.w	r3, r4, #20
 800b3d4:	f019 091f 	ands.w	r9, r9, #31
 800b3d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b3dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b3e0:	d02b      	beq.n	800b43a <__lshift+0xbe>
 800b3e2:	f1c9 0e20 	rsb	lr, r9, #32
 800b3e6:	468a      	mov	sl, r1
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	6818      	ldr	r0, [r3, #0]
 800b3ec:	fa00 f009 	lsl.w	r0, r0, r9
 800b3f0:	4302      	orrs	r2, r0
 800b3f2:	f84a 2b04 	str.w	r2, [sl], #4
 800b3f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3fa:	459c      	cmp	ip, r3
 800b3fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b400:	d8f3      	bhi.n	800b3ea <__lshift+0x6e>
 800b402:	ebac 0304 	sub.w	r3, ip, r4
 800b406:	3b15      	subs	r3, #21
 800b408:	f023 0303 	bic.w	r3, r3, #3
 800b40c:	3304      	adds	r3, #4
 800b40e:	f104 0015 	add.w	r0, r4, #21
 800b412:	4584      	cmp	ip, r0
 800b414:	bf38      	it	cc
 800b416:	2304      	movcc	r3, #4
 800b418:	50ca      	str	r2, [r1, r3]
 800b41a:	b10a      	cbz	r2, 800b420 <__lshift+0xa4>
 800b41c:	f108 0602 	add.w	r6, r8, #2
 800b420:	3e01      	subs	r6, #1
 800b422:	4638      	mov	r0, r7
 800b424:	612e      	str	r6, [r5, #16]
 800b426:	4621      	mov	r1, r4
 800b428:	f7ff fdd6 	bl	800afd8 <_Bfree>
 800b42c:	4628      	mov	r0, r5
 800b42e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b432:	f842 0f04 	str.w	r0, [r2, #4]!
 800b436:	3301      	adds	r3, #1
 800b438:	e7c5      	b.n	800b3c6 <__lshift+0x4a>
 800b43a:	3904      	subs	r1, #4
 800b43c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b440:	f841 2f04 	str.w	r2, [r1, #4]!
 800b444:	459c      	cmp	ip, r3
 800b446:	d8f9      	bhi.n	800b43c <__lshift+0xc0>
 800b448:	e7ea      	b.n	800b420 <__lshift+0xa4>
 800b44a:	bf00      	nop
 800b44c:	0800c543 	.word	0x0800c543
 800b450:	0800c554 	.word	0x0800c554

0800b454 <__mcmp>:
 800b454:	b530      	push	{r4, r5, lr}
 800b456:	6902      	ldr	r2, [r0, #16]
 800b458:	690c      	ldr	r4, [r1, #16]
 800b45a:	1b12      	subs	r2, r2, r4
 800b45c:	d10e      	bne.n	800b47c <__mcmp+0x28>
 800b45e:	f100 0314 	add.w	r3, r0, #20
 800b462:	3114      	adds	r1, #20
 800b464:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b468:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b46c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b470:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b474:	42a5      	cmp	r5, r4
 800b476:	d003      	beq.n	800b480 <__mcmp+0x2c>
 800b478:	d305      	bcc.n	800b486 <__mcmp+0x32>
 800b47a:	2201      	movs	r2, #1
 800b47c:	4610      	mov	r0, r2
 800b47e:	bd30      	pop	{r4, r5, pc}
 800b480:	4283      	cmp	r3, r0
 800b482:	d3f3      	bcc.n	800b46c <__mcmp+0x18>
 800b484:	e7fa      	b.n	800b47c <__mcmp+0x28>
 800b486:	f04f 32ff 	mov.w	r2, #4294967295
 800b48a:	e7f7      	b.n	800b47c <__mcmp+0x28>

0800b48c <__mdiff>:
 800b48c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b490:	460c      	mov	r4, r1
 800b492:	4606      	mov	r6, r0
 800b494:	4611      	mov	r1, r2
 800b496:	4620      	mov	r0, r4
 800b498:	4617      	mov	r7, r2
 800b49a:	f7ff ffdb 	bl	800b454 <__mcmp>
 800b49e:	1e05      	subs	r5, r0, #0
 800b4a0:	d110      	bne.n	800b4c4 <__mdiff+0x38>
 800b4a2:	4629      	mov	r1, r5
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff fd57 	bl	800af58 <_Balloc>
 800b4aa:	b930      	cbnz	r0, 800b4ba <__mdiff+0x2e>
 800b4ac:	4b39      	ldr	r3, [pc, #228]	; (800b594 <__mdiff+0x108>)
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	f240 2132 	movw	r1, #562	; 0x232
 800b4b4:	4838      	ldr	r0, [pc, #224]	; (800b598 <__mdiff+0x10c>)
 800b4b6:	f000 fa9b 	bl	800b9f0 <__assert_func>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b4c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c4:	bfa4      	itt	ge
 800b4c6:	463b      	movge	r3, r7
 800b4c8:	4627      	movge	r7, r4
 800b4ca:	4630      	mov	r0, r6
 800b4cc:	6879      	ldr	r1, [r7, #4]
 800b4ce:	bfa6      	itte	ge
 800b4d0:	461c      	movge	r4, r3
 800b4d2:	2500      	movge	r5, #0
 800b4d4:	2501      	movlt	r5, #1
 800b4d6:	f7ff fd3f 	bl	800af58 <_Balloc>
 800b4da:	b920      	cbnz	r0, 800b4e6 <__mdiff+0x5a>
 800b4dc:	4b2d      	ldr	r3, [pc, #180]	; (800b594 <__mdiff+0x108>)
 800b4de:	4602      	mov	r2, r0
 800b4e0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b4e4:	e7e6      	b.n	800b4b4 <__mdiff+0x28>
 800b4e6:	693e      	ldr	r6, [r7, #16]
 800b4e8:	60c5      	str	r5, [r0, #12]
 800b4ea:	6925      	ldr	r5, [r4, #16]
 800b4ec:	f107 0114 	add.w	r1, r7, #20
 800b4f0:	f104 0914 	add.w	r9, r4, #20
 800b4f4:	f100 0e14 	add.w	lr, r0, #20
 800b4f8:	f107 0210 	add.w	r2, r7, #16
 800b4fc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b500:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b504:	46f2      	mov	sl, lr
 800b506:	2700      	movs	r7, #0
 800b508:	f859 3b04 	ldr.w	r3, [r9], #4
 800b50c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b510:	fa1f f883 	uxth.w	r8, r3
 800b514:	fa17 f78b 	uxtah	r7, r7, fp
 800b518:	0c1b      	lsrs	r3, r3, #16
 800b51a:	eba7 0808 	sub.w	r8, r7, r8
 800b51e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b522:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b526:	fa1f f888 	uxth.w	r8, r8
 800b52a:	141f      	asrs	r7, r3, #16
 800b52c:	454d      	cmp	r5, r9
 800b52e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b532:	f84a 3b04 	str.w	r3, [sl], #4
 800b536:	d8e7      	bhi.n	800b508 <__mdiff+0x7c>
 800b538:	1b2b      	subs	r3, r5, r4
 800b53a:	3b15      	subs	r3, #21
 800b53c:	f023 0303 	bic.w	r3, r3, #3
 800b540:	3304      	adds	r3, #4
 800b542:	3415      	adds	r4, #21
 800b544:	42a5      	cmp	r5, r4
 800b546:	bf38      	it	cc
 800b548:	2304      	movcc	r3, #4
 800b54a:	4419      	add	r1, r3
 800b54c:	4473      	add	r3, lr
 800b54e:	469e      	mov	lr, r3
 800b550:	460d      	mov	r5, r1
 800b552:	4565      	cmp	r5, ip
 800b554:	d30e      	bcc.n	800b574 <__mdiff+0xe8>
 800b556:	f10c 0203 	add.w	r2, ip, #3
 800b55a:	1a52      	subs	r2, r2, r1
 800b55c:	f022 0203 	bic.w	r2, r2, #3
 800b560:	3903      	subs	r1, #3
 800b562:	458c      	cmp	ip, r1
 800b564:	bf38      	it	cc
 800b566:	2200      	movcc	r2, #0
 800b568:	441a      	add	r2, r3
 800b56a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b56e:	b17b      	cbz	r3, 800b590 <__mdiff+0x104>
 800b570:	6106      	str	r6, [r0, #16]
 800b572:	e7a5      	b.n	800b4c0 <__mdiff+0x34>
 800b574:	f855 8b04 	ldr.w	r8, [r5], #4
 800b578:	fa17 f488 	uxtah	r4, r7, r8
 800b57c:	1422      	asrs	r2, r4, #16
 800b57e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b582:	b2a4      	uxth	r4, r4
 800b584:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b588:	f84e 4b04 	str.w	r4, [lr], #4
 800b58c:	1417      	asrs	r7, r2, #16
 800b58e:	e7e0      	b.n	800b552 <__mdiff+0xc6>
 800b590:	3e01      	subs	r6, #1
 800b592:	e7ea      	b.n	800b56a <__mdiff+0xde>
 800b594:	0800c543 	.word	0x0800c543
 800b598:	0800c554 	.word	0x0800c554

0800b59c <__d2b>:
 800b59c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b5a0:	4689      	mov	r9, r1
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	ec57 6b10 	vmov	r6, r7, d0
 800b5a8:	4690      	mov	r8, r2
 800b5aa:	f7ff fcd5 	bl	800af58 <_Balloc>
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	b930      	cbnz	r0, 800b5c0 <__d2b+0x24>
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	4b25      	ldr	r3, [pc, #148]	; (800b64c <__d2b+0xb0>)
 800b5b6:	4826      	ldr	r0, [pc, #152]	; (800b650 <__d2b+0xb4>)
 800b5b8:	f240 310a 	movw	r1, #778	; 0x30a
 800b5bc:	f000 fa18 	bl	800b9f0 <__assert_func>
 800b5c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b5c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b5c8:	bb35      	cbnz	r5, 800b618 <__d2b+0x7c>
 800b5ca:	2e00      	cmp	r6, #0
 800b5cc:	9301      	str	r3, [sp, #4]
 800b5ce:	d028      	beq.n	800b622 <__d2b+0x86>
 800b5d0:	4668      	mov	r0, sp
 800b5d2:	9600      	str	r6, [sp, #0]
 800b5d4:	f7ff fd8c 	bl	800b0f0 <__lo0bits>
 800b5d8:	9900      	ldr	r1, [sp, #0]
 800b5da:	b300      	cbz	r0, 800b61e <__d2b+0x82>
 800b5dc:	9a01      	ldr	r2, [sp, #4]
 800b5de:	f1c0 0320 	rsb	r3, r0, #32
 800b5e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e6:	430b      	orrs	r3, r1
 800b5e8:	40c2      	lsrs	r2, r0
 800b5ea:	6163      	str	r3, [r4, #20]
 800b5ec:	9201      	str	r2, [sp, #4]
 800b5ee:	9b01      	ldr	r3, [sp, #4]
 800b5f0:	61a3      	str	r3, [r4, #24]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	bf14      	ite	ne
 800b5f6:	2202      	movne	r2, #2
 800b5f8:	2201      	moveq	r2, #1
 800b5fa:	6122      	str	r2, [r4, #16]
 800b5fc:	b1d5      	cbz	r5, 800b634 <__d2b+0x98>
 800b5fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b602:	4405      	add	r5, r0
 800b604:	f8c9 5000 	str.w	r5, [r9]
 800b608:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b60c:	f8c8 0000 	str.w	r0, [r8]
 800b610:	4620      	mov	r0, r4
 800b612:	b003      	add	sp, #12
 800b614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b618:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b61c:	e7d5      	b.n	800b5ca <__d2b+0x2e>
 800b61e:	6161      	str	r1, [r4, #20]
 800b620:	e7e5      	b.n	800b5ee <__d2b+0x52>
 800b622:	a801      	add	r0, sp, #4
 800b624:	f7ff fd64 	bl	800b0f0 <__lo0bits>
 800b628:	9b01      	ldr	r3, [sp, #4]
 800b62a:	6163      	str	r3, [r4, #20]
 800b62c:	2201      	movs	r2, #1
 800b62e:	6122      	str	r2, [r4, #16]
 800b630:	3020      	adds	r0, #32
 800b632:	e7e3      	b.n	800b5fc <__d2b+0x60>
 800b634:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b638:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b63c:	f8c9 0000 	str.w	r0, [r9]
 800b640:	6918      	ldr	r0, [r3, #16]
 800b642:	f7ff fd35 	bl	800b0b0 <__hi0bits>
 800b646:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b64a:	e7df      	b.n	800b60c <__d2b+0x70>
 800b64c:	0800c543 	.word	0x0800c543
 800b650:	0800c554 	.word	0x0800c554

0800b654 <_calloc_r>:
 800b654:	b513      	push	{r0, r1, r4, lr}
 800b656:	434a      	muls	r2, r1
 800b658:	4611      	mov	r1, r2
 800b65a:	9201      	str	r2, [sp, #4]
 800b65c:	f7fd ff40 	bl	80094e0 <_malloc_r>
 800b660:	4604      	mov	r4, r0
 800b662:	b118      	cbz	r0, 800b66c <_calloc_r+0x18>
 800b664:	9a01      	ldr	r2, [sp, #4]
 800b666:	2100      	movs	r1, #0
 800b668:	f7fd ff31 	bl	80094ce <memset>
 800b66c:	4620      	mov	r0, r4
 800b66e:	b002      	add	sp, #8
 800b670:	bd10      	pop	{r4, pc}
	...

0800b674 <_free_r>:
 800b674:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b676:	2900      	cmp	r1, #0
 800b678:	d048      	beq.n	800b70c <_free_r+0x98>
 800b67a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b67e:	9001      	str	r0, [sp, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	f1a1 0404 	sub.w	r4, r1, #4
 800b686:	bfb8      	it	lt
 800b688:	18e4      	addlt	r4, r4, r3
 800b68a:	f7ff fc59 	bl	800af40 <__malloc_lock>
 800b68e:	4a20      	ldr	r2, [pc, #128]	; (800b710 <_free_r+0x9c>)
 800b690:	9801      	ldr	r0, [sp, #4]
 800b692:	6813      	ldr	r3, [r2, #0]
 800b694:	4615      	mov	r5, r2
 800b696:	b933      	cbnz	r3, 800b6a6 <_free_r+0x32>
 800b698:	6063      	str	r3, [r4, #4]
 800b69a:	6014      	str	r4, [r2, #0]
 800b69c:	b003      	add	sp, #12
 800b69e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6a2:	f7ff bc53 	b.w	800af4c <__malloc_unlock>
 800b6a6:	42a3      	cmp	r3, r4
 800b6a8:	d90b      	bls.n	800b6c2 <_free_r+0x4e>
 800b6aa:	6821      	ldr	r1, [r4, #0]
 800b6ac:	1862      	adds	r2, r4, r1
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	bf04      	itt	eq
 800b6b2:	681a      	ldreq	r2, [r3, #0]
 800b6b4:	685b      	ldreq	r3, [r3, #4]
 800b6b6:	6063      	str	r3, [r4, #4]
 800b6b8:	bf04      	itt	eq
 800b6ba:	1852      	addeq	r2, r2, r1
 800b6bc:	6022      	streq	r2, [r4, #0]
 800b6be:	602c      	str	r4, [r5, #0]
 800b6c0:	e7ec      	b.n	800b69c <_free_r+0x28>
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	685b      	ldr	r3, [r3, #4]
 800b6c6:	b10b      	cbz	r3, 800b6cc <_free_r+0x58>
 800b6c8:	42a3      	cmp	r3, r4
 800b6ca:	d9fa      	bls.n	800b6c2 <_free_r+0x4e>
 800b6cc:	6811      	ldr	r1, [r2, #0]
 800b6ce:	1855      	adds	r5, r2, r1
 800b6d0:	42a5      	cmp	r5, r4
 800b6d2:	d10b      	bne.n	800b6ec <_free_r+0x78>
 800b6d4:	6824      	ldr	r4, [r4, #0]
 800b6d6:	4421      	add	r1, r4
 800b6d8:	1854      	adds	r4, r2, r1
 800b6da:	42a3      	cmp	r3, r4
 800b6dc:	6011      	str	r1, [r2, #0]
 800b6de:	d1dd      	bne.n	800b69c <_free_r+0x28>
 800b6e0:	681c      	ldr	r4, [r3, #0]
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	6053      	str	r3, [r2, #4]
 800b6e6:	4421      	add	r1, r4
 800b6e8:	6011      	str	r1, [r2, #0]
 800b6ea:	e7d7      	b.n	800b69c <_free_r+0x28>
 800b6ec:	d902      	bls.n	800b6f4 <_free_r+0x80>
 800b6ee:	230c      	movs	r3, #12
 800b6f0:	6003      	str	r3, [r0, #0]
 800b6f2:	e7d3      	b.n	800b69c <_free_r+0x28>
 800b6f4:	6825      	ldr	r5, [r4, #0]
 800b6f6:	1961      	adds	r1, r4, r5
 800b6f8:	428b      	cmp	r3, r1
 800b6fa:	bf04      	itt	eq
 800b6fc:	6819      	ldreq	r1, [r3, #0]
 800b6fe:	685b      	ldreq	r3, [r3, #4]
 800b700:	6063      	str	r3, [r4, #4]
 800b702:	bf04      	itt	eq
 800b704:	1949      	addeq	r1, r1, r5
 800b706:	6021      	streq	r1, [r4, #0]
 800b708:	6054      	str	r4, [r2, #4]
 800b70a:	e7c7      	b.n	800b69c <_free_r+0x28>
 800b70c:	b003      	add	sp, #12
 800b70e:	bd30      	pop	{r4, r5, pc}
 800b710:	200042b8 	.word	0x200042b8

0800b714 <__ssputs_r>:
 800b714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b718:	688e      	ldr	r6, [r1, #8]
 800b71a:	429e      	cmp	r6, r3
 800b71c:	4682      	mov	sl, r0
 800b71e:	460c      	mov	r4, r1
 800b720:	4690      	mov	r8, r2
 800b722:	461f      	mov	r7, r3
 800b724:	d838      	bhi.n	800b798 <__ssputs_r+0x84>
 800b726:	898a      	ldrh	r2, [r1, #12]
 800b728:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b72c:	d032      	beq.n	800b794 <__ssputs_r+0x80>
 800b72e:	6825      	ldr	r5, [r4, #0]
 800b730:	6909      	ldr	r1, [r1, #16]
 800b732:	eba5 0901 	sub.w	r9, r5, r1
 800b736:	6965      	ldr	r5, [r4, #20]
 800b738:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b73c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b740:	3301      	adds	r3, #1
 800b742:	444b      	add	r3, r9
 800b744:	106d      	asrs	r5, r5, #1
 800b746:	429d      	cmp	r5, r3
 800b748:	bf38      	it	cc
 800b74a:	461d      	movcc	r5, r3
 800b74c:	0553      	lsls	r3, r2, #21
 800b74e:	d531      	bpl.n	800b7b4 <__ssputs_r+0xa0>
 800b750:	4629      	mov	r1, r5
 800b752:	f7fd fec5 	bl	80094e0 <_malloc_r>
 800b756:	4606      	mov	r6, r0
 800b758:	b950      	cbnz	r0, 800b770 <__ssputs_r+0x5c>
 800b75a:	230c      	movs	r3, #12
 800b75c:	f8ca 3000 	str.w	r3, [sl]
 800b760:	89a3      	ldrh	r3, [r4, #12]
 800b762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b766:	81a3      	strh	r3, [r4, #12]
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b770:	6921      	ldr	r1, [r4, #16]
 800b772:	464a      	mov	r2, r9
 800b774:	f7fd fe9d 	bl	80094b2 <memcpy>
 800b778:	89a3      	ldrh	r3, [r4, #12]
 800b77a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b77e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b782:	81a3      	strh	r3, [r4, #12]
 800b784:	6126      	str	r6, [r4, #16]
 800b786:	6165      	str	r5, [r4, #20]
 800b788:	444e      	add	r6, r9
 800b78a:	eba5 0509 	sub.w	r5, r5, r9
 800b78e:	6026      	str	r6, [r4, #0]
 800b790:	60a5      	str	r5, [r4, #8]
 800b792:	463e      	mov	r6, r7
 800b794:	42be      	cmp	r6, r7
 800b796:	d900      	bls.n	800b79a <__ssputs_r+0x86>
 800b798:	463e      	mov	r6, r7
 800b79a:	4632      	mov	r2, r6
 800b79c:	6820      	ldr	r0, [r4, #0]
 800b79e:	4641      	mov	r1, r8
 800b7a0:	f000 f968 	bl	800ba74 <memmove>
 800b7a4:	68a3      	ldr	r3, [r4, #8]
 800b7a6:	6822      	ldr	r2, [r4, #0]
 800b7a8:	1b9b      	subs	r3, r3, r6
 800b7aa:	4432      	add	r2, r6
 800b7ac:	60a3      	str	r3, [r4, #8]
 800b7ae:	6022      	str	r2, [r4, #0]
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	e7db      	b.n	800b76c <__ssputs_r+0x58>
 800b7b4:	462a      	mov	r2, r5
 800b7b6:	f000 f977 	bl	800baa8 <_realloc_r>
 800b7ba:	4606      	mov	r6, r0
 800b7bc:	2800      	cmp	r0, #0
 800b7be:	d1e1      	bne.n	800b784 <__ssputs_r+0x70>
 800b7c0:	6921      	ldr	r1, [r4, #16]
 800b7c2:	4650      	mov	r0, sl
 800b7c4:	f7ff ff56 	bl	800b674 <_free_r>
 800b7c8:	e7c7      	b.n	800b75a <__ssputs_r+0x46>
	...

0800b7cc <_svfiprintf_r>:
 800b7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d0:	4698      	mov	r8, r3
 800b7d2:	898b      	ldrh	r3, [r1, #12]
 800b7d4:	061b      	lsls	r3, r3, #24
 800b7d6:	b09d      	sub	sp, #116	; 0x74
 800b7d8:	4607      	mov	r7, r0
 800b7da:	460d      	mov	r5, r1
 800b7dc:	4614      	mov	r4, r2
 800b7de:	d50e      	bpl.n	800b7fe <_svfiprintf_r+0x32>
 800b7e0:	690b      	ldr	r3, [r1, #16]
 800b7e2:	b963      	cbnz	r3, 800b7fe <_svfiprintf_r+0x32>
 800b7e4:	2140      	movs	r1, #64	; 0x40
 800b7e6:	f7fd fe7b 	bl	80094e0 <_malloc_r>
 800b7ea:	6028      	str	r0, [r5, #0]
 800b7ec:	6128      	str	r0, [r5, #16]
 800b7ee:	b920      	cbnz	r0, 800b7fa <_svfiprintf_r+0x2e>
 800b7f0:	230c      	movs	r3, #12
 800b7f2:	603b      	str	r3, [r7, #0]
 800b7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f8:	e0d1      	b.n	800b99e <_svfiprintf_r+0x1d2>
 800b7fa:	2340      	movs	r3, #64	; 0x40
 800b7fc:	616b      	str	r3, [r5, #20]
 800b7fe:	2300      	movs	r3, #0
 800b800:	9309      	str	r3, [sp, #36]	; 0x24
 800b802:	2320      	movs	r3, #32
 800b804:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b808:	f8cd 800c 	str.w	r8, [sp, #12]
 800b80c:	2330      	movs	r3, #48	; 0x30
 800b80e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b9b8 <_svfiprintf_r+0x1ec>
 800b812:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b816:	f04f 0901 	mov.w	r9, #1
 800b81a:	4623      	mov	r3, r4
 800b81c:	469a      	mov	sl, r3
 800b81e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b822:	b10a      	cbz	r2, 800b828 <_svfiprintf_r+0x5c>
 800b824:	2a25      	cmp	r2, #37	; 0x25
 800b826:	d1f9      	bne.n	800b81c <_svfiprintf_r+0x50>
 800b828:	ebba 0b04 	subs.w	fp, sl, r4
 800b82c:	d00b      	beq.n	800b846 <_svfiprintf_r+0x7a>
 800b82e:	465b      	mov	r3, fp
 800b830:	4622      	mov	r2, r4
 800b832:	4629      	mov	r1, r5
 800b834:	4638      	mov	r0, r7
 800b836:	f7ff ff6d 	bl	800b714 <__ssputs_r>
 800b83a:	3001      	adds	r0, #1
 800b83c:	f000 80aa 	beq.w	800b994 <_svfiprintf_r+0x1c8>
 800b840:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b842:	445a      	add	r2, fp
 800b844:	9209      	str	r2, [sp, #36]	; 0x24
 800b846:	f89a 3000 	ldrb.w	r3, [sl]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f000 80a2 	beq.w	800b994 <_svfiprintf_r+0x1c8>
 800b850:	2300      	movs	r3, #0
 800b852:	f04f 32ff 	mov.w	r2, #4294967295
 800b856:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b85a:	f10a 0a01 	add.w	sl, sl, #1
 800b85e:	9304      	str	r3, [sp, #16]
 800b860:	9307      	str	r3, [sp, #28]
 800b862:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b866:	931a      	str	r3, [sp, #104]	; 0x68
 800b868:	4654      	mov	r4, sl
 800b86a:	2205      	movs	r2, #5
 800b86c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b870:	4851      	ldr	r0, [pc, #324]	; (800b9b8 <_svfiprintf_r+0x1ec>)
 800b872:	f7f4 fcd5 	bl	8000220 <memchr>
 800b876:	9a04      	ldr	r2, [sp, #16]
 800b878:	b9d8      	cbnz	r0, 800b8b2 <_svfiprintf_r+0xe6>
 800b87a:	06d0      	lsls	r0, r2, #27
 800b87c:	bf44      	itt	mi
 800b87e:	2320      	movmi	r3, #32
 800b880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b884:	0711      	lsls	r1, r2, #28
 800b886:	bf44      	itt	mi
 800b888:	232b      	movmi	r3, #43	; 0x2b
 800b88a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b88e:	f89a 3000 	ldrb.w	r3, [sl]
 800b892:	2b2a      	cmp	r3, #42	; 0x2a
 800b894:	d015      	beq.n	800b8c2 <_svfiprintf_r+0xf6>
 800b896:	9a07      	ldr	r2, [sp, #28]
 800b898:	4654      	mov	r4, sl
 800b89a:	2000      	movs	r0, #0
 800b89c:	f04f 0c0a 	mov.w	ip, #10
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8a6:	3b30      	subs	r3, #48	; 0x30
 800b8a8:	2b09      	cmp	r3, #9
 800b8aa:	d94e      	bls.n	800b94a <_svfiprintf_r+0x17e>
 800b8ac:	b1b0      	cbz	r0, 800b8dc <_svfiprintf_r+0x110>
 800b8ae:	9207      	str	r2, [sp, #28]
 800b8b0:	e014      	b.n	800b8dc <_svfiprintf_r+0x110>
 800b8b2:	eba0 0308 	sub.w	r3, r0, r8
 800b8b6:	fa09 f303 	lsl.w	r3, r9, r3
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	9304      	str	r3, [sp, #16]
 800b8be:	46a2      	mov	sl, r4
 800b8c0:	e7d2      	b.n	800b868 <_svfiprintf_r+0x9c>
 800b8c2:	9b03      	ldr	r3, [sp, #12]
 800b8c4:	1d19      	adds	r1, r3, #4
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	9103      	str	r1, [sp, #12]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	bfbb      	ittet	lt
 800b8ce:	425b      	neglt	r3, r3
 800b8d0:	f042 0202 	orrlt.w	r2, r2, #2
 800b8d4:	9307      	strge	r3, [sp, #28]
 800b8d6:	9307      	strlt	r3, [sp, #28]
 800b8d8:	bfb8      	it	lt
 800b8da:	9204      	strlt	r2, [sp, #16]
 800b8dc:	7823      	ldrb	r3, [r4, #0]
 800b8de:	2b2e      	cmp	r3, #46	; 0x2e
 800b8e0:	d10c      	bne.n	800b8fc <_svfiprintf_r+0x130>
 800b8e2:	7863      	ldrb	r3, [r4, #1]
 800b8e4:	2b2a      	cmp	r3, #42	; 0x2a
 800b8e6:	d135      	bne.n	800b954 <_svfiprintf_r+0x188>
 800b8e8:	9b03      	ldr	r3, [sp, #12]
 800b8ea:	1d1a      	adds	r2, r3, #4
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	9203      	str	r2, [sp, #12]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	bfb8      	it	lt
 800b8f4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b8f8:	3402      	adds	r4, #2
 800b8fa:	9305      	str	r3, [sp, #20]
 800b8fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b9c8 <_svfiprintf_r+0x1fc>
 800b900:	7821      	ldrb	r1, [r4, #0]
 800b902:	2203      	movs	r2, #3
 800b904:	4650      	mov	r0, sl
 800b906:	f7f4 fc8b 	bl	8000220 <memchr>
 800b90a:	b140      	cbz	r0, 800b91e <_svfiprintf_r+0x152>
 800b90c:	2340      	movs	r3, #64	; 0x40
 800b90e:	eba0 000a 	sub.w	r0, r0, sl
 800b912:	fa03 f000 	lsl.w	r0, r3, r0
 800b916:	9b04      	ldr	r3, [sp, #16]
 800b918:	4303      	orrs	r3, r0
 800b91a:	3401      	adds	r4, #1
 800b91c:	9304      	str	r3, [sp, #16]
 800b91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b922:	4826      	ldr	r0, [pc, #152]	; (800b9bc <_svfiprintf_r+0x1f0>)
 800b924:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b928:	2206      	movs	r2, #6
 800b92a:	f7f4 fc79 	bl	8000220 <memchr>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d038      	beq.n	800b9a4 <_svfiprintf_r+0x1d8>
 800b932:	4b23      	ldr	r3, [pc, #140]	; (800b9c0 <_svfiprintf_r+0x1f4>)
 800b934:	bb1b      	cbnz	r3, 800b97e <_svfiprintf_r+0x1b2>
 800b936:	9b03      	ldr	r3, [sp, #12]
 800b938:	3307      	adds	r3, #7
 800b93a:	f023 0307 	bic.w	r3, r3, #7
 800b93e:	3308      	adds	r3, #8
 800b940:	9303      	str	r3, [sp, #12]
 800b942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b944:	4433      	add	r3, r6
 800b946:	9309      	str	r3, [sp, #36]	; 0x24
 800b948:	e767      	b.n	800b81a <_svfiprintf_r+0x4e>
 800b94a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b94e:	460c      	mov	r4, r1
 800b950:	2001      	movs	r0, #1
 800b952:	e7a5      	b.n	800b8a0 <_svfiprintf_r+0xd4>
 800b954:	2300      	movs	r3, #0
 800b956:	3401      	adds	r4, #1
 800b958:	9305      	str	r3, [sp, #20]
 800b95a:	4619      	mov	r1, r3
 800b95c:	f04f 0c0a 	mov.w	ip, #10
 800b960:	4620      	mov	r0, r4
 800b962:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b966:	3a30      	subs	r2, #48	; 0x30
 800b968:	2a09      	cmp	r2, #9
 800b96a:	d903      	bls.n	800b974 <_svfiprintf_r+0x1a8>
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d0c5      	beq.n	800b8fc <_svfiprintf_r+0x130>
 800b970:	9105      	str	r1, [sp, #20]
 800b972:	e7c3      	b.n	800b8fc <_svfiprintf_r+0x130>
 800b974:	fb0c 2101 	mla	r1, ip, r1, r2
 800b978:	4604      	mov	r4, r0
 800b97a:	2301      	movs	r3, #1
 800b97c:	e7f0      	b.n	800b960 <_svfiprintf_r+0x194>
 800b97e:	ab03      	add	r3, sp, #12
 800b980:	9300      	str	r3, [sp, #0]
 800b982:	462a      	mov	r2, r5
 800b984:	4b0f      	ldr	r3, [pc, #60]	; (800b9c4 <_svfiprintf_r+0x1f8>)
 800b986:	a904      	add	r1, sp, #16
 800b988:	4638      	mov	r0, r7
 800b98a:	f7fd fea3 	bl	80096d4 <_printf_float>
 800b98e:	1c42      	adds	r2, r0, #1
 800b990:	4606      	mov	r6, r0
 800b992:	d1d6      	bne.n	800b942 <_svfiprintf_r+0x176>
 800b994:	89ab      	ldrh	r3, [r5, #12]
 800b996:	065b      	lsls	r3, r3, #25
 800b998:	f53f af2c 	bmi.w	800b7f4 <_svfiprintf_r+0x28>
 800b99c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b99e:	b01d      	add	sp, #116	; 0x74
 800b9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a4:	ab03      	add	r3, sp, #12
 800b9a6:	9300      	str	r3, [sp, #0]
 800b9a8:	462a      	mov	r2, r5
 800b9aa:	4b06      	ldr	r3, [pc, #24]	; (800b9c4 <_svfiprintf_r+0x1f8>)
 800b9ac:	a904      	add	r1, sp, #16
 800b9ae:	4638      	mov	r0, r7
 800b9b0:	f7fe f934 	bl	8009c1c <_printf_i>
 800b9b4:	e7eb      	b.n	800b98e <_svfiprintf_r+0x1c2>
 800b9b6:	bf00      	nop
 800b9b8:	0800c6b4 	.word	0x0800c6b4
 800b9bc:	0800c6be 	.word	0x0800c6be
 800b9c0:	080096d5 	.word	0x080096d5
 800b9c4:	0800b715 	.word	0x0800b715
 800b9c8:	0800c6ba 	.word	0x0800c6ba

0800b9cc <_read_r>:
 800b9cc:	b538      	push	{r3, r4, r5, lr}
 800b9ce:	4d07      	ldr	r5, [pc, #28]	; (800b9ec <_read_r+0x20>)
 800b9d0:	4604      	mov	r4, r0
 800b9d2:	4608      	mov	r0, r1
 800b9d4:	4611      	mov	r1, r2
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	602a      	str	r2, [r5, #0]
 800b9da:	461a      	mov	r2, r3
 800b9dc:	f7f7 fd5c 	bl	8003498 <_read>
 800b9e0:	1c43      	adds	r3, r0, #1
 800b9e2:	d102      	bne.n	800b9ea <_read_r+0x1e>
 800b9e4:	682b      	ldr	r3, [r5, #0]
 800b9e6:	b103      	cbz	r3, 800b9ea <_read_r+0x1e>
 800b9e8:	6023      	str	r3, [r4, #0]
 800b9ea:	bd38      	pop	{r3, r4, r5, pc}
 800b9ec:	200044d0 	.word	0x200044d0

0800b9f0 <__assert_func>:
 800b9f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9f2:	4614      	mov	r4, r2
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	4b09      	ldr	r3, [pc, #36]	; (800ba1c <__assert_func+0x2c>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4605      	mov	r5, r0
 800b9fc:	68d8      	ldr	r0, [r3, #12]
 800b9fe:	b14c      	cbz	r4, 800ba14 <__assert_func+0x24>
 800ba00:	4b07      	ldr	r3, [pc, #28]	; (800ba20 <__assert_func+0x30>)
 800ba02:	9100      	str	r1, [sp, #0]
 800ba04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba08:	4906      	ldr	r1, [pc, #24]	; (800ba24 <__assert_func+0x34>)
 800ba0a:	462b      	mov	r3, r5
 800ba0c:	f000 f80e 	bl	800ba2c <fiprintf>
 800ba10:	f000 fa98 	bl	800bf44 <abort>
 800ba14:	4b04      	ldr	r3, [pc, #16]	; (800ba28 <__assert_func+0x38>)
 800ba16:	461c      	mov	r4, r3
 800ba18:	e7f3      	b.n	800ba02 <__assert_func+0x12>
 800ba1a:	bf00      	nop
 800ba1c:	20000094 	.word	0x20000094
 800ba20:	0800c6c5 	.word	0x0800c6c5
 800ba24:	0800c6d2 	.word	0x0800c6d2
 800ba28:	0800c700 	.word	0x0800c700

0800ba2c <fiprintf>:
 800ba2c:	b40e      	push	{r1, r2, r3}
 800ba2e:	b503      	push	{r0, r1, lr}
 800ba30:	4601      	mov	r1, r0
 800ba32:	ab03      	add	r3, sp, #12
 800ba34:	4805      	ldr	r0, [pc, #20]	; (800ba4c <fiprintf+0x20>)
 800ba36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba3a:	6800      	ldr	r0, [r0, #0]
 800ba3c:	9301      	str	r3, [sp, #4]
 800ba3e:	f000 f883 	bl	800bb48 <_vfiprintf_r>
 800ba42:	b002      	add	sp, #8
 800ba44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba48:	b003      	add	sp, #12
 800ba4a:	4770      	bx	lr
 800ba4c:	20000094 	.word	0x20000094

0800ba50 <__ascii_mbtowc>:
 800ba50:	b082      	sub	sp, #8
 800ba52:	b901      	cbnz	r1, 800ba56 <__ascii_mbtowc+0x6>
 800ba54:	a901      	add	r1, sp, #4
 800ba56:	b142      	cbz	r2, 800ba6a <__ascii_mbtowc+0x1a>
 800ba58:	b14b      	cbz	r3, 800ba6e <__ascii_mbtowc+0x1e>
 800ba5a:	7813      	ldrb	r3, [r2, #0]
 800ba5c:	600b      	str	r3, [r1, #0]
 800ba5e:	7812      	ldrb	r2, [r2, #0]
 800ba60:	1e10      	subs	r0, r2, #0
 800ba62:	bf18      	it	ne
 800ba64:	2001      	movne	r0, #1
 800ba66:	b002      	add	sp, #8
 800ba68:	4770      	bx	lr
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	e7fb      	b.n	800ba66 <__ascii_mbtowc+0x16>
 800ba6e:	f06f 0001 	mvn.w	r0, #1
 800ba72:	e7f8      	b.n	800ba66 <__ascii_mbtowc+0x16>

0800ba74 <memmove>:
 800ba74:	4288      	cmp	r0, r1
 800ba76:	b510      	push	{r4, lr}
 800ba78:	eb01 0402 	add.w	r4, r1, r2
 800ba7c:	d902      	bls.n	800ba84 <memmove+0x10>
 800ba7e:	4284      	cmp	r4, r0
 800ba80:	4623      	mov	r3, r4
 800ba82:	d807      	bhi.n	800ba94 <memmove+0x20>
 800ba84:	1e43      	subs	r3, r0, #1
 800ba86:	42a1      	cmp	r1, r4
 800ba88:	d008      	beq.n	800ba9c <memmove+0x28>
 800ba8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ba92:	e7f8      	b.n	800ba86 <memmove+0x12>
 800ba94:	4402      	add	r2, r0
 800ba96:	4601      	mov	r1, r0
 800ba98:	428a      	cmp	r2, r1
 800ba9a:	d100      	bne.n	800ba9e <memmove+0x2a>
 800ba9c:	bd10      	pop	{r4, pc}
 800ba9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800baa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800baa6:	e7f7      	b.n	800ba98 <memmove+0x24>

0800baa8 <_realloc_r>:
 800baa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baaa:	4607      	mov	r7, r0
 800baac:	4614      	mov	r4, r2
 800baae:	460e      	mov	r6, r1
 800bab0:	b921      	cbnz	r1, 800babc <_realloc_r+0x14>
 800bab2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bab6:	4611      	mov	r1, r2
 800bab8:	f7fd bd12 	b.w	80094e0 <_malloc_r>
 800babc:	b922      	cbnz	r2, 800bac8 <_realloc_r+0x20>
 800babe:	f7ff fdd9 	bl	800b674 <_free_r>
 800bac2:	4625      	mov	r5, r4
 800bac4:	4628      	mov	r0, r5
 800bac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bac8:	f000 faa8 	bl	800c01c <_malloc_usable_size_r>
 800bacc:	42a0      	cmp	r0, r4
 800bace:	d20f      	bcs.n	800baf0 <_realloc_r+0x48>
 800bad0:	4621      	mov	r1, r4
 800bad2:	4638      	mov	r0, r7
 800bad4:	f7fd fd04 	bl	80094e0 <_malloc_r>
 800bad8:	4605      	mov	r5, r0
 800bada:	2800      	cmp	r0, #0
 800badc:	d0f2      	beq.n	800bac4 <_realloc_r+0x1c>
 800bade:	4631      	mov	r1, r6
 800bae0:	4622      	mov	r2, r4
 800bae2:	f7fd fce6 	bl	80094b2 <memcpy>
 800bae6:	4631      	mov	r1, r6
 800bae8:	4638      	mov	r0, r7
 800baea:	f7ff fdc3 	bl	800b674 <_free_r>
 800baee:	e7e9      	b.n	800bac4 <_realloc_r+0x1c>
 800baf0:	4635      	mov	r5, r6
 800baf2:	e7e7      	b.n	800bac4 <_realloc_r+0x1c>

0800baf4 <__sfputc_r>:
 800baf4:	6893      	ldr	r3, [r2, #8]
 800baf6:	3b01      	subs	r3, #1
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	b410      	push	{r4}
 800bafc:	6093      	str	r3, [r2, #8]
 800bafe:	da08      	bge.n	800bb12 <__sfputc_r+0x1e>
 800bb00:	6994      	ldr	r4, [r2, #24]
 800bb02:	42a3      	cmp	r3, r4
 800bb04:	db01      	blt.n	800bb0a <__sfputc_r+0x16>
 800bb06:	290a      	cmp	r1, #10
 800bb08:	d103      	bne.n	800bb12 <__sfputc_r+0x1e>
 800bb0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb0e:	f000 b94b 	b.w	800bda8 <__swbuf_r>
 800bb12:	6813      	ldr	r3, [r2, #0]
 800bb14:	1c58      	adds	r0, r3, #1
 800bb16:	6010      	str	r0, [r2, #0]
 800bb18:	7019      	strb	r1, [r3, #0]
 800bb1a:	4608      	mov	r0, r1
 800bb1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb20:	4770      	bx	lr

0800bb22 <__sfputs_r>:
 800bb22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb24:	4606      	mov	r6, r0
 800bb26:	460f      	mov	r7, r1
 800bb28:	4614      	mov	r4, r2
 800bb2a:	18d5      	adds	r5, r2, r3
 800bb2c:	42ac      	cmp	r4, r5
 800bb2e:	d101      	bne.n	800bb34 <__sfputs_r+0x12>
 800bb30:	2000      	movs	r0, #0
 800bb32:	e007      	b.n	800bb44 <__sfputs_r+0x22>
 800bb34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb38:	463a      	mov	r2, r7
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	f7ff ffda 	bl	800baf4 <__sfputc_r>
 800bb40:	1c43      	adds	r3, r0, #1
 800bb42:	d1f3      	bne.n	800bb2c <__sfputs_r+0xa>
 800bb44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb48 <_vfiprintf_r>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	460d      	mov	r5, r1
 800bb4e:	b09d      	sub	sp, #116	; 0x74
 800bb50:	4614      	mov	r4, r2
 800bb52:	4698      	mov	r8, r3
 800bb54:	4606      	mov	r6, r0
 800bb56:	b118      	cbz	r0, 800bb60 <_vfiprintf_r+0x18>
 800bb58:	6983      	ldr	r3, [r0, #24]
 800bb5a:	b90b      	cbnz	r3, 800bb60 <_vfiprintf_r+0x18>
 800bb5c:	f7fd fbe4 	bl	8009328 <__sinit>
 800bb60:	4b89      	ldr	r3, [pc, #548]	; (800bd88 <_vfiprintf_r+0x240>)
 800bb62:	429d      	cmp	r5, r3
 800bb64:	d11b      	bne.n	800bb9e <_vfiprintf_r+0x56>
 800bb66:	6875      	ldr	r5, [r6, #4]
 800bb68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb6a:	07d9      	lsls	r1, r3, #31
 800bb6c:	d405      	bmi.n	800bb7a <_vfiprintf_r+0x32>
 800bb6e:	89ab      	ldrh	r3, [r5, #12]
 800bb70:	059a      	lsls	r2, r3, #22
 800bb72:	d402      	bmi.n	800bb7a <_vfiprintf_r+0x32>
 800bb74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb76:	f7fd fc9a 	bl	80094ae <__retarget_lock_acquire_recursive>
 800bb7a:	89ab      	ldrh	r3, [r5, #12]
 800bb7c:	071b      	lsls	r3, r3, #28
 800bb7e:	d501      	bpl.n	800bb84 <_vfiprintf_r+0x3c>
 800bb80:	692b      	ldr	r3, [r5, #16]
 800bb82:	b9eb      	cbnz	r3, 800bbc0 <_vfiprintf_r+0x78>
 800bb84:	4629      	mov	r1, r5
 800bb86:	4630      	mov	r0, r6
 800bb88:	f000 f96e 	bl	800be68 <__swsetup_r>
 800bb8c:	b1c0      	cbz	r0, 800bbc0 <_vfiprintf_r+0x78>
 800bb8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb90:	07dc      	lsls	r4, r3, #31
 800bb92:	d50e      	bpl.n	800bbb2 <_vfiprintf_r+0x6a>
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	b01d      	add	sp, #116	; 0x74
 800bb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9e:	4b7b      	ldr	r3, [pc, #492]	; (800bd8c <_vfiprintf_r+0x244>)
 800bba0:	429d      	cmp	r5, r3
 800bba2:	d101      	bne.n	800bba8 <_vfiprintf_r+0x60>
 800bba4:	68b5      	ldr	r5, [r6, #8]
 800bba6:	e7df      	b.n	800bb68 <_vfiprintf_r+0x20>
 800bba8:	4b79      	ldr	r3, [pc, #484]	; (800bd90 <_vfiprintf_r+0x248>)
 800bbaa:	429d      	cmp	r5, r3
 800bbac:	bf08      	it	eq
 800bbae:	68f5      	ldreq	r5, [r6, #12]
 800bbb0:	e7da      	b.n	800bb68 <_vfiprintf_r+0x20>
 800bbb2:	89ab      	ldrh	r3, [r5, #12]
 800bbb4:	0598      	lsls	r0, r3, #22
 800bbb6:	d4ed      	bmi.n	800bb94 <_vfiprintf_r+0x4c>
 800bbb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbba:	f7fd fc79 	bl	80094b0 <__retarget_lock_release_recursive>
 800bbbe:	e7e9      	b.n	800bb94 <_vfiprintf_r+0x4c>
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	9309      	str	r3, [sp, #36]	; 0x24
 800bbc4:	2320      	movs	r3, #32
 800bbc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bbca:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbce:	2330      	movs	r3, #48	; 0x30
 800bbd0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bd94 <_vfiprintf_r+0x24c>
 800bbd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbd8:	f04f 0901 	mov.w	r9, #1
 800bbdc:	4623      	mov	r3, r4
 800bbde:	469a      	mov	sl, r3
 800bbe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbe4:	b10a      	cbz	r2, 800bbea <_vfiprintf_r+0xa2>
 800bbe6:	2a25      	cmp	r2, #37	; 0x25
 800bbe8:	d1f9      	bne.n	800bbde <_vfiprintf_r+0x96>
 800bbea:	ebba 0b04 	subs.w	fp, sl, r4
 800bbee:	d00b      	beq.n	800bc08 <_vfiprintf_r+0xc0>
 800bbf0:	465b      	mov	r3, fp
 800bbf2:	4622      	mov	r2, r4
 800bbf4:	4629      	mov	r1, r5
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	f7ff ff93 	bl	800bb22 <__sfputs_r>
 800bbfc:	3001      	adds	r0, #1
 800bbfe:	f000 80aa 	beq.w	800bd56 <_vfiprintf_r+0x20e>
 800bc02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc04:	445a      	add	r2, fp
 800bc06:	9209      	str	r2, [sp, #36]	; 0x24
 800bc08:	f89a 3000 	ldrb.w	r3, [sl]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	f000 80a2 	beq.w	800bd56 <_vfiprintf_r+0x20e>
 800bc12:	2300      	movs	r3, #0
 800bc14:	f04f 32ff 	mov.w	r2, #4294967295
 800bc18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc1c:	f10a 0a01 	add.w	sl, sl, #1
 800bc20:	9304      	str	r3, [sp, #16]
 800bc22:	9307      	str	r3, [sp, #28]
 800bc24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc28:	931a      	str	r3, [sp, #104]	; 0x68
 800bc2a:	4654      	mov	r4, sl
 800bc2c:	2205      	movs	r2, #5
 800bc2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc32:	4858      	ldr	r0, [pc, #352]	; (800bd94 <_vfiprintf_r+0x24c>)
 800bc34:	f7f4 faf4 	bl	8000220 <memchr>
 800bc38:	9a04      	ldr	r2, [sp, #16]
 800bc3a:	b9d8      	cbnz	r0, 800bc74 <_vfiprintf_r+0x12c>
 800bc3c:	06d1      	lsls	r1, r2, #27
 800bc3e:	bf44      	itt	mi
 800bc40:	2320      	movmi	r3, #32
 800bc42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc46:	0713      	lsls	r3, r2, #28
 800bc48:	bf44      	itt	mi
 800bc4a:	232b      	movmi	r3, #43	; 0x2b
 800bc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc50:	f89a 3000 	ldrb.w	r3, [sl]
 800bc54:	2b2a      	cmp	r3, #42	; 0x2a
 800bc56:	d015      	beq.n	800bc84 <_vfiprintf_r+0x13c>
 800bc58:	9a07      	ldr	r2, [sp, #28]
 800bc5a:	4654      	mov	r4, sl
 800bc5c:	2000      	movs	r0, #0
 800bc5e:	f04f 0c0a 	mov.w	ip, #10
 800bc62:	4621      	mov	r1, r4
 800bc64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc68:	3b30      	subs	r3, #48	; 0x30
 800bc6a:	2b09      	cmp	r3, #9
 800bc6c:	d94e      	bls.n	800bd0c <_vfiprintf_r+0x1c4>
 800bc6e:	b1b0      	cbz	r0, 800bc9e <_vfiprintf_r+0x156>
 800bc70:	9207      	str	r2, [sp, #28]
 800bc72:	e014      	b.n	800bc9e <_vfiprintf_r+0x156>
 800bc74:	eba0 0308 	sub.w	r3, r0, r8
 800bc78:	fa09 f303 	lsl.w	r3, r9, r3
 800bc7c:	4313      	orrs	r3, r2
 800bc7e:	9304      	str	r3, [sp, #16]
 800bc80:	46a2      	mov	sl, r4
 800bc82:	e7d2      	b.n	800bc2a <_vfiprintf_r+0xe2>
 800bc84:	9b03      	ldr	r3, [sp, #12]
 800bc86:	1d19      	adds	r1, r3, #4
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	9103      	str	r1, [sp, #12]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	bfbb      	ittet	lt
 800bc90:	425b      	neglt	r3, r3
 800bc92:	f042 0202 	orrlt.w	r2, r2, #2
 800bc96:	9307      	strge	r3, [sp, #28]
 800bc98:	9307      	strlt	r3, [sp, #28]
 800bc9a:	bfb8      	it	lt
 800bc9c:	9204      	strlt	r2, [sp, #16]
 800bc9e:	7823      	ldrb	r3, [r4, #0]
 800bca0:	2b2e      	cmp	r3, #46	; 0x2e
 800bca2:	d10c      	bne.n	800bcbe <_vfiprintf_r+0x176>
 800bca4:	7863      	ldrb	r3, [r4, #1]
 800bca6:	2b2a      	cmp	r3, #42	; 0x2a
 800bca8:	d135      	bne.n	800bd16 <_vfiprintf_r+0x1ce>
 800bcaa:	9b03      	ldr	r3, [sp, #12]
 800bcac:	1d1a      	adds	r2, r3, #4
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	9203      	str	r2, [sp, #12]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	bfb8      	it	lt
 800bcb6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bcba:	3402      	adds	r4, #2
 800bcbc:	9305      	str	r3, [sp, #20]
 800bcbe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bda4 <_vfiprintf_r+0x25c>
 800bcc2:	7821      	ldrb	r1, [r4, #0]
 800bcc4:	2203      	movs	r2, #3
 800bcc6:	4650      	mov	r0, sl
 800bcc8:	f7f4 faaa 	bl	8000220 <memchr>
 800bccc:	b140      	cbz	r0, 800bce0 <_vfiprintf_r+0x198>
 800bcce:	2340      	movs	r3, #64	; 0x40
 800bcd0:	eba0 000a 	sub.w	r0, r0, sl
 800bcd4:	fa03 f000 	lsl.w	r0, r3, r0
 800bcd8:	9b04      	ldr	r3, [sp, #16]
 800bcda:	4303      	orrs	r3, r0
 800bcdc:	3401      	adds	r4, #1
 800bcde:	9304      	str	r3, [sp, #16]
 800bce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bce4:	482c      	ldr	r0, [pc, #176]	; (800bd98 <_vfiprintf_r+0x250>)
 800bce6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bcea:	2206      	movs	r2, #6
 800bcec:	f7f4 fa98 	bl	8000220 <memchr>
 800bcf0:	2800      	cmp	r0, #0
 800bcf2:	d03f      	beq.n	800bd74 <_vfiprintf_r+0x22c>
 800bcf4:	4b29      	ldr	r3, [pc, #164]	; (800bd9c <_vfiprintf_r+0x254>)
 800bcf6:	bb1b      	cbnz	r3, 800bd40 <_vfiprintf_r+0x1f8>
 800bcf8:	9b03      	ldr	r3, [sp, #12]
 800bcfa:	3307      	adds	r3, #7
 800bcfc:	f023 0307 	bic.w	r3, r3, #7
 800bd00:	3308      	adds	r3, #8
 800bd02:	9303      	str	r3, [sp, #12]
 800bd04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd06:	443b      	add	r3, r7
 800bd08:	9309      	str	r3, [sp, #36]	; 0x24
 800bd0a:	e767      	b.n	800bbdc <_vfiprintf_r+0x94>
 800bd0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd10:	460c      	mov	r4, r1
 800bd12:	2001      	movs	r0, #1
 800bd14:	e7a5      	b.n	800bc62 <_vfiprintf_r+0x11a>
 800bd16:	2300      	movs	r3, #0
 800bd18:	3401      	adds	r4, #1
 800bd1a:	9305      	str	r3, [sp, #20]
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	f04f 0c0a 	mov.w	ip, #10
 800bd22:	4620      	mov	r0, r4
 800bd24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd28:	3a30      	subs	r2, #48	; 0x30
 800bd2a:	2a09      	cmp	r2, #9
 800bd2c:	d903      	bls.n	800bd36 <_vfiprintf_r+0x1ee>
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d0c5      	beq.n	800bcbe <_vfiprintf_r+0x176>
 800bd32:	9105      	str	r1, [sp, #20]
 800bd34:	e7c3      	b.n	800bcbe <_vfiprintf_r+0x176>
 800bd36:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	e7f0      	b.n	800bd22 <_vfiprintf_r+0x1da>
 800bd40:	ab03      	add	r3, sp, #12
 800bd42:	9300      	str	r3, [sp, #0]
 800bd44:	462a      	mov	r2, r5
 800bd46:	4b16      	ldr	r3, [pc, #88]	; (800bda0 <_vfiprintf_r+0x258>)
 800bd48:	a904      	add	r1, sp, #16
 800bd4a:	4630      	mov	r0, r6
 800bd4c:	f7fd fcc2 	bl	80096d4 <_printf_float>
 800bd50:	4607      	mov	r7, r0
 800bd52:	1c78      	adds	r0, r7, #1
 800bd54:	d1d6      	bne.n	800bd04 <_vfiprintf_r+0x1bc>
 800bd56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd58:	07d9      	lsls	r1, r3, #31
 800bd5a:	d405      	bmi.n	800bd68 <_vfiprintf_r+0x220>
 800bd5c:	89ab      	ldrh	r3, [r5, #12]
 800bd5e:	059a      	lsls	r2, r3, #22
 800bd60:	d402      	bmi.n	800bd68 <_vfiprintf_r+0x220>
 800bd62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd64:	f7fd fba4 	bl	80094b0 <__retarget_lock_release_recursive>
 800bd68:	89ab      	ldrh	r3, [r5, #12]
 800bd6a:	065b      	lsls	r3, r3, #25
 800bd6c:	f53f af12 	bmi.w	800bb94 <_vfiprintf_r+0x4c>
 800bd70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd72:	e711      	b.n	800bb98 <_vfiprintf_r+0x50>
 800bd74:	ab03      	add	r3, sp, #12
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	462a      	mov	r2, r5
 800bd7a:	4b09      	ldr	r3, [pc, #36]	; (800bda0 <_vfiprintf_r+0x258>)
 800bd7c:	a904      	add	r1, sp, #16
 800bd7e:	4630      	mov	r0, r6
 800bd80:	f7fd ff4c 	bl	8009c1c <_printf_i>
 800bd84:	e7e4      	b.n	800bd50 <_vfiprintf_r+0x208>
 800bd86:	bf00      	nop
 800bd88:	0800c448 	.word	0x0800c448
 800bd8c:	0800c468 	.word	0x0800c468
 800bd90:	0800c428 	.word	0x0800c428
 800bd94:	0800c6b4 	.word	0x0800c6b4
 800bd98:	0800c6be 	.word	0x0800c6be
 800bd9c:	080096d5 	.word	0x080096d5
 800bda0:	0800bb23 	.word	0x0800bb23
 800bda4:	0800c6ba 	.word	0x0800c6ba

0800bda8 <__swbuf_r>:
 800bda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdaa:	460e      	mov	r6, r1
 800bdac:	4614      	mov	r4, r2
 800bdae:	4605      	mov	r5, r0
 800bdb0:	b118      	cbz	r0, 800bdba <__swbuf_r+0x12>
 800bdb2:	6983      	ldr	r3, [r0, #24]
 800bdb4:	b90b      	cbnz	r3, 800bdba <__swbuf_r+0x12>
 800bdb6:	f7fd fab7 	bl	8009328 <__sinit>
 800bdba:	4b21      	ldr	r3, [pc, #132]	; (800be40 <__swbuf_r+0x98>)
 800bdbc:	429c      	cmp	r4, r3
 800bdbe:	d12b      	bne.n	800be18 <__swbuf_r+0x70>
 800bdc0:	686c      	ldr	r4, [r5, #4]
 800bdc2:	69a3      	ldr	r3, [r4, #24]
 800bdc4:	60a3      	str	r3, [r4, #8]
 800bdc6:	89a3      	ldrh	r3, [r4, #12]
 800bdc8:	071a      	lsls	r2, r3, #28
 800bdca:	d52f      	bpl.n	800be2c <__swbuf_r+0x84>
 800bdcc:	6923      	ldr	r3, [r4, #16]
 800bdce:	b36b      	cbz	r3, 800be2c <__swbuf_r+0x84>
 800bdd0:	6923      	ldr	r3, [r4, #16]
 800bdd2:	6820      	ldr	r0, [r4, #0]
 800bdd4:	1ac0      	subs	r0, r0, r3
 800bdd6:	6963      	ldr	r3, [r4, #20]
 800bdd8:	b2f6      	uxtb	r6, r6
 800bdda:	4283      	cmp	r3, r0
 800bddc:	4637      	mov	r7, r6
 800bdde:	dc04      	bgt.n	800bdea <__swbuf_r+0x42>
 800bde0:	4621      	mov	r1, r4
 800bde2:	4628      	mov	r0, r5
 800bde4:	f7ff f852 	bl	800ae8c <_fflush_r>
 800bde8:	bb30      	cbnz	r0, 800be38 <__swbuf_r+0x90>
 800bdea:	68a3      	ldr	r3, [r4, #8]
 800bdec:	3b01      	subs	r3, #1
 800bdee:	60a3      	str	r3, [r4, #8]
 800bdf0:	6823      	ldr	r3, [r4, #0]
 800bdf2:	1c5a      	adds	r2, r3, #1
 800bdf4:	6022      	str	r2, [r4, #0]
 800bdf6:	701e      	strb	r6, [r3, #0]
 800bdf8:	6963      	ldr	r3, [r4, #20]
 800bdfa:	3001      	adds	r0, #1
 800bdfc:	4283      	cmp	r3, r0
 800bdfe:	d004      	beq.n	800be0a <__swbuf_r+0x62>
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	07db      	lsls	r3, r3, #31
 800be04:	d506      	bpl.n	800be14 <__swbuf_r+0x6c>
 800be06:	2e0a      	cmp	r6, #10
 800be08:	d104      	bne.n	800be14 <__swbuf_r+0x6c>
 800be0a:	4621      	mov	r1, r4
 800be0c:	4628      	mov	r0, r5
 800be0e:	f7ff f83d 	bl	800ae8c <_fflush_r>
 800be12:	b988      	cbnz	r0, 800be38 <__swbuf_r+0x90>
 800be14:	4638      	mov	r0, r7
 800be16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be18:	4b0a      	ldr	r3, [pc, #40]	; (800be44 <__swbuf_r+0x9c>)
 800be1a:	429c      	cmp	r4, r3
 800be1c:	d101      	bne.n	800be22 <__swbuf_r+0x7a>
 800be1e:	68ac      	ldr	r4, [r5, #8]
 800be20:	e7cf      	b.n	800bdc2 <__swbuf_r+0x1a>
 800be22:	4b09      	ldr	r3, [pc, #36]	; (800be48 <__swbuf_r+0xa0>)
 800be24:	429c      	cmp	r4, r3
 800be26:	bf08      	it	eq
 800be28:	68ec      	ldreq	r4, [r5, #12]
 800be2a:	e7ca      	b.n	800bdc2 <__swbuf_r+0x1a>
 800be2c:	4621      	mov	r1, r4
 800be2e:	4628      	mov	r0, r5
 800be30:	f000 f81a 	bl	800be68 <__swsetup_r>
 800be34:	2800      	cmp	r0, #0
 800be36:	d0cb      	beq.n	800bdd0 <__swbuf_r+0x28>
 800be38:	f04f 37ff 	mov.w	r7, #4294967295
 800be3c:	e7ea      	b.n	800be14 <__swbuf_r+0x6c>
 800be3e:	bf00      	nop
 800be40:	0800c448 	.word	0x0800c448
 800be44:	0800c468 	.word	0x0800c468
 800be48:	0800c428 	.word	0x0800c428

0800be4c <__ascii_wctomb>:
 800be4c:	b149      	cbz	r1, 800be62 <__ascii_wctomb+0x16>
 800be4e:	2aff      	cmp	r2, #255	; 0xff
 800be50:	bf85      	ittet	hi
 800be52:	238a      	movhi	r3, #138	; 0x8a
 800be54:	6003      	strhi	r3, [r0, #0]
 800be56:	700a      	strbls	r2, [r1, #0]
 800be58:	f04f 30ff 	movhi.w	r0, #4294967295
 800be5c:	bf98      	it	ls
 800be5e:	2001      	movls	r0, #1
 800be60:	4770      	bx	lr
 800be62:	4608      	mov	r0, r1
 800be64:	4770      	bx	lr
	...

0800be68 <__swsetup_r>:
 800be68:	4b32      	ldr	r3, [pc, #200]	; (800bf34 <__swsetup_r+0xcc>)
 800be6a:	b570      	push	{r4, r5, r6, lr}
 800be6c:	681d      	ldr	r5, [r3, #0]
 800be6e:	4606      	mov	r6, r0
 800be70:	460c      	mov	r4, r1
 800be72:	b125      	cbz	r5, 800be7e <__swsetup_r+0x16>
 800be74:	69ab      	ldr	r3, [r5, #24]
 800be76:	b913      	cbnz	r3, 800be7e <__swsetup_r+0x16>
 800be78:	4628      	mov	r0, r5
 800be7a:	f7fd fa55 	bl	8009328 <__sinit>
 800be7e:	4b2e      	ldr	r3, [pc, #184]	; (800bf38 <__swsetup_r+0xd0>)
 800be80:	429c      	cmp	r4, r3
 800be82:	d10f      	bne.n	800bea4 <__swsetup_r+0x3c>
 800be84:	686c      	ldr	r4, [r5, #4]
 800be86:	89a3      	ldrh	r3, [r4, #12]
 800be88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be8c:	0719      	lsls	r1, r3, #28
 800be8e:	d42c      	bmi.n	800beea <__swsetup_r+0x82>
 800be90:	06dd      	lsls	r5, r3, #27
 800be92:	d411      	bmi.n	800beb8 <__swsetup_r+0x50>
 800be94:	2309      	movs	r3, #9
 800be96:	6033      	str	r3, [r6, #0]
 800be98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800be9c:	81a3      	strh	r3, [r4, #12]
 800be9e:	f04f 30ff 	mov.w	r0, #4294967295
 800bea2:	e03e      	b.n	800bf22 <__swsetup_r+0xba>
 800bea4:	4b25      	ldr	r3, [pc, #148]	; (800bf3c <__swsetup_r+0xd4>)
 800bea6:	429c      	cmp	r4, r3
 800bea8:	d101      	bne.n	800beae <__swsetup_r+0x46>
 800beaa:	68ac      	ldr	r4, [r5, #8]
 800beac:	e7eb      	b.n	800be86 <__swsetup_r+0x1e>
 800beae:	4b24      	ldr	r3, [pc, #144]	; (800bf40 <__swsetup_r+0xd8>)
 800beb0:	429c      	cmp	r4, r3
 800beb2:	bf08      	it	eq
 800beb4:	68ec      	ldreq	r4, [r5, #12]
 800beb6:	e7e6      	b.n	800be86 <__swsetup_r+0x1e>
 800beb8:	0758      	lsls	r0, r3, #29
 800beba:	d512      	bpl.n	800bee2 <__swsetup_r+0x7a>
 800bebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bebe:	b141      	cbz	r1, 800bed2 <__swsetup_r+0x6a>
 800bec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bec4:	4299      	cmp	r1, r3
 800bec6:	d002      	beq.n	800bece <__swsetup_r+0x66>
 800bec8:	4630      	mov	r0, r6
 800beca:	f7ff fbd3 	bl	800b674 <_free_r>
 800bece:	2300      	movs	r3, #0
 800bed0:	6363      	str	r3, [r4, #52]	; 0x34
 800bed2:	89a3      	ldrh	r3, [r4, #12]
 800bed4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bed8:	81a3      	strh	r3, [r4, #12]
 800beda:	2300      	movs	r3, #0
 800bedc:	6063      	str	r3, [r4, #4]
 800bede:	6923      	ldr	r3, [r4, #16]
 800bee0:	6023      	str	r3, [r4, #0]
 800bee2:	89a3      	ldrh	r3, [r4, #12]
 800bee4:	f043 0308 	orr.w	r3, r3, #8
 800bee8:	81a3      	strh	r3, [r4, #12]
 800beea:	6923      	ldr	r3, [r4, #16]
 800beec:	b94b      	cbnz	r3, 800bf02 <__swsetup_r+0x9a>
 800beee:	89a3      	ldrh	r3, [r4, #12]
 800bef0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bef4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bef8:	d003      	beq.n	800bf02 <__swsetup_r+0x9a>
 800befa:	4621      	mov	r1, r4
 800befc:	4630      	mov	r0, r6
 800befe:	f000 f84d 	bl	800bf9c <__smakebuf_r>
 800bf02:	89a0      	ldrh	r0, [r4, #12]
 800bf04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf08:	f010 0301 	ands.w	r3, r0, #1
 800bf0c:	d00a      	beq.n	800bf24 <__swsetup_r+0xbc>
 800bf0e:	2300      	movs	r3, #0
 800bf10:	60a3      	str	r3, [r4, #8]
 800bf12:	6963      	ldr	r3, [r4, #20]
 800bf14:	425b      	negs	r3, r3
 800bf16:	61a3      	str	r3, [r4, #24]
 800bf18:	6923      	ldr	r3, [r4, #16]
 800bf1a:	b943      	cbnz	r3, 800bf2e <__swsetup_r+0xc6>
 800bf1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf20:	d1ba      	bne.n	800be98 <__swsetup_r+0x30>
 800bf22:	bd70      	pop	{r4, r5, r6, pc}
 800bf24:	0781      	lsls	r1, r0, #30
 800bf26:	bf58      	it	pl
 800bf28:	6963      	ldrpl	r3, [r4, #20]
 800bf2a:	60a3      	str	r3, [r4, #8]
 800bf2c:	e7f4      	b.n	800bf18 <__swsetup_r+0xb0>
 800bf2e:	2000      	movs	r0, #0
 800bf30:	e7f7      	b.n	800bf22 <__swsetup_r+0xba>
 800bf32:	bf00      	nop
 800bf34:	20000094 	.word	0x20000094
 800bf38:	0800c448 	.word	0x0800c448
 800bf3c:	0800c468 	.word	0x0800c468
 800bf40:	0800c428 	.word	0x0800c428

0800bf44 <abort>:
 800bf44:	b508      	push	{r3, lr}
 800bf46:	2006      	movs	r0, #6
 800bf48:	f000 f898 	bl	800c07c <raise>
 800bf4c:	2001      	movs	r0, #1
 800bf4e:	f7f7 fa99 	bl	8003484 <_exit>

0800bf52 <__swhatbuf_r>:
 800bf52:	b570      	push	{r4, r5, r6, lr}
 800bf54:	460e      	mov	r6, r1
 800bf56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf5a:	2900      	cmp	r1, #0
 800bf5c:	b096      	sub	sp, #88	; 0x58
 800bf5e:	4614      	mov	r4, r2
 800bf60:	461d      	mov	r5, r3
 800bf62:	da07      	bge.n	800bf74 <__swhatbuf_r+0x22>
 800bf64:	2300      	movs	r3, #0
 800bf66:	602b      	str	r3, [r5, #0]
 800bf68:	89b3      	ldrh	r3, [r6, #12]
 800bf6a:	061a      	lsls	r2, r3, #24
 800bf6c:	d410      	bmi.n	800bf90 <__swhatbuf_r+0x3e>
 800bf6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf72:	e00e      	b.n	800bf92 <__swhatbuf_r+0x40>
 800bf74:	466a      	mov	r2, sp
 800bf76:	f000 f89d 	bl	800c0b4 <_fstat_r>
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	dbf2      	blt.n	800bf64 <__swhatbuf_r+0x12>
 800bf7e:	9a01      	ldr	r2, [sp, #4]
 800bf80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bf84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bf88:	425a      	negs	r2, r3
 800bf8a:	415a      	adcs	r2, r3
 800bf8c:	602a      	str	r2, [r5, #0]
 800bf8e:	e7ee      	b.n	800bf6e <__swhatbuf_r+0x1c>
 800bf90:	2340      	movs	r3, #64	; 0x40
 800bf92:	2000      	movs	r0, #0
 800bf94:	6023      	str	r3, [r4, #0]
 800bf96:	b016      	add	sp, #88	; 0x58
 800bf98:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bf9c <__smakebuf_r>:
 800bf9c:	898b      	ldrh	r3, [r1, #12]
 800bf9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfa0:	079d      	lsls	r5, r3, #30
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	460c      	mov	r4, r1
 800bfa6:	d507      	bpl.n	800bfb8 <__smakebuf_r+0x1c>
 800bfa8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bfac:	6023      	str	r3, [r4, #0]
 800bfae:	6123      	str	r3, [r4, #16]
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	6163      	str	r3, [r4, #20]
 800bfb4:	b002      	add	sp, #8
 800bfb6:	bd70      	pop	{r4, r5, r6, pc}
 800bfb8:	ab01      	add	r3, sp, #4
 800bfba:	466a      	mov	r2, sp
 800bfbc:	f7ff ffc9 	bl	800bf52 <__swhatbuf_r>
 800bfc0:	9900      	ldr	r1, [sp, #0]
 800bfc2:	4605      	mov	r5, r0
 800bfc4:	4630      	mov	r0, r6
 800bfc6:	f7fd fa8b 	bl	80094e0 <_malloc_r>
 800bfca:	b948      	cbnz	r0, 800bfe0 <__smakebuf_r+0x44>
 800bfcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfd0:	059a      	lsls	r2, r3, #22
 800bfd2:	d4ef      	bmi.n	800bfb4 <__smakebuf_r+0x18>
 800bfd4:	f023 0303 	bic.w	r3, r3, #3
 800bfd8:	f043 0302 	orr.w	r3, r3, #2
 800bfdc:	81a3      	strh	r3, [r4, #12]
 800bfde:	e7e3      	b.n	800bfa8 <__smakebuf_r+0xc>
 800bfe0:	4b0d      	ldr	r3, [pc, #52]	; (800c018 <__smakebuf_r+0x7c>)
 800bfe2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	6020      	str	r0, [r4, #0]
 800bfe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfec:	81a3      	strh	r3, [r4, #12]
 800bfee:	9b00      	ldr	r3, [sp, #0]
 800bff0:	6163      	str	r3, [r4, #20]
 800bff2:	9b01      	ldr	r3, [sp, #4]
 800bff4:	6120      	str	r0, [r4, #16]
 800bff6:	b15b      	cbz	r3, 800c010 <__smakebuf_r+0x74>
 800bff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bffc:	4630      	mov	r0, r6
 800bffe:	f000 f86b 	bl	800c0d8 <_isatty_r>
 800c002:	b128      	cbz	r0, 800c010 <__smakebuf_r+0x74>
 800c004:	89a3      	ldrh	r3, [r4, #12]
 800c006:	f023 0303 	bic.w	r3, r3, #3
 800c00a:	f043 0301 	orr.w	r3, r3, #1
 800c00e:	81a3      	strh	r3, [r4, #12]
 800c010:	89a0      	ldrh	r0, [r4, #12]
 800c012:	4305      	orrs	r5, r0
 800c014:	81a5      	strh	r5, [r4, #12]
 800c016:	e7cd      	b.n	800bfb4 <__smakebuf_r+0x18>
 800c018:	080092c1 	.word	0x080092c1

0800c01c <_malloc_usable_size_r>:
 800c01c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c020:	1f18      	subs	r0, r3, #4
 800c022:	2b00      	cmp	r3, #0
 800c024:	bfbc      	itt	lt
 800c026:	580b      	ldrlt	r3, [r1, r0]
 800c028:	18c0      	addlt	r0, r0, r3
 800c02a:	4770      	bx	lr

0800c02c <_raise_r>:
 800c02c:	291f      	cmp	r1, #31
 800c02e:	b538      	push	{r3, r4, r5, lr}
 800c030:	4604      	mov	r4, r0
 800c032:	460d      	mov	r5, r1
 800c034:	d904      	bls.n	800c040 <_raise_r+0x14>
 800c036:	2316      	movs	r3, #22
 800c038:	6003      	str	r3, [r0, #0]
 800c03a:	f04f 30ff 	mov.w	r0, #4294967295
 800c03e:	bd38      	pop	{r3, r4, r5, pc}
 800c040:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c042:	b112      	cbz	r2, 800c04a <_raise_r+0x1e>
 800c044:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c048:	b94b      	cbnz	r3, 800c05e <_raise_r+0x32>
 800c04a:	4620      	mov	r0, r4
 800c04c:	f000 f830 	bl	800c0b0 <_getpid_r>
 800c050:	462a      	mov	r2, r5
 800c052:	4601      	mov	r1, r0
 800c054:	4620      	mov	r0, r4
 800c056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c05a:	f000 b817 	b.w	800c08c <_kill_r>
 800c05e:	2b01      	cmp	r3, #1
 800c060:	d00a      	beq.n	800c078 <_raise_r+0x4c>
 800c062:	1c59      	adds	r1, r3, #1
 800c064:	d103      	bne.n	800c06e <_raise_r+0x42>
 800c066:	2316      	movs	r3, #22
 800c068:	6003      	str	r3, [r0, #0]
 800c06a:	2001      	movs	r0, #1
 800c06c:	e7e7      	b.n	800c03e <_raise_r+0x12>
 800c06e:	2400      	movs	r4, #0
 800c070:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c074:	4628      	mov	r0, r5
 800c076:	4798      	blx	r3
 800c078:	2000      	movs	r0, #0
 800c07a:	e7e0      	b.n	800c03e <_raise_r+0x12>

0800c07c <raise>:
 800c07c:	4b02      	ldr	r3, [pc, #8]	; (800c088 <raise+0xc>)
 800c07e:	4601      	mov	r1, r0
 800c080:	6818      	ldr	r0, [r3, #0]
 800c082:	f7ff bfd3 	b.w	800c02c <_raise_r>
 800c086:	bf00      	nop
 800c088:	20000094 	.word	0x20000094

0800c08c <_kill_r>:
 800c08c:	b538      	push	{r3, r4, r5, lr}
 800c08e:	4d07      	ldr	r5, [pc, #28]	; (800c0ac <_kill_r+0x20>)
 800c090:	2300      	movs	r3, #0
 800c092:	4604      	mov	r4, r0
 800c094:	4608      	mov	r0, r1
 800c096:	4611      	mov	r1, r2
 800c098:	602b      	str	r3, [r5, #0]
 800c09a:	f7f7 f9e3 	bl	8003464 <_kill>
 800c09e:	1c43      	adds	r3, r0, #1
 800c0a0:	d102      	bne.n	800c0a8 <_kill_r+0x1c>
 800c0a2:	682b      	ldr	r3, [r5, #0]
 800c0a4:	b103      	cbz	r3, 800c0a8 <_kill_r+0x1c>
 800c0a6:	6023      	str	r3, [r4, #0]
 800c0a8:	bd38      	pop	{r3, r4, r5, pc}
 800c0aa:	bf00      	nop
 800c0ac:	200044d0 	.word	0x200044d0

0800c0b0 <_getpid_r>:
 800c0b0:	f7f7 b9d0 	b.w	8003454 <_getpid>

0800c0b4 <_fstat_r>:
 800c0b4:	b538      	push	{r3, r4, r5, lr}
 800c0b6:	4d07      	ldr	r5, [pc, #28]	; (800c0d4 <_fstat_r+0x20>)
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	4608      	mov	r0, r1
 800c0be:	4611      	mov	r1, r2
 800c0c0:	602b      	str	r3, [r5, #0]
 800c0c2:	f7f7 fa2e 	bl	8003522 <_fstat>
 800c0c6:	1c43      	adds	r3, r0, #1
 800c0c8:	d102      	bne.n	800c0d0 <_fstat_r+0x1c>
 800c0ca:	682b      	ldr	r3, [r5, #0]
 800c0cc:	b103      	cbz	r3, 800c0d0 <_fstat_r+0x1c>
 800c0ce:	6023      	str	r3, [r4, #0]
 800c0d0:	bd38      	pop	{r3, r4, r5, pc}
 800c0d2:	bf00      	nop
 800c0d4:	200044d0 	.word	0x200044d0

0800c0d8 <_isatty_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d06      	ldr	r5, [pc, #24]	; (800c0f4 <_isatty_r+0x1c>)
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4604      	mov	r4, r0
 800c0e0:	4608      	mov	r0, r1
 800c0e2:	602b      	str	r3, [r5, #0]
 800c0e4:	f7f7 fa2d 	bl	8003542 <_isatty>
 800c0e8:	1c43      	adds	r3, r0, #1
 800c0ea:	d102      	bne.n	800c0f2 <_isatty_r+0x1a>
 800c0ec:	682b      	ldr	r3, [r5, #0]
 800c0ee:	b103      	cbz	r3, 800c0f2 <_isatty_r+0x1a>
 800c0f0:	6023      	str	r3, [r4, #0]
 800c0f2:	bd38      	pop	{r3, r4, r5, pc}
 800c0f4:	200044d0 	.word	0x200044d0

0800c0f8 <_init>:
 800c0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0fa:	bf00      	nop
 800c0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0fe:	bc08      	pop	{r3}
 800c100:	469e      	mov	lr, r3
 800c102:	4770      	bx	lr

0800c104 <_fini>:
 800c104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c106:	bf00      	nop
 800c108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c10a:	bc08      	pop	{r3}
 800c10c:	469e      	mov	lr, r3
 800c10e:	4770      	bx	lr
