

================================================================
== Vitis HLS Report for 'writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.649 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.640 us|  0.660 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeBackCacheDataDR_LOverRLoop  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|     226|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |r_fu_230_p2                       |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_96                   |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op43          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |       and|   0|  0|   2|           1|           1|
    |icmp_ln319_fu_236_p2              |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |p_outData_0_0_0_0_03_din          |    select|   0|  0|  27|           1|          27|
    |p_outData_0_0_0_0_0_din           |    select|   0|  0|  27|           1|          27|
    |p_outData_0_1_0_0_04_din          |    select|   0|  0|  27|           1|          27|
    |p_outData_0_1_0_0_0_din           |    select|   0|  0|  27|           1|          27|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_200_p2               |       xor|   0|  0|   3|           2|           3|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 144|          22|         121|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_r21_phi_fu_146_p6  |  14|          3|    5|         15|
    |p_outData_0_0_0_0_03_blk_n    |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_blk_n     |   9|          2|    1|          2|
    |p_outData_0_1_0_0_04_blk_n    |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_blk_n     |   9|          2|    1|          2|
    |r21_reg_142                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  82|         18|   16|         38|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln319_reg_309       |  1|   0|    1|          0|
    |r21_reg_142              |  5|   0|    5|          0|
    |r_reg_304                |  5|   0|    5|          0|
    |tmp_2_reg_276            |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+----------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|p_outData_0_0_0_0_0_din                       |  out|   27|     ap_fifo|                                                               p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                               p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write                     |  out|    1|     ap_fifo|                                                               p_outData_0_0_0_0_0|       pointer|
|p_outData_0_1_0_0_0_din                       |  out|   27|     ap_fifo|                                                               p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                               p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write                     |  out|    1|     ap_fifo|                                                               p_outData_0_1_0_0_0|       pointer|
|p_outData_0_0_0_0_03_din                      |  out|   27|     ap_fifo|                                                              p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_full_n                   |   in|    1|     ap_fifo|                                                              p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_write                    |  out|    1|     ap_fifo|                                                              p_outData_0_0_0_0_03|       pointer|
|p_outData_0_1_0_0_04_din                      |  out|   27|     ap_fifo|                                                              p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_full_n                   |   in|    1|     ap_fifo|                                                              p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_write                    |  out|    1|     ap_fifo|                                                              p_outData_0_1_0_0_04|       pointer|
|p_digitReseversedOutputBuff_M_real_address0   |  out|    5|   ap_memory|                                                p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0        |  out|    1|   ap_memory|                                                p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_q0         |   in|   27|   ap_memory|                                                p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real1_address0  |  out|    5|   ap_memory|                                               p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_ce0       |  out|    1|   ap_memory|                                               p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_q0        |   in|   27|   ap_memory|                                               p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_imag_address0   |  out|    5|   ap_memory|                                                p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0        |  out|    1|   ap_memory|                                                p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_q0         |   in|   27|   ap_memory|                                                p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag2_address0  |  out|    5|   ap_memory|                                               p_digitReseversedOutputBuff_M_imag2|         array|
|p_digitReseversedOutputBuff_M_imag2_ce0       |  out|    1|   ap_memory|                                               p_digitReseversedOutputBuff_M_imag2|         array|
|p_digitReseversedOutputBuff_M_imag2_q0        |   in|   27|   ap_memory|                                               p_digitReseversedOutputBuff_M_imag2|         array|
+----------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

