m255
K3
13
cModel Technology
Z0 dC:\Users\Artsiom\OneDrive\Documents\Altera\FPGA_projects\Generator_attempt_5\simulation\modelsim
Eedge_selector
Z1 w1459380298
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\Artsiom\OneDrive\Documents\Altera\FPGA_projects\Generator_attempt_5\simulation\modelsim
Z6 8C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Edge_selector.vhd
Z7 FC:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Edge_selector.vhd
l0
L6
VY>Z5Ok@WL]ldB=Nn><XKl1
Z8 OV;C;10.1d;51
32
Z9 !s108 1459463740.330000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Edge_selector.vhd|
Z11 !s107 C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Edge_selector.vhd|
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
!s100 j2=U4j;_lE>Y?@oA8`mDn0
!i10b 1
Artl
R2
R3
R4
DEx4 work 13 edge_selector 0 22 Y>Z5Ok@WL]ldB=Nn><XKl1
l21
L15
Vl`l>MIkE_mIE[6SbUi]=[2
R8
32
R9
R10
R11
R12
R13
!s100 8HHnSgeL8=nZz@n4hiLFN3
!i10b 1
Efrequency_divider
Z14 w1459457064
R2
R3
R4
R5
Z15 8C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Frequency_divider.vhd
Z16 FC:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Frequency_divider.vhd
l0
L6
V9LgXc_7Mo?`k@]h44HPbD1
!s100 4OL:>oQ_XjAeaKX3=V;I20
R8
32
!i10b 1
Z17 !s108 1459463740.448000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Frequency_divider.vhd|
Z19 !s107 C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/Frequency_divider.vhd|
R12
R13
Artl
R2
R3
R4
DEx4 work 17 frequency_divider 0 22 9LgXc_7Mo?`k@]h44HPbD1
l31
L15
V7mG;NZOk8d1nSEAA^aoeQ0
!s100 bGCCz=b5DkVRW:_U1Ta:H3
R8
32
!i10b 1
R17
R18
R19
R12
R13
Efrequency_divider_tb
Z20 w1459460345
Z21 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z22 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z23 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R4
R3
R2
R5
Z24 8C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Frequency_divider_TB.vhd
Z25 FC:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Frequency_divider_TB.vhd
l0
L8
VUan=NRo45Y6LK4dM^G48W3
R8
32
Z26 !s108 1459463740.206000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Frequency_divider_TB.vhd|
Z28 !s107 C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Frequency_divider_TB.vhd|
R12
R13
!s100 425_D<?QFgfG9A@0_9nKU2
!i10b 1
Afrequency_divider_tb_arch
R21
R22
R23
R4
R3
R2
DEx4 work 20 frequency_divider_tb 0 22 Uan=NRo45Y6LK4dM^G48W3
l23
L11
Ve:@YR;nJzb^_0872j[bRN2
R8
32
R26
R27
R28
R12
R13
!s100 4a==g>We0nKk2QdVae?>V2
!i10b 1
