Start time: 13:45:12 on Apr 23,2024
qverilog and_top.sv 
-- Compiling package pkg
-- Compiling interface and_intf
-- Compiling module and_d
-- Compiling module top
-- Importing package pkg

Top level modules:
	top
# vsim -lib work work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.and_intf(fast)
# Loading work.pkg(fast)
# Loading work.top(fast)
# Loading work.and_d(fast)
# run -all
#                    0Generator 0
#                    0generator 0
#                    0Generator 1
#                    0generator 0
#                    0Generator 0
#                    0generator 0
#                    0Generator 1
#                    0generator 1
#                    0from drvier 0
#                    0from driverr 0
#                    2from drvier 1
#                    2from driverr 0
# passeed at input 1 and 0 out is 0
#                    4from drvier 0
#                    4from driverr 0
# passeed at input 0 and 0 out is 0
#                    6from drvier 1
#                    6from driverr 1
# passeed at input 1 and 1 out is 1
#  quit -f
# End time: 13:45:18 on Apr 23,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
