vhdl xil_defaultlib  \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_xadc_wiz_0_0/tadc_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_xadc_wiz_0_0/tadc_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_xadc_wiz_0_0/tadc_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_xadc_wiz_0_0/tadc_xadc_wiz_0_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_axi_gpio_0_0/sim/tadc_axi_gpio_0_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_axis_split_0_0/sim/tadc_axis_split_0_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_axi_gpio_1_0/sim/tadc_axi_gpio_1_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_gpio_data0_0/sim/tadc_gpio_data0_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/ip/tadc_rst_ps7_0_100M_0/sim/tadc_rst_ps7_0_100M_0.vhd" \
"../../../../tadc.gen/sources_1/bd/tadc/sim/tadc.vhd" \

nosort
