// Seed: 1029623107
module module_0 (
    id_1
);
  input logic [7:0] id_1;
  reg id_2;
  ;
  always id_2 += -1'd0;
  final id_2 <= id_2 && -1;
  assign id_2 = id_2;
  wire [-1 : 1] id_3;
  id_4(
      1
  );
  assign #(id_1[-1]) id_2.id_4 = id_3 || id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd70,
    parameter id_6 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_6 : id_4],
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire _id_6;
  input logic [7:0] id_5;
  inout wire _id_4;
  module_0 modCall_1 (id_5);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire [-1 'h0 : 1] id_10;
  parameter id_11 = 1;
  assign id_2 = id_1;
endmodule
