; ModuleID = 'x86_64.a83750df-cgu.0'
source_filename = "x86_64.a83750df-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::num::error::TryFromIntError" = type { {} }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::v1::FormatSpec" = type { { i64, i64 }, { i64, i64 }, i32, i32, i8, [7 x i8] }
%"core::fmt::rt::v1::Argument" = type { %"core::fmt::rt::v1::FormatSpec", i64 }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_d50a7f160d5ac4542ebda5dbf87dd3e4 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_f65ba72927cb5270459373bc8840e43d = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_940095c1a6ef1fd31568396564f6c33f = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_213099bee2ba91da96152a4bd6d7a2e3 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h5982cd9857475ceeE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c70aaebe7c07cd6E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hb767422701d9e969E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7546b29596b3cbcaE" }>, align 8, !dbg !20
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h408f7e267bb58454E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7ca74e372d68733E" }>, align 8, !dbg !29
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hb28be3034c31d53cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1d6e1919c01d66deE" }>, align 8, !dbg !44
@alloc_c5abb592cb74b08c04728308b178bcc8 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_47ee623a9f06017983b1b14793104f21 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c5abb592cb74b08c04728308b178bcc8, [16 x i8] c"k\00\00\00\00\00\00\00\92\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_09d11aa498739cbf0519d318f9792c9b = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_71b99a1804d93c013f301ec59bc480be = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_09d11aa498739cbf0519d318f9792c9b, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_2bfeba76c1438a46208a034153050220 = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_06016551127ebd46210a364dc7059aaa = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c5abb592cb74b08c04728308b178bcc8, [16 x i8] c"k\00\00\00\00\00\00\00\93\01\00\00\0D\00\00\00" }>, align 8
@alloc_d0afbdd8e12853f26980a9342bb4d429 = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_9fb1117742cab8d1c544068aa30c3b57 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_e2008b385b6b4dbefc3aab85072aae81 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_9fb1117742cab8d1c544068aa30c3b57, [16 x i8] c"m\00\00\00\00\00\00\00:\01\00\00\1B\00\00\00" }>, align 8
@alloc_f570dea0a53168780ce9a91e67646421 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h441083645e50cb95E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h303774d2cd46327dE" }>, align 8, !dbg !88
@alloc_594ca84172cb7e8cc250457171465c63 = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs" }>, align 1
@alloc_c94c0e170f73eca75a918b677f4f67f3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_594ca84172cb7e8cc250457171465c63, [16 x i8] c"[\00\00\00\00\00\00\00k\01\00\00$\00\00\00" }>, align 8
@alloc_1c21c5289a97b0fd89b47cb1eb40a0e2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_594ca84172cb7e8cc250457171465c63, [16 x i8] c"[\00\00\00\00\00\00\00q\01\00\00$\00\00\00" }>, align 8
@alloc_31bff340cf0974afb406666a860dfa49 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_997d7ac396f89f2a981093fc6d33b686 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2bfeba76c1438a46208a034153050220, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hcc16fbbb56510c6fE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h523e80351aa51cc3E" }>, align 8, !dbg !99
@alloc_d766fc9559fc0fe06eab884bbdb9fada = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_700c121cc9d4d96c3778eb994b27dc8b = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_981d6aad491e0f7d22700100f6c55cd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_c8b250080ffc69aa40981ea9979c5930 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00V\00\00\00\14\00\00\00" }>, align 8
@alloc_22cc96ebc885a5852cb0afcaf02f4ba4 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_ef42887cd6375b1af941897e293d0cdc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_cf5f26efd03f7a7bb9e1406ae26a63d5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00\12\00\00\00" }>, align 8
@alloc_bf61b632f900b5d97aafee4e34ce748a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00*\00\00\00" }>, align 8
@alloc_9dfb5a4c4625c8f9034635ce85a0bff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_269e9f5c0025de7c1a7f7208ad05d61d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00o\01\00\00\14\00\00\00" }>, align 8
@alloc_194e1b62033b7af36b043f364e0c9205 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00r\01\00\00\16\00\00\00" }>, align 8
@alloc_027652f0e7835b2110d1aaf07fcfc8d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\86\01\00\00\14\00\00\00" }>, align 8
@alloc_67d180b28ff1c733cb03a80434e23286 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\89\01\00\00\16\00\00\00" }>, align 8
@alloc_baee57e3e8485e7705b27af9c065d5a5 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_a0d776c3b45acc55971186cc7f7ad54d = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_ed9cce30094c33c61e1ceae1e04e7da9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_51cd35a6f35e65cc1acc67fb7cfccb6b = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_961d53076a8d58c0b368fc1264a191d1 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_6fc45016f28b46e2a2629a242da87009 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_3945b7d90fe0b40d5c01df6990805055 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_700c121cc9d4d96c3778eb994b27dc8b, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_13fe9b2f4b3c555e4febc466ef75705b = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_e64749680d73af188c3f926f5c21494e = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_18ac539bf08e6af42e93a2a70b9b4fa4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_b1f95a912942378c2fd3f71ec28b7242 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_ea95a1e23400a0681425296d08fb8803 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_fff12a1021bd39ec92eb6ca71e743740 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_99531cfbda7aed427438867ddf77495c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_0625bf9cca8675057d7179762fd9bb72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_bab52c4bf3dfffe54fc8bf448c438ec5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\98\01\00\00#\00\00\00" }>, align 8
@alloc_3944c5a04876811e9474e8b7d0380362 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_2476f1731caca004b486d5d0cbd260ac = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_527ed843d95b10270241e79df218cbbe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\9F\01\00\00\0E\00\00\00" }>, align 8
@alloc_31198f27ec8838f5c95b222e27707c7d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\A4\01\00\00\1E\00\00\00" }>, align 8
@alloc_a6356a1429e4e69b41113e1e7ec31c39 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_8201040ac05deb2a01014633e25f8d65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\AB\01\00\00\0E\00\00\00" }>, align 8
@alloc_6141aaaba5e6de45b4b1e0167424c726 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/segmentation.rs" }>, align 1
@alloc_6856f77dafb3ef56e4fb227ad07484ab = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6141aaaba5e6de45b4b1e0167424c726, [16 x i8] c"l\00\00\00\00\00\00\00_\00\00\00)\00\00\00" }>, align 8
@alloc_69e75028a871b1c369580e4583345ee0 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_764f58b8d13cb001797d511e6c29bb65 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hb2f1d270ae4425d0E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17he3763e0cdff43e08E" }>, align 8, !dbg !243
@alloc_6978f9a4c6a7d9ba59286f86b7f0d64f = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h7b47e04d38a0ab78E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h19911c6c48cea1c5E" }>, align 8, !dbg !251
@alloc_d3b5710cc9c8256345ca730c78d53bd6 = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_42935c1b595a5600e8d1807d52819ddc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d3b5710cc9c8256345ca730c78d53bd6, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_bcebe54bde564be32d7b8fbf4e3cdf37 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d3b5710cc9c8256345ca730c78d53bd6, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_e8b4b2451fa1d7a75be53b62217e8766 = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_d90f9307e32d1bb12e3c0f524523469d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f27a1147174386db4fa2c8fa59a6d3cd = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_f968e5e12c6141e2f5a61a32cdfe3cee = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_3e481040d828dbd56e4da74e91c8985c = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_76450c66c1d1a313181611e45c7c7b49 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h263e55daeecb5c80E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h23320838add25214E" }>, align 8, !dbg !265
@alloc_0108928adf94c6bc379830b97eb66aaa = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_2881374372dd085c7432c1ef5d4ac1d6 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0bab8afc6f5fa4f482bdbf4d9717a961 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h78d85ab835ab82e6E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h4918f1f6f115b371E" }>, align 8, !dbg !273
@alloc_20fd24e5190b9b6659d375cbb5c7b616 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h051910095c18a1c2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h9efb81e2aa0900d1E" }>, align 8, !dbg !281
@alloc_6813e2e2e7c760c3273ac829196c472e = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hce0937824cf6593bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h5df32b758da74667E" }>, align 8, !dbg !289
@alloc_44b852f2b1f80f6200427cb8b0402a2b = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_e19e1c7acc0dabd4ebcb5f382efaeb1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_a548f2dee16272f8f6f3ca43dd7b3444 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\EC\03\00\00\14\00\00\00" }>, align 8
@alloc_414c1733662996fbdc84a5fb7c267e58 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\F1\03\00\00\1A\00\00\00" }>, align 8
@alloc_3ef7a8cb2faf5c9e657d645555199e24 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_687d59ba79d1323880fd604d2680be21 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_fb7dad3e34f2cc356d785ed342845ef1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\FC\03\00\00\14\00\00\00" }>, align 8
@alloc_77a747ef6bc7991786e6c2fa38c56138 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_89e94be8f7c723ff8ae48bd105d830ae = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17haf332635460d27c1E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22716c6ae688a0aE" }>, align 8, !dbg !302
@alloc_dad32b54e8471c2dff34c3a370e32d57 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h8dd18d10be8abd09E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc43438b462e83b8E" }>, align 8, !dbg !311
@alloc_211043e81122257dcbddb84f69f534f4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_caf2ce041954e0c3736860fef5cf1aa0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_bacb0500a8e518371fd52ddb8e3ff6e7 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_b69641e38fe6b772e8300723e4635251 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_211043e81122257dcbddb84f69f534f4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_caf2ce041954e0c3736860fef5cf1aa0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_bacb0500a8e518371fd52ddb8e3ff6e7, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_9db1bc6a9453dbdfba064df1617fff46 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_6ba7332a7c7e4e73c6f07fc7da22b781 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_9db1bc6a9453dbdfba064df1617fff46, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_42af755c61b1bfc2b203fe2c0c3cdc42 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_8067630e31bb8ecdb666ceb977f68ac3 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_42af755c61b1bfc2b203fe2c0c3cdc42, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_830896376e84891b8aea6cdded39a885 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_0625380643d115878e293245cf461448 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_830896376e84891b8aea6cdded39a885, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_097455490da4c4518e91734c2c840077 = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_2dde6f0ec4694f297a2a14b1ceef0b0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_95f6315ac320b746e0c30edd3510f9be = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_4ab2a5fd56001bbe116999f9bfcc27ff = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_56108cb54507f045e51a668e2a42bbd3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_c3d4aaeea6b1f2c6eb4ccee6c98c40b7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_8d43b4972e62ff87b0b5528f7962f63c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3647e62a852e4ae678c80f4b93f5ca4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_369c079847552895cad550d333eb583e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_4cff1cc60528e07222072fec77b7b4a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_1a5543bbe328ccbe5e1a1fe701839f58 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_a303b08a2d302405ca7d9213f50e9cd9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_529491d2c0a024a5a77c299403e10bd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_45f900329532d0e836d81f5714241fe9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_ad79bd1392b716b5424d38649a4cbfc2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_68234794042ee7bf42aa9be56535057c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd3d8faf385a02ff9350f52eb68c87cf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_b9455ac56a9c21068fca61f8c53bfa6e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_64c66af5894a3c46f48ca0ed62faa8fe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_cffa8607628e6b9b1a88872e3fc040c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_f7037e1637de19513a83585f7ba4d37b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_3a7b451d5bbd9bd54ab277aa1968da1e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_a72e71ecf2d19c2f1b4719c2555f619d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_2c5613b0ba3bda71391419599410b268 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_847db2213ff1397c99bee57fe8755e99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_eb04bc5e77d0660a5a05bd175a8fcf5f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_f87be4396145c2d2498d14a386029ebb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_a46e18a73d546c896d3f462841c399ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_a6d4be8d29e3c7573bf3d2ab02298cf1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_09704710cf3859e1e1842ff751253d24 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_bb3f905d9d37b7ae630e9ed83ea7f1e1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b95eeeb05d1f87478b65a82402c29321 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_6c54a6bce891aa9631d73f17b9556382 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_15b96c10bf032e9247bc18309a406a07 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_d09bd99fb2647d90b7b69911fe2bd379 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_5a3aa3fbb474d261700c8ec466f79a67 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_e685dda9827660b7deaa9a380c3411b3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_fc003a6c84d0868f1a9676290344b16b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_b40a49ff5a4eb6956219ef66c31066ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_8037e55f17d7de61d65ac9bdc9ec37cd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_554d47ba3dd96d38c6b55421f57b2fc9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_24ae9a1d3db735e6da83369d10e0036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_cca15b67c3dd04a9b473368257235a4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_95d3082b46ce33be3a3a7e7090e3345f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_e416afab57d6779349ff214b89492bb1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_719d57aa1c35fb60b6ce6f0c01d9f3dd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_dc39e0fc4c45d45603654205fd6ae39d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_ea56b77608c36c273bfcb481822ed339 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_cf421b563aef9c925f4b8b1b908a74c9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_136fb5259484949fb644bba47ea6b267 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_a40ebee9ad49b68aa0dc3456de13faf7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_c78e924e61680956781e382d4af9d620 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_f1adc33c93ed5600a72cf7a31eed4c9b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_d6b4a2310fd43a7a797dc17486c03491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_f1621c7b04a73c34a9b97327a9cdcf28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_3226adcad15739cf69b86a3a574ba300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_90b18f741a4445f3d91dc225716a7ed4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_6bfe5c08b0dc0dbca86154a2f69d5afc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_0ccea8426a9852cada35fd2a120d740c = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_b875f0e56c09603e1ccf0dc7f167cf82 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_097455490da4c4518e91734c2c840077, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_8fe0bd85c252fdd60ff6cd592130458e = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_e1be48dcd1b878e5f7113058b0befe16 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8fe0bd85c252fdd60ff6cd592130458e, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_758ef1f0b9f65de11707ad6adab18d4f = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_cf4092a84ebf8f9dc087622765334d71 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_758ef1f0b9f65de11707ad6adab18d4f, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hfb5170f678515da5E = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !324
@alloc_a27c175e128b60dbd24f2f0ed7d6700f = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page.rs" }>, align 1
@alloc_02b1efa620c1a4072f48822003f1e105 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a27c175e128b60dbd24f2f0ed7d6700f, [16 x i8] c"l\00\00\00\00\00\00\00\D0\00\00\00\0E\00\00\00" }>, align 8
@alloc_6a4c85d651acda1f55a6bbe1579992a6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a27c175e128b60dbd24f2f0ed7d6700f, [16 x i8] c"l\00\00\00\00\00\00\00\D1\00\00\00\0E\00\00\00" }>, align 8
@alloc_b4f4d2276d4edda75987710b17f3d410 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a27c175e128b60dbd24f2f0ed7d6700f, [16 x i8] c"l\00\00\00\00\00\00\00\D2\00\00\00\0E\00\00\00" }>, align 8
@alloc_3d993122ea80047fbe17b5a25c4268e9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_a27c175e128b60dbd24f2f0ed7d6700f, [16 x i8] c"l\00\00\00\00\00\00\00\D3\00\00\00\0E\00\00\00" }>, align 8
@alloc_24babf3332025ec07e52a26b0260bd91 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_2d636577b1ac27f6cfd59550284123a8 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_24babf3332025ec07e52a26b0260bd91, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_0d3e9a50b611cb479d90fdc93dee9ac7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_ec8378693ab2e196cf6ae8c2fbf0b2d3 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h23d459c7b53f627cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h2fadfbaf28534c59E" }>, align 8, !dbg !347
@alloc_1d4b0c5fd01ee89daeb613dbbc4e6407 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h9c803b7c02a70ee2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h442e584e33eb23faE" }>, align 8, !dbg !358
@alloc_d34cebcb620c4478280a601bab422167 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_90a864f5c9e086f1b3aa2bfd06d1845e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_41cab5fb91456538ac03692483029eb8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_1599123a2767cf52fefcd779a0d06d42 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_d836caf1d818ce06feb293597d5608a2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_64f813070c77ba96ca2d21dd76c2a2f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_5f3a31e89eb1c48bb45bc0c7d180ad7c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_2a4129ed8f0dc20ea983f5c59c248c31 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_bb03589573a52d884d26f8114ccc400a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_0f4233ab966e0be88f81298e083c4982 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_ab8cbe036cf59b6108f14d5b880cc513 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_2bfeba76c1438a46208a034153050220, [8 x i8] zeroinitializer, ptr @alloc_0f4233ab966e0be88f81298e083c4982, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_35c57399d5590732c2089dbf1224cf9a = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_4efae7738dd83e7bcb1113c757509454 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_35c57399d5590732c2089dbf1224cf9a, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_dcb59ca3a62018f86488938fce3670d4 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h056b1983eacce964E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h48ab2cfcf08788adE" }>, align 8, !dbg !369
@alloc_2676685651d94ea9b2ed4f090732c397 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_1350805718309ab686aaca51805271a3 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_5897eac0efaf3c95985d5382bb296e80 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_7ec4e2c8afb296710adcb8dd98b7d2df = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_7f1f1247296e088ad91928606e68e298 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_cd1822f8510ec7f041979b4bb7c50ecc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hf769cb091a17da5fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f4b208fcc375022E" }>, align 8, !dbg !378
@alloc_be152402c4460a709dee49f7fd9bf48a = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_ad26cb30e0835227e0fa4bfc9aa4d57e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_bb74198d4cebd3fd12a90d7b764938d2 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_4c5d53c0c5c3b94c2652a27a790b6317 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_3159fd77146778ca28d47dc9f1f2aa30 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h489caff652cdad4bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h02f7b6635ca3706bE" }>, align 8, !dbg !392
@alloc_e15564537aebb426a9d447ed9de73a10 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_0fda5d6b191cd4c789968b67106a5e7e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_7b7d13a8877dbdfedecb17fb69c8b388 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_6d83842731ac6ee32e0699472e3094cd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7b7d13a8877dbdfedecb17fb69c8b388, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_d48bdf138c972c5916bfe1d9e3356f04 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_bfe575a7a5c1aa2f52da29c2735b8ffe = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_5487717445b74b3d479b5884725fde69 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_8a29787892fa45b3703ac1843dd4fefa = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_0f3ff0ff5af9423c08e8a2b690ab3d39 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_4e4402ef7b5f6961e6a84ebe85afc512 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_eeccbaeebff2dc0e01c57969327a69eb = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_9ffa3c10c1e8f3c68cb89931ab1d5793 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_f4b1763da22b6d4d4ed3c8b6806063ca = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_287bb38a11d0d2aff880fe1c6db622ec = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_5209c28a1836492e0af12d37a06e345f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_2bed4b9eb9107804cb2e897b31c21882 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_cb0e09bc8146bec6aa364b7b870ba041 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_4d4c196863db93c3b6d036aa083d61e4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_eda740bbd1998eec6dfe5ac8b7166d18 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_f75c6f0df3508572df03e6f57ba1d1c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7b7d13a8877dbdfedecb17fb69c8b388, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_dd6dac29fda6f6736eb5b6f9037fd922 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_a5b148c8b3b3617927138ed6ac583b8e = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_a554517629810469fbb61da17c84883a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_12e786641fd055c2b9b432f02729f70b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7b7d13a8877dbdfedecb17fb69c8b388, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_eca733b7ba39013c2f0694ba22308a10 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0dd83a7747ae469179197273c027150f = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_78ab02f4cc72a6f728308d67116f89ab = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_cbae3cf4c22c158f48bab069918f485c = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_1ca3785dfcdf61de474582686e928a55 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_e9e350651ad303dc8a5782086490b3dd = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_07d5cebcb0add5e9f32b069860b0db08 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_c332fba4a364e397062ed44734a47a01 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b9b07002c1651ebd9446e74e6269631a = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_78ad450b6b46af9da9a78c18f7200d5f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_681287cfce02930bcd02afd300d45bf6 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_64966a63e2750ee680a242a92c981759 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1b71853e30322993444986177700b82c = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_62ca38896956f7ed5c9cd30f515f275e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_217fe9ac10cd4ebaad512570493aca5c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_7f1a31333855924e96fb87d27dac4d69 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_bd66dcd11476c64f1ecfc88a2ccd1856 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_b29a9e0ba0a5a3a968cb5fc73446f47c = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_ffe492554e9cc9fdab50632620c3e928 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_aaf74ce7bb5b4149d681ebbb7a3dd816 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_8d656e25c8d3487fc31fd3a95c9ea138 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_e6d3f3d637def6a0a943537dda016385 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_415c12dfc87d0538d50af934e840c4cd = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_e665aee83dc80f9392ec22d07e68a23a = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_ce12a56a0a269f697e78565cca905d6c = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_630ecc1103de9eb40fca4bf59ddaac65 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_180b9a433bcb372673a3c6fcf39d692a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_1648a19d1a2fd4e15af70fc499aa5d23 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_e26f0ffaedaeefda105914e377088cb8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_0dea4fef4f6877cdd74920d0de44e2c6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_5db89859eab1a3c7220e8f03e20546a4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_5f218e90be33e0b08a29a2b4a3b4f5f3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_5923c96a621f6683b34ff7b0958e8b01 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_bae5145cf773518ec9716e4dcfbf841e = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_d1a528cc9e200ab31e61d5f4ab1ee74f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_28696707dfe9b606dc56cf3dabb27e54 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_6dcd66adf937b7f3a63566b9ebfb9c31 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_94605c869b8737e8a1e553eea9e7ae37 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_e7702ea49687f8e71848d78125854d60 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_92c47fb89923005c038784ace322b2dd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e64749680d73af188c3f926f5c21494e, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_7c9833e617c447dad4afea786df673c5 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_0ac37aa7ecdf28baa2779c9cbb09b70e = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_8c2189652f33f46b06ed2c2f002d1d05 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_7f7acf0a5f9b93bfd4c2b76c91864b62 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_b0a5551f38aa18e7480e3c82a7453b35 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_a6dd8ef951aad94e06813c82d2f456aa = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_41558ceae702ac15da6f37f65bb6df92 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_96c8aab59cddc84ae13f34066551e10d = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_1f77801b61e0a1e6c8939e0681be0808 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_b7ed40380be0061a69195a290adb8953 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_0a302039dfe79bd42a4f2205ceac8ab8 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_022cbd697238c3bf4ab94451f050b5f1 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_2df5611e6b3be3b13afc8565c9b4cd0c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_b543b6fa53f923c2acdbd3eead9c62e5 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_9747c97618a9001513381390b10dc7f7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_0f484bb0f11f331a8371fcb2c8ba3057 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_9be86aa4fab242010b917f2b7084cbdf = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_07325dd72c67a3d50c871e5a57b0183b = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_fb9783f6f45873bb5f378e11b8df09df = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_05e33b834166043b8cf7b0ef661ac0bc = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f5462565cff4b2030796f4fa990fbaeb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_62c5d822b7e1ea6807538dfd189a8dcf = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_cbe6f56a6a6bee0ec137f387955556c9 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_b7e48080e9424ebc3cc6b7ecfa260f02 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2e18f7034831d1e5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa9bc72092dee9e5E" }>, align 8, !dbg !401
@alloc_6a3c3550ed9de42b3ee7e270e9397d16 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_c929e0a600f17fdb77dedfee80049452 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_86b3c8a27ba601cc35cd98c3e0e7e928 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_500bb574e9abe9c059797b7bd042386e = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_547314674e0a89ce48fbf083afac1217 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_e74ccdaf2c2e494dda08595132f53feb = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_33b36a21f771695de4f093259ced8768 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_94e1308a50dae477c8d41b0a76ccfa4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_2ce1ca4e214395b8d388c643db1ea0b3 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_1ae16a9840670f9bca00a3d87eda9347 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_64dec7583902d0fdeeec05b0d4b16d36 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_1ae16a9840670f9bca00a3d87eda9347, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_4792210b3b2a46622edd5a4a3e06820e = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_bceec6ac6b0bc0739985ad327c7f4e1b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_b6f678400789502eebcb85ba5f0fbc52 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_3962038771270b743c9e93f82873aa6a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_6a10724cc57b2d3e7eacc40fab6ec018 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_9decbf34a66db9420dc087f385e2717b = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_2dd2694b6de9c79c7e3db23eee55fa3d = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_4fe9ba503b2b67628ab07e1aeff4bfb4 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_86a05db38f1d57f9b43b993169820cc0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_1ae16a9840670f9bca00a3d87eda9347, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_23237429d68d724b439b0cb28591d19e = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_261ef2c0ca0a2a6341c9b4db2bd13a15 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_0ba522dea95dceed5140d5cb6bb74e61 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_fdad23d9b4f8968d265282f2a4a01b1d = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_8b5f59b51ab57f05e308b97a1bd0953b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_f360dfb326be7cb2709f542bc271fe81 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_7596ff506b1fc0472f6568ed13795f2f = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_7da1603633d6e2f8aca8112af8a5f3ff = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_61f4359441df366f8079c3646dac2957 = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_e5d80da34d6f72bf7a574772577e0283 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_61f4359441df366f8079c3646dac2957, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_f5fffeae8eaeef5d203cffec0a7876b8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_459542c21c47a0905525eea361351286 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_fae0ae42d38e8eb04c13b72b750ddbbd = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_b6a4c54b476e1e4f1f9188808f3742ad = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_e6455d2b4cb531d6fb7276bad67f4952 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_1612f99173dd762f0ecdf1b65d16b52f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_da60f2504c375a030afa72f202504654 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_92c1d68f3576519633b70489c6579174 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_5d83752da78a795e4d9a17dd35768295 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_c93800f435eb93a06b8de5edc768aca7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_473f5d07a66e0050e1dfe7b0c0cbd002 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_f73ba46a523b91164b2da201210b8af2 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_1f484eb52517b62aa2f5837f3ccc7649 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_16c7313e7c6be9013e592c4cfbcaa1d6 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_ad9138eaa73d92e04f5c103629fc596d = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_692093fbe968257db39a2badedb369aa = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_f9bdd08d21e87223e51d94365c547b61 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_05aef738806bde63b6997dd584478bda = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_370be5e3fc66c34da5389644558daf01 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_05aef738806bde63b6997dd584478bda, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_a93fbae75d74c0bf186f7c9d6745f430 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_f8c71293bb611bbbd33d9c891ddbb5ae = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_a239cdebdd1a1a0be08a583ceabf3052 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_a2690cc6f99a9d34dfd9d6f2c3db9102 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_11ddeb98fbdc68a71ada2bbfe6b86361 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_472002418c57688f6522c9c285ab2922 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_b678783be848701effaceb9a81cb0741 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_631f27177a5eec32f9ce96fcfee81a95 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_d2f6620fa48ed41bd6325ce9ebed0a42 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_667e481d86076aafc88d5e859019e63a = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_aa40d32c26616d736afcce93d79dd045 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_1647ba88dee1bc977f1c273f62a825cd = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_d7fdeb2a9076aa11701a8550274197b8 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_bd3a8bff95fa64d91345632a7875ee06 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_98816064eaec76fc04c0fdbee09a49ff = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_ee46f2859564e8f09061b9bdc94c91d3 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_7b91ca9ae4328dd77515ab5c3a0f9945 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_41541722fad903b7557a9fcaf51cf1e8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_859a8d5899824d648f2c0f774f3c2715 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_99d9b022e56fbfd821e0d58bce5040ea = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_528f4067298ced341dd3c3cc67df76ad = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_141ed1898e3addbf81da0afe0b53154f = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_ab348e6770f0eeb68bf1ea24d83ac289 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_f951c68947f81ed76cd6d8368136c737 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_3a6cf284d2ad249c2eb37843eac819d1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_921f77249c4c730aaea6fd1f54213651 = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_0a721e2a3137d6bbd6014f32be6e70e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_921f77249c4c730aaea6fd1f54213651, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_a91948387b9b74c78380dedb93aba20d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_6080c61b90f6493853589e2efdae88a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_23a1438392bdf321cdf4d536c3c64126 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_31cf997dc75d87a6b3050b81c4376f34 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_5454abbfb7249541a120d81212b1e46f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_9534524ffd159048303a390b26a48e5e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7969e04505d70ca94dc0e38a380cabfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_aaee0d1755ae795e12799e1c82535c9a = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_c5bcc68a54afda330a74fe805d90bf68 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_aac50ce45657e00482defc3e32c0a51f = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_21f20a2e8f4339bf6f161a7d4d382fdc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_7d424d09333dde6ccee198cc1fd5dd9c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_77c4d08dbed7806c86424347c9ffc2e5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h3e1c33765d8c859fE", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h67d59cccdd7cc713E" }>, align 8, !dbg !410
@alloc_396422043b272b6d52da89994a8da1bb = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hc608e47e73a1125dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2d36763529dcc5c8E" }>, align 8, !dbg !421
@alloc_35a63e4c11ce0d81d98af4ee8194454d = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_d5f54a2ad18d5a85b1c32cd6ae6a5956 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_e97b77422f458d76aeaa68ed5cc907dc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d3b5710cc9c8256345ca730c78d53bd6, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_34ab763ee84de048ec6cc1ba94a9afcb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_af87ff7b085ddfe510990eb6b13eca55 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_10faca4acf4e5645ed3a0f5c71890beb = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_0647bdd68898180253d3813b20ea8ac3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7facbe23fa80da4de10d1b38973fd4f3 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_5090fb78d3ce646edd436cc23bfc25be = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_c38611a9a767dcf0a9e2eaad5323b392 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_6c5571e204b7b634f73eb14a8f925dc0 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_6e9e9020904e64e577de43f4b7fe7c30 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_e5e144678024cd5fce02a3bf484a8ff6 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_541045190b1b7ae3d8e422c59d87f4de = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f0177c20a01908b2d3199930797609c0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_b3f92fbac141ec72e8ded03704ce6d14 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_510214b9fba516406302ec3933e62af2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_5da84a3b264a4359a47ef10a60c02737 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_cc2b2d1f923707e0908e29f8ac9a7fa9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_afe1841424ace697195d2cf7de216f4a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_2c87b4e2d810ecf7077387f7d0b0f414 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_03b298e01bcc3d56c35c1e52e2226732 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_4bec8bdad3477f5bed41ea84a90089c1 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_774dedb0af6fbe89719b4172e975237b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_338bd7c49e742cd70892e50d9d192ef9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_fba9927f0187873f4e145e6c9aac0c67 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_9a14da57936cd8974f1381c95631f2b2 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_0a65ecf7ac60fe5f504624aff59798fa = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_371cc34cb76d63898c2ef1173ba7e214 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_bb8496b462ef24c668184c82c979eafc = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_2263eac285bc8386a7d48837b9dfcb02 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_0f86b2ed6bcc03cb8f1e8e36e688923a = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_ce1455b9c996f964460911c7f3eb6d31 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_f480cd4d98950e174abff1772f6822c9 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_80bb1b4069a9d745871c5c17bbff6634 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_b572840909bae349db60c9161bfb258b = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_89538feaa27e3bf11208b1f490212095 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_229aca01303071dfd7a4d70cb6426525 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_6ca8e9a8eaf598967151f9c27a4451f1 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_f2dad0f4f65dd441924358b4c581247d = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_2ef508c87768487342afba9129ec31e4 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_5af8ba374a32dcc5d639325ca51f4186 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_58514b3f0cb33e8e13d712a7cba170b6 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_b831519bf22d02ebe8a2c7ea5a3e59c2 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_c68a0df0d97a956337cf272364df1e6c = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_cc2b2d1f923707e0908e29f8ac9a7fa9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_afe1841424ace697195d2cf7de216f4a, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_2c87b4e2d810ecf7077387f7d0b0f414, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_03b298e01bcc3d56c35c1e52e2226732, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_4bec8bdad3477f5bed41ea84a90089c1, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_774dedb0af6fbe89719b4172e975237b, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_338bd7c49e742cd70892e50d9d192ef9, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_fba9927f0187873f4e145e6c9aac0c67, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_9a14da57936cd8974f1381c95631f2b2, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_0a65ecf7ac60fe5f504624aff59798fa, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_371cc34cb76d63898c2ef1173ba7e214, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_bb8496b462ef24c668184c82c979eafc, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_2263eac285bc8386a7d48837b9dfcb02, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0f86b2ed6bcc03cb8f1e8e36e688923a, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_ce1455b9c996f964460911c7f3eb6d31, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_f480cd4d98950e174abff1772f6822c9, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_80bb1b4069a9d745871c5c17bbff6634, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_b572840909bae349db60c9161bfb258b, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_89538feaa27e3bf11208b1f490212095, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_229aca01303071dfd7a4d70cb6426525, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_6ca8e9a8eaf598967151f9c27a4451f1, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_f2dad0f4f65dd441924358b4c581247d, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2ef508c87768487342afba9129ec31e4, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_5af8ba374a32dcc5d639325ca51f4186, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_58514b3f0cb33e8e13d712a7cba170b6, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_b831519bf22d02ebe8a2c7ea5a3e59c2, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h0a0536ab5f913b8eE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h39b74816d5356c9dE" }>, align 8, !dbg !430
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4f96908d05dee18bE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7204364987edf55aE" }>, align 8, !dbg !438
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h839e5fd0981fc039E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc17ef3bf7c488524E" }>, align 8, !dbg !464
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h72fc3087d7a85184E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3404c4b994b37969E" }>, align 8, !dbg !489
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbf50cbe5b87fd720E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d337dcf5853f180E" }>, align 8, !dbg !517
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h94a8f4f45bd6630dE", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd338052129bb4744E" }>, align 8, !dbg !542
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h2ef310cd80a07364E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h38a83497e85c456aE" }>, align 8, !dbg !551
@alloc_d432fdb4dbed826af8696f6953cac18a = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_c82533ea97c655b2da33c076282c5849 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e8b4b2451fa1d7a75be53b62217e8766, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_7b173a318917d12369d271a0607d7e63 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_7870c01dd5ce4dce1a650ab708cbb224 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_5f0b76f1a4ee8a827f18d1728791a665 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_1456e1bbb9c37882d61b30949a8e2f68 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_36a5f9bf501e5753027a8069d7614ed5 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_50383b1f239fb7da50bae4d02172319c = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_aea91f1ac9a517c8ae721a80deaf91cc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_887f026f578dccbe620936c99776afcd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_d4543a5a6da32854ed49e22fe3294a3a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_dfbb66bf7301002594b80a8b8e9a7ece = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_c220afed40854f8f10e96a0d903ee433 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_b1dd8359437973b8ff8b6a73a4e8eebb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_019ec49225dc11dc09aef3f0a3c8cafc = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_a42d4a47290c5d3b6267396fb75d57dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_11992afd37b1478aa744ffbed3837791 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_367f710cf73f4901a4eb540776178d96 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2edf8d998a67fba9ddb9ae92b76a6a39 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_7adcadfc6493c176ba155943ef5273c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_bc4ed0e9f6c9b9353d492874f6b18d22 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_ef6797fb14e3da5d4314a15e2dfb4eab = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_5b208e94637db1f7ae71a45cbd9dab37 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_9042c7e6a5e806bbff64907352a02893 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_53d1e57eb2fbbedc849e84ae1e858777 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_46e169c7457ea3129ddf8fdfe2672a52 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_7be29c3ea4b585fb1bb850241452d113 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_058085bc549a9bab941f0be3b2520123 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_262f43c900054eb6c66d7586b7897c22 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_55b6e9445870f09245640948961633a7 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_3fc6cea39846169ae99a54302f835f01 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_f6382c5d737d17133af9cbb0b434ab8b = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_0e4f0593ccb5aeeff2b3179113ff7221 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_abe405d24783881438e8bc9b2f2f809b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_db592ad6674192adb682075279382951 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_0ed42e3a52de7537d699b9e2400f46ef = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_a4c50379b9bba24d8f7859db3706e312 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_2873de2d254333d47930231cfc546666 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17heb62bec0047000bbE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf5fc6558563ebbbaE" }>, align 8, !dbg !563
@alloc_97a55a9afd7b90e1e610461101c3294b = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h67591bb853a79388E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6997581d5eb555b3E" }>, align 8, !dbg !581
@alloc_345f78d4d2fe7686cd921abef66eab7d = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_80070f0e820a65c1e231db73ac56f837 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h6d642825e7259f16E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hca5cd5f2356afd7dE" }>, align 8, !dbg !597
@alloc_3de384e53ff21f4a8290346be365f528 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_36f05cc196f64412d178b425670de6a0 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_02149e87e9f1f957a8fc6ac204c09843 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_1025dbf62f7527cbef2cebe994e70e6d = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_1b49e3d41ebccbfcd0be63976b649f2c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h7e30c894388e2e62E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ca381ac54562cdbE" }>, align 8, !dbg !606
@alloc_1052c51d001333051e39abdd942a28d6 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_5c24dcabba26f117430495f027597a35 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_5fd43456ca8313783697e89d5053f179 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_b6a172dc844967881ee06e6f4f848c7a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h171c503c7e38459fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9894072a102c5fbdE" }>, align 8, !dbg !619
@alloc_0884a76512fe09c86a1ce1c7e3b0589d = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h0de2eb666efb7d83E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4314806fb4aaecfcE" }>, align 8, !dbg !627
@alloc_2cbb9e6952ecd73d24a01a9ba871eb6f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_9727fee66f46be27a16b98f44d9f5d46 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_3a1402b4150001865fa380f1aa3c112e = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h5aa8eb56b5b0db76E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40c4fe29bffc5574E" }>, align 8, !dbg !639
@alloc_b1e26175b08adf2d258772bd82be416f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_ba7bab33a76e0e447c835893187e5369 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h8fffff8a8a501db7E", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hec46e8b357b3a070E" }>, align 8, !dbg !648
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h17df2edb6ead260aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hadb08d9432512c7aE" }>, align 8, !dbg !711
@alloc_9f508267b07e42ec0ab332c164d40b3a = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0f210998faa376f4E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9231f9b4d3cd6ab2E" }>, align 8, !dbg !720
@alloc_98c24956ab8b90da0d4dc8afc68c8c7b = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h901a0ac417889c7fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6002e7e4e4e08feE" }>, align 8, !dbg !729
@alloc_c8d4ca52fe2eb11b159b9f7f4fe5aba3 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h28170caae62c1d09E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c49af8165134520E" }>, align 8, !dbg !738
@alloc_cbf285180bf00b88d95b049f5ad2af5a = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_e624a73687cbfc9cb78a32571dd91636 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_caa3fc9ad644fabbfdc368d51f7046ca = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_9fb309ccf3daf0002b5937bba6be3151 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_e23002debe80833afe67a99a0a8f1241 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_64946f786503440854d0d228e75f8d34 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_d70ff2f4d57227ee24157d47ba11e9a2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_d34cebcb620c4478280a601bab422167, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_2c6377708e9c961841d8a0aa9bcf51d3 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_154fb580603c40c41dc41e17b96829fa = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_c8ab9d1d9831d9dfef81e95680e12fb5 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_6a341066d388a8bbb62b98c5888a1de2 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_a8ba132593b98e42b37ecb18c975fa49 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_1bd3282b642e193bf0cd537460f68683 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_b1fa3baf12e0ecab3f4b0d4ed3b57ac6 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_a5a110250c49582ddccc4105bf9ad1a0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_f69633c490c23dc68411e3c838b7ce40 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_65e1a46b3dbdfa1a8c565beebb4bde3f = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_08302bd5f2a25d4bf677dcebc10112bf = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_746f09bbaa9527bdd2472bffcd4e0253 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_11f5a2c4db9c75077c541c6a2177f532 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_b6c3f65c7b703c5f1e59a78c3138aa30 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_bc69f60d3f877fe6dc38577ae4aeddf0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_9a20850fda03e249f6c9809386d6f2f2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_a1050af89e14b0f09e7c8684eeb944d9 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_7a6d5f9078f50059ab7d1c2a825dfcaa = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_30f4c4a026fa8865e2b199193bd77a02 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_c4b169a1008424ef2f27497751759cae = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d80ff6d88f955d8cbfeb12db4a995e9c = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_bb11c09674a61de4a74e3cdbe49fc296 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_4912a525a3ac3952347cd839ecacd609 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_ef46438bd7466e855d738e634219d0e5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_e1a1becf0d93de56d0690105a2cc3377 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_71439e0868bef4a1a4b40c15347ea15e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_6e857e38d36db93f102b7a959dd5cdc0 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3639fc494616823be254df36aa9aa22 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_15efa9298641198b25a5f2db580eb8cc = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_e2124841b06a9d21b41d63f84159b642 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_1bbecdf481c22a4d5bfde6962dba04af = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_58675699aa1971e28f58383daadf9f9e = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_f480cd4d98950e174abff1772f6822c9, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3639fc494616823be254df36aa9aa22, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_f2dad0f4f65dd441924358b4c581247d, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_15efa9298641198b25a5f2db580eb8cc, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_58514b3f0cb33e8e13d712a7cba170b6, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_e2124841b06a9d21b41d63f84159b642, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_1bbecdf481c22a4d5bfde6962dba04af, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h8e8a109fc9f01648E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4f2236d53c278782E" }>, align 8, !dbg !747
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1dfa19b5c0f74092E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hb9572a4e15eb16daE" }>, align 8, !dbg !755
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h1cb61d403b1e5a4eE", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hdab380fe39efaf8dE" }>, align 8, !dbg !764
@alloc_2f9d5b294113dc028727863597f6d2cd = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_ae8af3467018a6510c5c57ed69350bd2 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_41f921e6e3db67b768bc197d4f1a45fa = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_1a6bc9bed9e09157f62fd9f648005454 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_ebb8c1dac0e7ad1d65e853dd63c0384c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_7ba301ae5bc997e7aaa5723c95598f32 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_0249e714b4d53946d8004e44fe4f5d4f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_49340df7f2f7b0b844a2be9d43670366 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2b7a8c7a04c524cbE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !854 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !926, metadata !DIExpression()), !dbg !931
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !932
  %e.0 = load i64, ptr %6, align 8, !dbg !932, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !932
  %e.1 = load i64, ptr %7, align 8, !dbg !932
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !932
  store i64 %e.0, ptr %8, align 8, !dbg !932
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !932
  store i64 %e.1, ptr %9, align 8, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !927, metadata !DIExpression()), !dbg !934
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !944
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !946
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !946
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !947
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !947
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !948
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !948
  store i64 %_3.0, ptr %14, align 8, !dbg !948
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !948
  store i64 %_3.1, ptr %15, align 8, !dbg !948
  store i64 1, ptr %0, align 8, !dbg !948
  ret void, !dbg !949
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h70e68f25b193ff56E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !950 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !980, metadata !DIExpression()), !dbg !984
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !985
  %e.0 = load i64, ptr %6, align 8, !dbg !985, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !985
  %e.1 = load i64, ptr %7, align 8, !dbg !985
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !985
  store i64 %e.0, ptr %8, align 8, !dbg !985
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !985
  store i64 %e.1, ptr %9, align 8, !dbg !985
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !981, metadata !DIExpression()), !dbg !986
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !987
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !989
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !989
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !990
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !990
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !991
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !991
  store i64 %_3.0, ptr %14, align 8, !dbg !991
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !991
  store i64 %_3.1, ptr %15, align 8, !dbg !991
  store i64 1, ptr %0, align 8, !dbg !991
  ret void, !dbg !992
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !993 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1023, metadata !DIExpression()), !dbg !1027
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1028
  %e.0 = load i64, ptr %6, align 8, !dbg !1028, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1028
  %e.1 = load i64, ptr %7, align 8, !dbg !1028
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1028
  store i64 %e.0, ptr %8, align 8, !dbg !1028
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1028
  store i64 %e.1, ptr %9, align 8, !dbg !1028
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1024, metadata !DIExpression()), !dbg !1029
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !1030
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !1032
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1032
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1033
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1033
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1034
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1034
  store i64 %_3.0, ptr %14, align 8, !dbg !1034
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1034
  store i64 %_3.1, ptr %15, align 8, !dbg !1034
  store i64 1, ptr %0, align 8, !dbg !1034
  ret void, !dbg !1035
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22716c6ae688a0aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1043, metadata !DIExpression()), !dbg !1045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1044, metadata !DIExpression()), !dbg !1046
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hf4cb8a8710cf160fE"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1047
  ret i1 %0, !dbg !1048
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c70aaebe7c07cd6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1055, metadata !DIExpression()), !dbg !1059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  %_3 = load ptr, ptr %self, align 8, !dbg !1061, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h4918f1f6f115b371E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1063
  ret i1 %0, !dbg !1064
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1d6e1919c01d66deE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1070, metadata !DIExpression()), !dbg !1074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  %_3 = load ptr, ptr %self, align 8, !dbg !1076, !nonnull !19, !align !1077, !noundef !19
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h39b74816d5356c9dE"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1078
  ret i1 %0, !dbg !1079
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h38a83497e85c456aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1085, metadata !DIExpression()), !dbg !1089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1086, metadata !DIExpression()), !dbg !1090
  %_3 = load ptr, ptr %self, align 8, !dbg !1091, !nonnull !19, !align !1077, !noundef !19
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbc00241c72400c43E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1092
  ret i1 %0, !dbg !1093
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3eb47bfc6b6644d8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1104, metadata !DIExpression()), !dbg !1106
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1105, metadata !DIExpression()), !dbg !1107
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1108
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1108, !nonnull !19, !align !1077, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1108
  %_3.1 = load i64, ptr %1, align 8, !dbg !1108, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3cf630746a507f3E"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1109
  ret i1 %2, !dbg !1110
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40c4fe29bffc5574E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1111 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1116, metadata !DIExpression()), !dbg !1120
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1117, metadata !DIExpression()), !dbg !1121
  %_3 = load ptr, ptr %self, align 8, !dbg !1122, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h2fadfbaf28534c59E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1123
  ret i1 %0, !dbg !1124
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4314806fb4aaecfcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1125 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1130, metadata !DIExpression()), !dbg !1134
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1131, metadata !DIExpression()), !dbg !1135
  %_3 = load ptr, ptr %self, align 8, !dbg !1136, !nonnull !19, !align !1137, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h85fc8e638395c647E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1138
  ret i1 %0, !dbg !1139
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d98f1be11e74a44E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1140 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1150, metadata !DIExpression()), !dbg !1154
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1151, metadata !DIExpression()), !dbg !1155
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1156
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1156, !nonnull !19, !align !1062, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1156
  %_3.1 = load i64, ptr %1, align 8, !dbg !1156, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4ca814fb4354533E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1157
  ret i1 %2, !dbg !1158
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c49af8165134520E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1159 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1164, metadata !DIExpression()), !dbg !1168
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1165, metadata !DIExpression()), !dbg !1169
  %_3 = load ptr, ptr %self, align 8, !dbg !1170, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h239705652b9cf057E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1171
  ret i1 %0, !dbg !1172
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f4b208fcc375022E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1173 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1178, metadata !DIExpression()), !dbg !1182
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1179, metadata !DIExpression()), !dbg !1183
  %_3 = load ptr, ptr %self, align 8, !dbg !1184, !nonnull !19, !align !1137, !noundef !19
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d0c0dc1f789f5b6E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1185
  ret i1 %0, !dbg !1186
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6997581d5eb555b3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1187 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1192, metadata !DIExpression()), !dbg !1196
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1193, metadata !DIExpression()), !dbg !1197
  %_3 = load ptr, ptr %self, align 8, !dbg !1198, !nonnull !19, !align !1062, !noundef !19
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9894072a102c5fbdE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1199
  ret i1 %0, !dbg !1200
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9231f9b4d3cd6ab2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1201 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1206, metadata !DIExpression()), !dbg !1210
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1207, metadata !DIExpression()), !dbg !1211
  %_3 = load ptr, ptr %self, align 8, !dbg !1212, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd89243e89e058cdE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1213
  ret i1 %0, !dbg !1214
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ca381ac54562cdbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1215 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1220, metadata !DIExpression()), !dbg !1224
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1221, metadata !DIExpression()), !dbg !1225
  %_3 = load ptr, ptr %self, align 8, !dbg !1226, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h66e7ca827605e2c6E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1227
  ret i1 %0, !dbg !1228
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha42cb73d81be4068E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1229 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1239, metadata !DIExpression()), !dbg !1241
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1240, metadata !DIExpression()), !dbg !1242
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1243
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1243, !nonnull !19, !align !1062, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1243
  %_3.1 = load i64, ptr %1, align 8, !dbg !1243, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h00aefd289debdf3fE"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1244
  ret i1 %2, !dbg !1245
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hadb08d9432512c7aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1246 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1251, metadata !DIExpression()), !dbg !1255
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1252, metadata !DIExpression()), !dbg !1256
  %_3 = load ptr, ptr %self, align 8, !dbg !1257, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h442e584e33eb23faE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1258
  ret i1 %0, !dbg !1259
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hca5cd5f2356afd7dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1260 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1265, metadata !DIExpression()), !dbg !1269
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1266, metadata !DIExpression()), !dbg !1270
  %_3 = load ptr, ptr %self, align 8, !dbg !1271, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hed578f2d735a3b0aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1272
  ret i1 %0, !dbg !1273
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7ca74e372d68733E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1274 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1279, metadata !DIExpression()), !dbg !1283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1280, metadata !DIExpression()), !dbg !1284
  %_3 = load ptr, ptr %self, align 8, !dbg !1285, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hef640aaa00c04085E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1286
  ret i1 %0, !dbg !1287
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6002e7e4e4e08feE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1288 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1293, metadata !DIExpression()), !dbg !1297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1294, metadata !DIExpression()), !dbg !1298
  %_3 = load ptr, ptr %self, align 8, !dbg !1299, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07dd5e4f6023255E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1300
  ret i1 %0, !dbg !1301
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hefbbfe258c05f725E"(ptr align 2 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1302 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1325
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1318, metadata !DIExpression()), !dbg !1326
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hb83513bf66fb14feE(ptr align 8 %range, i64 16) #8, !dbg !1327
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1327
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1327
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1327
  store i64 %range.0, ptr %6, align 8, !dbg !1327
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1327
  store i64 %range.1, ptr %7, align 8, !dbg !1327
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1319, metadata !DIExpression()), !dbg !1328
  %_6 = icmp ult i64 %range.0, 16, !dbg !1329
  %_5 = xor i1 %_6, true, !dbg !1330
  br i1 %_5, label %bb2, label %bb3, !dbg !1330

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1331
  %_9 = xor i1 %_10, true, !dbg !1332
  br i1 %_9, label %bb4, label %bb5, !dbg !1332

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_d50a7f160d5ac4542ebda5dbf87dd3e4, i64 48, ptr align 8 %2) #9, !dbg !1330
  unreachable, !dbg !1330

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1333
  %_13 = xor i1 %_14, true, !dbg !1334
  br i1 %_13, label %bb6, label %bb7, !dbg !1334

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f65ba72927cb5270459373bc8840e43d, i64 47, ptr align 8 %2) #9, !dbg !1332
  unreachable, !dbg !1332

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1335, !noundef !19
  %_23.0 = sub i64 16, %range.1, !dbg !1336
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1336
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1336
  br i1 %8, label %panic, label %bb8, !dbg !1336

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f, i64 41, ptr align 8 %2) #9, !dbg !1334
  unreachable, !dbg !1334

bb8:                                              ; preds = %bb7
  %9 = and i64 %_23.0, -16, !dbg !1335
  %_24.1 = icmp ne i64 %9, 0, !dbg !1335
  %10 = trunc i64 %_23.0 to i16, !dbg !1335
  %11 = and i16 %10, 15, !dbg !1335
  %_24.0 = shl i16 %_20, %11, !dbg !1335
  %12 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1335
  br i1 %12, label %panic1, label %bb9, !dbg !1335

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1336
  unreachable, !dbg !1336

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 16, %range.1, !dbg !1337
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1337
  %13 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1337
  br i1 %13, label %panic2, label %bb10, !dbg !1337

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb10:                                             ; preds = %bb9
  %14 = and i64 %_27.0, -16, !dbg !1335
  %_28.1 = icmp ne i64 %14, 0, !dbg !1335
  %15 = trunc i64 %_27.0 to i16, !dbg !1335
  %16 = and i16 %15, 15, !dbg !1335
  %_28.0 = lshr i16 %_24.0, %16, !dbg !1335
  %17 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1335
  br i1 %17, label %panic3, label %bb11, !dbg !1335

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1337
  unreachable, !dbg !1337

bb11:                                             ; preds = %bb10
  store i16 %_28.0, ptr %bits.dbg.spill, align 2, !dbg !1335
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1321, metadata !DIExpression()), !dbg !1338
  %18 = and i64 %range.0, -16, !dbg !1339
  %_30.1 = icmp ne i64 %18, 0, !dbg !1339
  %19 = trunc i64 %range.0 to i16, !dbg !1339
  %20 = and i16 %19, 15, !dbg !1339
  %_30.0 = lshr i16 %_28.0, %20, !dbg !1339
  %21 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1339
  br i1 %21, label %panic4, label %bb12, !dbg !1339

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb12:                                             ; preds = %bb11
  ret i16 %_30.0, !dbg !1340

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1339
  unreachable, !dbg !1339
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17he961c8000f37c6b8E"(ptr align 8 %self, i64 %bit, ptr align 8 %0) unnamed_addr #0 !dbg !1341 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1346, metadata !DIExpression()), !dbg !1348
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1347, metadata !DIExpression()), !dbg !1349
  %_4 = icmp ult i64 %bit, 64, !dbg !1350
  %_3 = xor i1 %_4, true, !dbg !1351
  br i1 %_3, label %bb1, label %bb2, !dbg !1351

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1352, !noundef !19
  %1 = and i64 %bit, -64, !dbg !1353
  %_9.1 = icmp ne i64 %1, 0, !dbg !1353
  %2 = and i64 %bit, 63, !dbg !1353
  %_9.0 = shl i64 1, %2, !dbg !1353
  %3 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !1353
  br i1 %3, label %panic, label %bb3, !dbg !1353

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_940095c1a6ef1fd31568396564f6c33f, i64 40, ptr align 8 %0) #9, !dbg !1351
  unreachable, !dbg !1351

bb3:                                              ; preds = %bb2
  %_6 = and i64 %_7, %_9.0, !dbg !1354
  %4 = icmp ne i64 %_6, 0, !dbg !1354
  ret i1 %4, !dbg !1355

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %0) #9, !dbg !1353
  unreachable, !dbg !1353
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1356 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1360, metadata !DIExpression()), !dbg !1366
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1361, metadata !DIExpression()), !dbg !1367
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hb83513bf66fb14feE(ptr align 8 %range, i64 64) #8, !dbg !1368
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1368
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1368
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1368
  store i64 %range.0, ptr %6, align 8, !dbg !1368
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1368
  store i64 %range.1, ptr %7, align 8, !dbg !1368
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1362, metadata !DIExpression()), !dbg !1369
  %_6 = icmp ult i64 %range.0, 64, !dbg !1370
  %_5 = xor i1 %_6, true, !dbg !1371
  br i1 %_5, label %bb2, label %bb3, !dbg !1371

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1372
  %_9 = xor i1 %_10, true, !dbg !1373
  br i1 %_9, label %bb4, label %bb5, !dbg !1373

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_d50a7f160d5ac4542ebda5dbf87dd3e4, i64 48, ptr align 8 %2) #9, !dbg !1371
  unreachable, !dbg !1371

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1374
  %_13 = xor i1 %_14, true, !dbg !1375
  br i1 %_13, label %bb6, label %bb7, !dbg !1375

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f65ba72927cb5270459373bc8840e43d, i64 47, ptr align 8 %2) #9, !dbg !1373
  unreachable, !dbg !1373

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1376, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1377
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1377
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1377
  br i1 %8, label %panic, label %bb8, !dbg !1377

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f, i64 41, ptr align 8 %2) #9, !dbg !1375
  unreachable, !dbg !1375

bb8:                                              ; preds = %bb7
  %9 = and i64 %_23.0, -64, !dbg !1376
  %_24.1 = icmp ne i64 %9, 0, !dbg !1376
  %10 = and i64 %_23.0, 63, !dbg !1376
  %_24.0 = shl i64 %_20, %10, !dbg !1376
  %11 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1376
  br i1 %11, label %panic1, label %bb9, !dbg !1376

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1377
  unreachable, !dbg !1377

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 64, %range.1, !dbg !1378
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1378
  %12 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1378
  br i1 %12, label %panic2, label %bb10, !dbg !1378

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb10:                                             ; preds = %bb9
  %13 = and i64 %_27.0, -64, !dbg !1376
  %_28.1 = icmp ne i64 %13, 0, !dbg !1376
  %14 = and i64 %_27.0, 63, !dbg !1376
  %_28.0 = lshr i64 %_24.0, %14, !dbg !1376
  %15 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1376
  br i1 %15, label %panic3, label %bb11, !dbg !1376

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1378
  unreachable, !dbg !1378

bb11:                                             ; preds = %bb10
  store i64 %_28.0, ptr %bits.dbg.spill, align 8, !dbg !1376
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1364, metadata !DIExpression()), !dbg !1379
  %16 = and i64 %range.0, -64, !dbg !1380
  %_30.1 = icmp ne i64 %16, 0, !dbg !1380
  %17 = and i64 %range.0, 63, !dbg !1380
  %_30.0 = lshr i64 %_28.0, %17, !dbg !1380
  %18 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1380
  br i1 %18, label %panic4, label %bb12, !dbg !1380

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb12:                                             ; preds = %bb11
  ret i64 %_30.0, !dbg !1381

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1380
  unreachable, !dbg !1380
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb02513f0e77e0257E"(ptr align 8 %self, i64 %0, ptr align 8 %1) unnamed_addr #0 !dbg !1382 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1397
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1390, metadata !DIExpression()), !dbg !1398
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hc5ea871fe368e296E(ptr align 8 %range, i64 64) #8, !dbg !1399
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1399
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1399
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1399
  store i64 %range.0, ptr %3, align 8, !dbg !1399
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1399
  store i64 %range.1, ptr %4, align 8, !dbg !1399
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1400
  %_6 = icmp ult i64 %range.0, 64, !dbg !1401
  %_5 = xor i1 %_6, true, !dbg !1402
  br i1 %_5, label %bb2, label %bb3, !dbg !1402

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1403
  %_9 = xor i1 %_10, true, !dbg !1404
  br i1 %_9, label %bb4, label %bb5, !dbg !1404

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_d50a7f160d5ac4542ebda5dbf87dd3e4, i64 48, ptr align 8 %1) #9, !dbg !1402
  unreachable, !dbg !1402

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1405
  %_13 = xor i1 %_14, true, !dbg !1406
  br i1 %_13, label %bb6, label %bb7, !dbg !1406

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f65ba72927cb5270459373bc8840e43d, i64 47, ptr align 8 %1) #9, !dbg !1404
  unreachable, !dbg !1404

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1407, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1408
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1408
  %5 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1408
  br i1 %5, label %panic, label %bb8, !dbg !1408

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f, i64 41, ptr align 8 %1) #9, !dbg !1406
  unreachable, !dbg !1406

bb8:                                              ; preds = %bb7
  %6 = and i64 %_23.0, -64, !dbg !1407
  %_24.1 = icmp ne i64 %6, 0, !dbg !1407
  %7 = and i64 %_23.0, 63, !dbg !1407
  %_24.0 = shl i64 %_20, %7, !dbg !1407
  %8 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1407
  br i1 %8, label %panic1, label %bb9, !dbg !1407

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1408
  unreachable, !dbg !1408

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 64, %range.1, !dbg !1409
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1409
  %9 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1409
  br i1 %9, label %panic2, label %bb10, !dbg !1409

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb10:                                             ; preds = %bb9
  %10 = and i64 %_27.0, -64, !dbg !1407
  %_28.1 = icmp ne i64 %10, 0, !dbg !1407
  %11 = and i64 %_27.0, 63, !dbg !1407
  %_28.0 = lshr i64 %_24.0, %11, !dbg !1407
  %12 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1407
  br i1 %12, label %panic3, label %bb11, !dbg !1407

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1409
  unreachable, !dbg !1409

bb11:                                             ; preds = %bb10
  store i64 %_28.0, ptr %bits.dbg.spill, align 8, !dbg !1407
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1393, metadata !DIExpression()), !dbg !1410
  %13 = and i64 %range.0, -64, !dbg !1411
  %_30.1 = icmp ne i64 %13, 0, !dbg !1411
  %14 = and i64 %range.0, 63, !dbg !1411
  %_30.0 = lshr i64 %_28.0, %14, !dbg !1411
  %15 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1411
  br i1 %15, label %panic4, label %bb12, !dbg !1411

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb12:                                             ; preds = %bb11
  ret i64 %_30.0, !dbg !1412

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1411
  unreachable, !dbg !1411
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h279fc5098b88f653E"(ptr align 8 %self, i64 %0, i64 %value, ptr align 8 %1) unnamed_addr #0 !dbg !1413 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1418, metadata !DIExpression()), !dbg !1425
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1419, metadata !DIExpression()), !dbg !1426
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1420, metadata !DIExpression()), !dbg !1427
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hc5ea871fe368e296E(ptr align 8 %range, i64 64) #8, !dbg !1428
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1428
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1428
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1428
  store i64 %range.0, ptr %3, align 8, !dbg !1428
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1428
  store i64 %range.1, ptr %4, align 8, !dbg !1428
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1421, metadata !DIExpression()), !dbg !1429
  %_7 = icmp ult i64 %range.0, 64, !dbg !1430
  %_6 = xor i1 %_7, true, !dbg !1431
  br i1 %_6, label %bb2, label %bb3, !dbg !1431

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1432
  %_10 = xor i1 %_11, true, !dbg !1433
  br i1 %_10, label %bb4, label %bb5, !dbg !1433

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_d50a7f160d5ac4542ebda5dbf87dd3e4, i64 48, ptr align 8 %1) #9, !dbg !1431
  unreachable, !dbg !1431

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1434
  %_14 = xor i1 %_15, true, !dbg !1435
  br i1 %_14, label %bb6, label %bb7, !dbg !1435

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f65ba72927cb5270459373bc8840e43d, i64 47, ptr align 8 %1) #9, !dbg !1433
  unreachable, !dbg !1433

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1436
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1436
  %5 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1436
  br i1 %5, label %panic, label %bb8, !dbg !1436

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f, i64 41, ptr align 8 %1) #9, !dbg !1435
  unreachable, !dbg !1435

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1437
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1437
  %6 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1437
  br i1 %6, label %panic1, label %bb9, !dbg !1437

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1436
  unreachable, !dbg !1436

bb9:                                              ; preds = %bb8
  %7 = and i64 %_28.0, -64, !dbg !1438
  %_29.1 = icmp ne i64 %7, 0, !dbg !1438
  %8 = and i64 %_28.0, 63, !dbg !1438
  %_29.0 = shl i64 %value, %8, !dbg !1438
  %9 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1438
  br i1 %9, label %panic2, label %bb10, !dbg !1438

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1437
  unreachable, !dbg !1437

bb10:                                             ; preds = %bb9
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1439
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1439
  %10 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1439
  br i1 %10, label %panic3, label %bb11, !dbg !1439

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1440
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1440
  %11 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1440
  br i1 %11, label %panic4, label %bb12, !dbg !1440

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb12:                                             ; preds = %bb11
  %12 = and i64 %_35.0, -64, !dbg !1438
  %_36.1 = icmp ne i64 %12, 0, !dbg !1438
  %13 = and i64 %_35.0, 63, !dbg !1438
  %_36.0 = lshr i64 %_29.0, %13, !dbg !1438
  %14 = call i1 @llvm.expect.i1(i1 %_36.1, i1 false), !dbg !1438
  br i1 %14, label %panic5, label %bb13, !dbg !1438

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1440
  unreachable, !dbg !1440

bb13:                                             ; preds = %bb12
  %_20 = icmp eq i64 %_36.0, %value, !dbg !1438
  %_19 = xor i1 %_20, true, !dbg !1441
  br i1 %_19, label %bb14, label %bb15, !dbg !1441

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1442
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1442
  %15 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1442
  br i1 %15, label %panic6, label %bb16, !dbg !1442

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_213099bee2ba91da96152a4bd6d7a2e3, i64 33, ptr align 8 %1) #9, !dbg !1441
  unreachable, !dbg !1441

bb16:                                             ; preds = %bb15
  %16 = and i64 %_46.0, -64, !dbg !1443
  %_47.1 = icmp ne i64 %16, 0, !dbg !1443
  %17 = and i64 %_46.0, 63, !dbg !1443
  %_47.0 = shl i64 -1, %17, !dbg !1443
  %18 = call i1 @llvm.expect.i1(i1 %_47.1, i1 false), !dbg !1443
  br i1 %18, label %panic7, label %bb17, !dbg !1443

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1442
  unreachable, !dbg !1442

bb17:                                             ; preds = %bb16
  %_50.0 = sub i64 64, %range.1, !dbg !1444
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1444
  %19 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1444
  br i1 %19, label %panic8, label %bb18, !dbg !1444

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb18:                                             ; preds = %bb17
  %20 = and i64 %_50.0, -64, !dbg !1443
  %_51.1 = icmp ne i64 %20, 0, !dbg !1443
  %21 = and i64 %_50.0, 63, !dbg !1443
  %_51.0 = lshr i64 %_47.0, %21, !dbg !1443
  %22 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1443
  br i1 %22, label %panic9, label %bb19, !dbg !1443

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1444
  unreachable, !dbg !1444

bb19:                                             ; preds = %bb18
  %23 = and i64 %range.0, -64, !dbg !1443
  %_53.1 = icmp ne i64 %23, 0, !dbg !1443
  %24 = and i64 %range.0, 63, !dbg !1443
  %_53.0 = lshr i64 %_51.0, %24, !dbg !1443
  %25 = call i1 @llvm.expect.i1(i1 %_53.1, i1 false), !dbg !1443
  br i1 %25, label %panic10, label %bb20, !dbg !1443

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb20:                                             ; preds = %bb19
  %26 = and i64 %range.0, -64, !dbg !1445
  %_55.1 = icmp ne i64 %26, 0, !dbg !1445
  %27 = and i64 %range.0, 63, !dbg !1445
  %_55.0 = shl i64 %_53.0, %27, !dbg !1445
  %28 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1445
  br i1 %28, label %panic11, label %bb21, !dbg !1445

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_55.0, -1, !dbg !1446
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1446
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1423, metadata !DIExpression()), !dbg !1447
  %_57 = load i64, ptr %self, align 8, !dbg !1448, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1449
  %29 = and i64 %range.0, -64, !dbg !1450
  %_60.1 = icmp ne i64 %29, 0, !dbg !1450
  %30 = and i64 %range.0, 63, !dbg !1450
  %_60.0 = shl i64 %value, %30, !dbg !1450
  %31 = call i1 @llvm.expect.i1(i1 %_60.1, i1 false), !dbg !1450
  br i1 %31, label %panic12, label %bb22, !dbg !1450

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1445
  unreachable, !dbg !1445

bb22:                                             ; preds = %bb21
  %32 = or i64 %_56, %_60.0, !dbg !1451
  store i64 %32, ptr %self, align 8, !dbg !1451
  ret ptr %self, !dbg !1452

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1450
  unreachable, !dbg !1450
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value, ptr align 8 %2) unnamed_addr #0 !dbg !1453 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1457, metadata !DIExpression()), !dbg !1464
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1458, metadata !DIExpression()), !dbg !1465
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1459, metadata !DIExpression()), !dbg !1466
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hb83513bf66fb14feE(ptr align 8 %range, i64 64) #8, !dbg !1467
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1467
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1467
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1467
  store i64 %range.0, ptr %6, align 8, !dbg !1467
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1467
  store i64 %range.1, ptr %7, align 8, !dbg !1467
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1460, metadata !DIExpression()), !dbg !1468
  %_7 = icmp ult i64 %range.0, 64, !dbg !1469
  %_6 = xor i1 %_7, true, !dbg !1470
  br i1 %_6, label %bb2, label %bb3, !dbg !1470

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1471
  %_10 = xor i1 %_11, true, !dbg !1472
  br i1 %_10, label %bb4, label %bb5, !dbg !1472

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_d50a7f160d5ac4542ebda5dbf87dd3e4, i64 48, ptr align 8 %2) #9, !dbg !1470
  unreachable, !dbg !1470

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1473
  %_14 = xor i1 %_15, true, !dbg !1474
  br i1 %_14, label %bb6, label %bb7, !dbg !1474

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f65ba72927cb5270459373bc8840e43d, i64 47, ptr align 8 %2) #9, !dbg !1472
  unreachable, !dbg !1472

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1475
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1475
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1475
  br i1 %8, label %panic, label %bb8, !dbg !1475

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a66e63b9d0d7eaf18ea556c93ddf1c7f, i64 41, ptr align 8 %2) #9, !dbg !1474
  unreachable, !dbg !1474

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1476
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1476
  %9 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1476
  br i1 %9, label %panic1, label %bb9, !dbg !1476

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1475
  unreachable, !dbg !1475

bb9:                                              ; preds = %bb8
  %10 = and i64 %_28.0, -64, !dbg !1477
  %_29.1 = icmp ne i64 %10, 0, !dbg !1477
  %11 = and i64 %_28.0, 63, !dbg !1477
  %_29.0 = shl i64 %value, %11, !dbg !1477
  %12 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1477
  br i1 %12, label %panic2, label %bb10, !dbg !1477

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1476
  unreachable, !dbg !1476

bb10:                                             ; preds = %bb9
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1478
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1478
  %13 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1478
  br i1 %13, label %panic3, label %bb11, !dbg !1478

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1479
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1479
  %14 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1479
  br i1 %14, label %panic4, label %bb12, !dbg !1479

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb12:                                             ; preds = %bb11
  %15 = and i64 %_35.0, -64, !dbg !1477
  %_36.1 = icmp ne i64 %15, 0, !dbg !1477
  %16 = and i64 %_35.0, 63, !dbg !1477
  %_36.0 = lshr i64 %_29.0, %16, !dbg !1477
  %17 = call i1 @llvm.expect.i1(i1 %_36.1, i1 false), !dbg !1477
  br i1 %17, label %panic5, label %bb13, !dbg !1477

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1479
  unreachable, !dbg !1479

bb13:                                             ; preds = %bb12
  %_20 = icmp eq i64 %_36.0, %value, !dbg !1477
  %_19 = xor i1 %_20, true, !dbg !1480
  br i1 %_19, label %bb14, label %bb15, !dbg !1480

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1481
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1481
  %18 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1481
  br i1 %18, label %panic6, label %bb16, !dbg !1481

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_213099bee2ba91da96152a4bd6d7a2e3, i64 33, ptr align 8 %2) #9, !dbg !1480
  unreachable, !dbg !1480

bb16:                                             ; preds = %bb15
  %19 = and i64 %_46.0, -64, !dbg !1482
  %_47.1 = icmp ne i64 %19, 0, !dbg !1482
  %20 = and i64 %_46.0, 63, !dbg !1482
  %_47.0 = shl i64 -1, %20, !dbg !1482
  %21 = call i1 @llvm.expect.i1(i1 %_47.1, i1 false), !dbg !1482
  br i1 %21, label %panic7, label %bb17, !dbg !1482

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1481
  unreachable, !dbg !1481

bb17:                                             ; preds = %bb16
  %_50.0 = sub i64 64, %range.1, !dbg !1483
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1483
  %22 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1483
  br i1 %22, label %panic8, label %bb18, !dbg !1483

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb18:                                             ; preds = %bb17
  %23 = and i64 %_50.0, -64, !dbg !1482
  %_51.1 = icmp ne i64 %23, 0, !dbg !1482
  %24 = and i64 %_50.0, 63, !dbg !1482
  %_51.0 = lshr i64 %_47.0, %24, !dbg !1482
  %25 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1482
  br i1 %25, label %panic9, label %bb19, !dbg !1482

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1483
  unreachable, !dbg !1483

bb19:                                             ; preds = %bb18
  %26 = and i64 %range.0, -64, !dbg !1482
  %_53.1 = icmp ne i64 %26, 0, !dbg !1482
  %27 = and i64 %range.0, 63, !dbg !1482
  %_53.0 = lshr i64 %_51.0, %27, !dbg !1482
  %28 = call i1 @llvm.expect.i1(i1 %_53.1, i1 false), !dbg !1482
  br i1 %28, label %panic10, label %bb20, !dbg !1482

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb20:                                             ; preds = %bb19
  %29 = and i64 %range.0, -64, !dbg !1484
  %_55.1 = icmp ne i64 %29, 0, !dbg !1484
  %30 = and i64 %range.0, 63, !dbg !1484
  %_55.0 = shl i64 %_53.0, %30, !dbg !1484
  %31 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1484
  br i1 %31, label %panic11, label %bb21, !dbg !1484

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_55.0, -1, !dbg !1485
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1485
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1462, metadata !DIExpression()), !dbg !1486
  %_57 = load i64, ptr %self, align 8, !dbg !1487, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1488
  %32 = and i64 %range.0, -64, !dbg !1489
  %_60.1 = icmp ne i64 %32, 0, !dbg !1489
  %33 = and i64 %range.0, 63, !dbg !1489
  %_60.0 = shl i64 %value, %33, !dbg !1489
  %34 = call i1 @llvm.expect.i1(i1 %_60.1, i1 false), !dbg !1489
  br i1 %34, label %panic12, label %bb22, !dbg !1489

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1484
  unreachable, !dbg !1484

bb22:                                             ; preds = %bb21
  %35 = or i64 %_56, %_60.0, !dbg !1490
  store i64 %35, ptr %self, align 8, !dbg !1490
  ret ptr %self, !dbg !1491

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1489
  unreachable, !dbg !1489
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h00aefd289debdf3fE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1497, metadata !DIExpression()), !dbg !1499
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h5cdc12f3ee6bbd1bE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1501
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h7616314141dd9439E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1502
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1502
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1502
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h30eca909c996a195E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1501
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd60aae39096e1491E(ptr align 8 %_4) #8, !dbg !1501
  ret i1 %3, !dbg !1503
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d2ae7c04a5ea3feE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1504 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1513, metadata !DIExpression()), !dbg !1515
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1514, metadata !DIExpression()), !dbg !1516
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h5cdc12f3ee6bbd1bE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1517
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h02c6194a0610b32cE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1518
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1518
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1518
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd70e6f5ff1b8516fE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1517
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd60aae39096e1491E(ptr align 8 %_4) #8, !dbg !1517
  ret i1 %3, !dbg !1519
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4ca814fb4354533E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1520 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1524, metadata !DIExpression()), !dbg !1526
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1525, metadata !DIExpression()), !dbg !1527
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h5cdc12f3ee6bbd1bE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1528
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h55e86f62b7c1c8a0E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1529
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1529
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1529
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb11b27613d5238bcE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1528
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd60aae39096e1491E(ptr align 8 %_4) #8, !dbg !1528
  ret i1 %3, !dbg !1530
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3cf630746a507f3E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1531 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1535, metadata !DIExpression()), !dbg !1537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1536, metadata !DIExpression()), !dbg !1538
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h5cdc12f3ee6bbd1bE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1539
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he30132a609421008E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1540
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1540
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1540
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17heb37762901df1453E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1539
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd60aae39096e1491E(ptr align 8 %_4) #8, !dbg !1539
  ret i1 %3, !dbg !1541
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %x) unnamed_addr #0 !dbg !1542 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1546, metadata !DIExpression()), !dbg !1547
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17habd71ced5c88cd02E(ptr align 8 %x, ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hded98a6c6a90dc61E") #8, !dbg !1548
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1548
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1548
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1549
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1549
  ret { ptr, ptr } %4, !dbg !1549
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %x) unnamed_addr #0 !dbg !1550 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1555
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hac36df101f9f2416E(ptr align 8 %x, ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E") #8, !dbg !1556
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1556
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1556
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1557
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1557
  ret { ptr, ptr } %4, !dbg !1557
}

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17habd71ced5c88cd02E(ptr align 8 %x, ptr %f) unnamed_addr #0 !dbg !1558 {
start:
  %0 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %x.dbg.spill = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1565, metadata !DIExpression()), !dbg !1567
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1566, metadata !DIExpression()), !dbg !1568
  store ptr %f, ptr %1, align 8, !dbg !1569
  %_3 = load ptr, ptr %1, align 8, !dbg !1569, !nonnull !19, !noundef !19
  store ptr %x, ptr %0, align 8, !dbg !1570
  %_4 = load ptr, ptr %0, align 8, !dbg !1570, !nonnull !19, !align !1571, !noundef !19
  store ptr %_4, ptr %2, align 8, !dbg !1572
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1572
  store ptr %_3, ptr %3, align 8, !dbg !1572
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !1573
  %5 = load ptr, ptr %4, align 8, !dbg !1573, !nonnull !19, !align !1571, !noundef !19
  %6 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1573
  %7 = load ptr, ptr %6, align 8, !dbg !1573, !nonnull !19, !noundef !19
  %8 = insertvalue { ptr, ptr } undef, ptr %5, 0, !dbg !1573
  %9 = insertvalue { ptr, ptr } %8, ptr %7, 1, !dbg !1573
  ret { ptr, ptr } %9, !dbg !1573
}

; core::fmt::rt::v1::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h64820527a288e9cdE(i64 %_1) unnamed_addr #0 !dbg !1574 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1581, metadata !DIExpression()), !dbg !1582
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1582
  store i64 %_1, ptr %1, align 8, !dbg !1582
  store i64 0, ptr %0, align 8, !dbg !1582
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1582
  %3 = load i64, ptr %2, align 8, !dbg !1582, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1582
  %5 = load i64, ptr %4, align 8, !dbg !1582
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !1582
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1582
  ret { i64, i64 } %7, !dbg !1582
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17he3763e0cdff43e08E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1583 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1590, metadata !DIExpression()), !dbg !1592
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1591, metadata !DIExpression()), !dbg !1593
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h8ae5bebd96008cd7E(ptr align 8 %f) #8, !dbg !1594
  br i1 %_3, label %bb2, label %bb3, !dbg !1594

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h15ce7912bcc9ca8eE(ptr align 8 %f) #8, !dbg !1595
  br i1 %_5, label %bb5, label %bb6, !dbg !1595

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h750f8699b4f839acE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1596
  %2 = zext i1 %1 to i8, !dbg !1596
  store i8 %2, ptr %0, align 1, !dbg !1596
  br label %bb7, !dbg !1596

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1597, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1597
  ret i1 %4, !dbg !1597

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7c956d7c8be53c8bE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1599
  %6 = zext i1 %5 to i8, !dbg !1599
  store i8 %6, ptr %0, align 1, !dbg !1599
  br label %bb7, !dbg !1599

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h5a3a424e65c8c5a6E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1600
  %8 = zext i1 %7 to i8, !dbg !1600
  store i8 %8, ptr %0, align 1, !dbg !1600
  br label %bb7, !dbg !1600
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4f2236d53c278782E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1601 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1606, metadata !DIExpression()), !dbg !1608
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1607, metadata !DIExpression()), !dbg !1609
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h8ae5bebd96008cd7E(ptr align 8 %f) #8, !dbg !1610
  br i1 %_3, label %bb2, label %bb3, !dbg !1610

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h15ce7912bcc9ca8eE(ptr align 8 %f) #8, !dbg !1611
  br i1 %_5, label %bb5, label %bb6, !dbg !1611

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17ha8f29dd971f907e2E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1612
  %2 = zext i1 %1 to i8, !dbg !1612
  store i8 %2, ptr %0, align 1, !dbg !1612
  br label %bb7, !dbg !1612

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1613, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1613
  ret i1 %4, !dbg !1613

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h7911842e8b24a80dE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1614
  %6 = zext i1 %5 to i8, !dbg !1614
  store i8 %6, ptr %0, align 1, !dbg !1614
  br label %bb7, !dbg !1614

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17ha22198bbb68da755E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1615
  %8 = zext i1 %7 to i8, !dbg !1615
  store i8 %8, ptr %0, align 1, !dbg !1615
  br label %bb7, !dbg !1615
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h9efb81e2aa0900d1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1616 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1621, metadata !DIExpression()), !dbg !1623
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1622, metadata !DIExpression()), !dbg !1624
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h8ae5bebd96008cd7E(ptr align 8 %f) #8, !dbg !1625
  br i1 %_3, label %bb2, label %bb3, !dbg !1625

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h15ce7912bcc9ca8eE(ptr align 8 %f) #8, !dbg !1626
  br i1 %_5, label %bb5, label %bb6, !dbg !1626

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1627
  %2 = zext i1 %1 to i8, !dbg !1627
  store i8 %2, ptr %0, align 1, !dbg !1627
  br label %bb7, !dbg !1627

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1628, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1628
  ret i1 %4, !dbg !1628

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hbb0855bc7e2396e0E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1629
  %6 = zext i1 %5 to i8, !dbg !1629
  store i8 %6, ptr %0, align 1, !dbg !1629
  br label %bb7, !dbg !1629

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1630
  %8 = zext i1 %7 to i8, !dbg !1630
  store i8 %8, ptr %0, align 1, !dbg !1630
  br label %bb7, !dbg !1630
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h30eca909c996a195E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1631 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1662, metadata !DIExpression()), !dbg !1671
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1663, metadata !DIExpression()), !dbg !1672
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1664, metadata !DIExpression()), !dbg !1673
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1666, metadata !DIExpression()), !dbg !1674
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd55faba3b6830202E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1675
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1675
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1675
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1675
  store ptr %_3.0, ptr %3, align 8, !dbg !1675
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1675
  store ptr %_3.1, ptr %4, align 8, !dbg !1675
  br label %bb2, !dbg !1676

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h70793fd7e2e25ebcE"(ptr align 8 %iter) #8, !dbg !1673
  store ptr %5, ptr %_5, align 8, !dbg !1673
  %6 = load ptr, ptr %_5, align 8, !dbg !1673, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1673
  %8 = icmp eq i64 %7, 0, !dbg !1673
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1673
  %9 = icmp eq i64 %_7, 0, !dbg !1673
  br i1 %9, label %bb6, label %bb4, !dbg !1673

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1677

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1678, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1678
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hb5f0b3d001a6a099E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1679
  br label %bb2, !dbg !1680

bb5:                                              ; No predecessors!
  unreachable, !dbg !1673
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb11b27613d5238bcE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1681 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1697, metadata !DIExpression()), !dbg !1706
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1698, metadata !DIExpression()), !dbg !1707
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1699, metadata !DIExpression()), !dbg !1708
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1701, metadata !DIExpression()), !dbg !1709
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h066fa46a58284848E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1710
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1710
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1710
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1710
  store ptr %_3.0, ptr %3, align 8, !dbg !1710
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1710
  store ptr %_3.1, ptr %4, align 8, !dbg !1710
  br label %bb2, !dbg !1711

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c6505a5bd93aff1E"(ptr align 8 %iter) #8, !dbg !1708
  store ptr %5, ptr %_5, align 8, !dbg !1708
  %6 = load ptr, ptr %_5, align 8, !dbg !1708, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1708
  %8 = icmp eq i64 %7, 0, !dbg !1708
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1708
  %9 = icmp eq i64 %_7, 0, !dbg !1708
  br i1 %9, label %bb6, label %bb4, !dbg !1708

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1712

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1713, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1713
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hb5f0b3d001a6a099E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1714
  br label %bb2, !dbg !1715

bb5:                                              ; No predecessors!
  unreachable, !dbg !1708
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd70e6f5ff1b8516fE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1716 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1732, metadata !DIExpression()), !dbg !1741
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1733, metadata !DIExpression()), !dbg !1742
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1734, metadata !DIExpression()), !dbg !1743
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1736, metadata !DIExpression()), !dbg !1744
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h9f49b46b7e9c3696E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1745
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1745
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1745
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1745
  store ptr %_3.0, ptr %3, align 8, !dbg !1745
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1745
  store ptr %_3.1, ptr %4, align 8, !dbg !1745
  br label %bb2, !dbg !1746

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h16517f46d4064815E"(ptr align 8 %iter) #8, !dbg !1743
  store ptr %5, ptr %_5, align 8, !dbg !1743
  %6 = load ptr, ptr %_5, align 8, !dbg !1743, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1743
  %8 = icmp eq i64 %7, 0, !dbg !1743
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1743
  %9 = icmp eq i64 %_7, 0, !dbg !1743
  br i1 %9, label %bb6, label %bb4, !dbg !1743

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1747

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1748, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1748
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hb5f0b3d001a6a099E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1749
  br label %bb2, !dbg !1750

bb5:                                              ; No predecessors!
  unreachable, !dbg !1743
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17heb37762901df1453E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1751 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1767, metadata !DIExpression()), !dbg !1776
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1768, metadata !DIExpression()), !dbg !1777
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1769, metadata !DIExpression()), !dbg !1778
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1771, metadata !DIExpression()), !dbg !1779
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h5d152ae74601dc4cE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1780
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1780
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1780
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1780
  store ptr %_3.0, ptr %3, align 8, !dbg !1780
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1780
  store ptr %_3.1, ptr %4, align 8, !dbg !1780
  br label %bb2, !dbg !1781

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h58e3c4801bc80c91E"(ptr align 8 %iter) #8, !dbg !1778
  store ptr %5, ptr %_5, align 8, !dbg !1778
  %6 = load ptr, ptr %_5, align 8, !dbg !1778, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1778
  %8 = icmp eq i64 %7, 0, !dbg !1778
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1778
  %9 = icmp eq i64 %_7, 0, !dbg !1778
  br i1 %9, label %bb6, label %bb4, !dbg !1778

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1782

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1783, !nonnull !19, !align !1077, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1783
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hb5f0b3d001a6a099E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1784
  br label %bb2, !dbg !1785

bb5:                                              ; No predecessors!
  unreachable, !dbg !1778
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1786 {
start:
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1793, metadata !DIExpression()), !dbg !1797
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1794, metadata !DIExpression()), !dbg !1798
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0
  store ptr %fmt.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1
  store i64 %fmt.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1795, metadata !DIExpression()), !dbg !1799
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1796, metadata !DIExpression()), !dbg !1800
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1801
  store ptr %fmt.0, ptr %7, align 8, !dbg !1801
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1801
  store i64 %fmt.1, ptr %8, align 8, !dbg !1801
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1802
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1802
  store ptr %pieces.0, ptr %10, align 8, !dbg !1802
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1802
  store i64 %pieces.1, ptr %11, align 8, !dbg !1802
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1802
  %13 = load ptr, ptr %12, align 8, !dbg !1802, !align !1062, !noundef !19
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1802
  %15 = load i64, ptr %14, align 8, !dbg !1802
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1802
  store ptr %13, ptr %16, align 8, !dbg !1802
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1802
  store i64 %15, ptr %17, align 8, !dbg !1802
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1802
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1802
  store ptr %args.0, ptr %19, align 8, !dbg !1802
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1802
  store i64 %args.1, ptr %20, align 8, !dbg !1802
  ret void, !dbg !1803
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1804 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_16 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1808, metadata !DIExpression()), !dbg !1810
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1809, metadata !DIExpression()), !dbg !1811
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1812
  br i1 %_4, label %bb1, label %bb2, !dbg !1812

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1813
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1813
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1813
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1813
  br i1 %6, label %panic, label %bb4, !dbg !1813

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1812
  br label %bb3, !dbg !1812

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1812, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !1812
  br i1 %8, label %bb5, label %bb7, !dbg !1812

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1814
  %9 = zext i1 %_7 to i8, !dbg !1812
  store i8 %9, ptr %_3, align 1, !dbg !1812
  br label %bb3, !dbg !1812

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_47ee623a9f06017983b1b14793104f21) #9, !dbg !1813
  unreachable, !dbg !1813

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_16, align 8, !dbg !1815
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1816
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1816
  store ptr %pieces.0, ptr %11, align 8, !dbg !1816
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1816
  store i64 %pieces.1, ptr %12, align 8, !dbg !1816
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_16, i32 0, i32 0, !dbg !1816
  %14 = load ptr, ptr %13, align 8, !dbg !1816, !align !1062, !noundef !19
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_16, i32 0, i32 1, !dbg !1816
  %16 = load i64, ptr %15, align 8, !dbg !1816
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1816
  store ptr %14, ptr %17, align 8, !dbg !1816
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1816
  store i64 %16, ptr %18, align 8, !dbg !1816
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1816
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1816
  store ptr %args.0, ptr %20, align 8, !dbg !1816
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1816
  store i64 %args.1, ptr %21, align 8, !dbg !1816
  ret void, !dbg !1817

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_71b99a1804d93c013f301ec59bc480be, i64 1, ptr align 8 @alloc_2bfeba76c1438a46208a034153050220, i64 0) #8, !dbg !1818
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h110b4081507dd9c0E(ptr %_13, ptr align 8 @alloc_06016551127ebd46210a364dc7059aaa) #9, !dbg !1818
  unreachable, !dbg !1818
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h2e6f934fed69d370E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1819 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1837, metadata !DIExpression()), !dbg !1842
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1838, metadata !DIExpression()), !dbg !1843
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1844, metadata !DIExpression()), !dbg !1857
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1853, metadata !DIExpression()), !dbg !1859
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1860
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1860
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1860
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1861
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1854, metadata !DIExpression()), !dbg !1862
  %4 = zext i1 %_5.1.i to i8, !dbg !1863
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1863
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1856, metadata !DIExpression()), !dbg !1864
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1865
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1865
  %6 = zext i1 %_5.1.i to i8, !dbg !1865
  store i8 %6, ptr %5, align 8, !dbg !1865
  %7 = load i64, ptr %0, align 8, !dbg !1866, !noundef !19
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1866
  %9 = load i8, ptr %8, align 8, !dbg !1866, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !1866
  %11 = zext i1 %10 to i8, !dbg !1866
  %12 = insertvalue { i64, i8 } undef, i64 %7, 0, !dbg !1866
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1866
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1867
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1867
  %_5.1 = trunc i8 %14 to i1, !dbg !1867
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1868
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1839, metadata !DIExpression()), !dbg !1869
  %15 = zext i1 %_5.1 to i8, !dbg !1870
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1870
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1841, metadata !DIExpression()), !dbg !1871
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1872
  %17 = zext i1 %16 to i8, !dbg !1872
  store i8 %17, ptr %1, align 1, !dbg !1872
  %18 = load i8, ptr %1, align 1, !dbg !1872, !range !1598, !noundef !19
  %_6 = trunc i8 %18 to i1, !dbg !1872
  br i1 %_6, label %bb3, label %bb4, !dbg !1872

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1873
  store i64 %_5.0, ptr %19, align 8, !dbg !1873
  store i64 1, ptr %2, align 8, !dbg !1873
  br label %bb5, !dbg !1874

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1875
  br label %bb5, !dbg !1874

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1876
  %21 = load i64, ptr %20, align 8, !dbg !1876, !range !1877, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1876
  %23 = load i64, ptr %22, align 8, !dbg !1876
  %24 = insertvalue { i64, i64 } undef, i64 %21, 0, !dbg !1876
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1876
  ret { i64, i64 } %25, !dbg !1876
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h3151060264febd10E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1878 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1880, metadata !DIExpression()), !dbg !1885
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1881, metadata !DIExpression()), !dbg !1886
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1887, metadata !DIExpression()), !dbg !1894
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1890, metadata !DIExpression()), !dbg !1896
  %_5.0.i = sub i64 %self, %rhs, !dbg !1897
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1897
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1898
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1891, metadata !DIExpression()), !dbg !1899
  %3 = zext i1 %_5.1.i to i8, !dbg !1900
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1900
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1893, metadata !DIExpression()), !dbg !1901
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1902
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1902
  %5 = zext i1 %_5.1.i to i8, !dbg !1902
  store i8 %5, ptr %4, align 8, !dbg !1902
  %6 = load i64, ptr %0, align 8, !dbg !1903, !noundef !19
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1903
  %8 = load i8, ptr %7, align 8, !dbg !1903, !range !1598, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !1903
  %10 = zext i1 %9 to i8, !dbg !1903
  %11 = insertvalue { i64, i8 } undef, i64 %6, 0, !dbg !1903
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1903
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1904
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1904
  %_5.1 = trunc i8 %13 to i1, !dbg !1904
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1905
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1882, metadata !DIExpression()), !dbg !1906
  %14 = zext i1 %_5.1 to i8, !dbg !1907
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1907
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1884, metadata !DIExpression()), !dbg !1908
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1909
  %16 = zext i1 %15 to i8, !dbg !1909
  store i8 %16, ptr %1, align 1, !dbg !1909
  %17 = load i8, ptr %1, align 1, !dbg !1909, !range !1598, !noundef !19
  %_6 = trunc i8 %17 to i1, !dbg !1909
  br i1 %_6, label %bb3, label %bb4, !dbg !1909

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1910
  store i64 %_5.0, ptr %18, align 8, !dbg !1910
  store i64 1, ptr %2, align 8, !dbg !1910
  br label %bb5, !dbg !1911

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1912
  br label %bb5, !dbg !1911

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1913
  %20 = load i64, ptr %19, align 8, !dbg !1913, !range !1877, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1913
  %22 = load i64, ptr %21, align 8, !dbg !1913
  %23 = insertvalue { i64, i64 } undef, i64 %20, 0, !dbg !1913
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1913
  ret { i64, i64 } %24, !dbg !1913
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hce0937824cf6593bE"(ptr %_1) unnamed_addr #0 !dbg !1914 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1920, metadata !DIExpression()), !dbg !1923
  ret void, !dbg !1923
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0f210998faa376f4E"(ptr %_1) unnamed_addr #0 !dbg !1924 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1929, metadata !DIExpression()), !dbg !1932
  ret void, !dbg !1932
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h901a0ac417889c7fE"(ptr %_1) unnamed_addr #0 !dbg !1933 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1938, metadata !DIExpression()), !dbg !1941
  ret void, !dbg !1941
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h0a0536ab5f913b8eE"(ptr %_1) unnamed_addr #0 !dbg !1942 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1947, metadata !DIExpression()), !dbg !1948
  ret void, !dbg !1948
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hb28be3034c31d53cE"(ptr %_1) unnamed_addr #0 !dbg !1949 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1954, metadata !DIExpression()), !dbg !1955
  ret void, !dbg !1955
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h839e5fd0981fc039E"(ptr %_1) unnamed_addr #0 !dbg !1956 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1961, metadata !DIExpression()), !dbg !1964
  ret void, !dbg !1964
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17heb62bec0047000bbE"(ptr %_1) unnamed_addr #0 !dbg !1965 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1970, metadata !DIExpression()), !dbg !1973
  ret void, !dbg !1973
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h7e30c894388e2e62E"(ptr %_1) unnamed_addr #0 !dbg !1974 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1979, metadata !DIExpression()), !dbg !1982
  ret void, !dbg !1982
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbf50cbe5b87fd720E"(ptr %_1) unnamed_addr #0 !dbg !1983 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1988, metadata !DIExpression()), !dbg !1991
  ret void, !dbg !1991
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h94a8f4f45bd6630dE"(ptr %_1) unnamed_addr #0 !dbg !1992 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1997, metadata !DIExpression()), !dbg !2000
  ret void, !dbg !2000
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4f96908d05dee18bE"(ptr %_1) unnamed_addr #0 !dbg !2001 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2006, metadata !DIExpression()), !dbg !2009
  ret void, !dbg !2009
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h2ef310cd80a07364E"(ptr %_1) unnamed_addr #0 !dbg !2010 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2015, metadata !DIExpression()), !dbg !2018
  ret void, !dbg !2018
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h72fc3087d7a85184E"(ptr %_1) unnamed_addr #0 !dbg !2019 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2024, metadata !DIExpression()), !dbg !2027
  ret void, !dbg !2027
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hb2f1d270ae4425d0E"(ptr %_1) unnamed_addr #0 !dbg !2028 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2033, metadata !DIExpression()), !dbg !2036
  ret void, !dbg !2036
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h8e8a109fc9f01648E"(ptr %_1) unnamed_addr #0 !dbg !2037 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2042, metadata !DIExpression()), !dbg !2045
  ret void, !dbg !2045
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h051910095c18a1c2E"(ptr %_1) unnamed_addr #0 !dbg !2046 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2051, metadata !DIExpression()), !dbg !2052
  ret void, !dbg !2052
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17haf332635460d27c1E"(ptr %_1) unnamed_addr #0 !dbg !2053 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2058, metadata !DIExpression()), !dbg !2061
  ret void, !dbg !2061
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h489caff652cdad4bE"(ptr %_1) unnamed_addr #0 !dbg !2062 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2067, metadata !DIExpression()), !dbg !2070
  ret void, !dbg !2070
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2e18f7034831d1e5E"(ptr %_1) unnamed_addr #0 !dbg !2071 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2076, metadata !DIExpression()), !dbg !2079
  ret void, !dbg !2079
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hb767422701d9e969E"(ptr %_1) unnamed_addr #0 !dbg !2080 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2085, metadata !DIExpression()), !dbg !2086
  ret void, !dbg !2086
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hc608e47e73a1125dE"(ptr %_1) unnamed_addr #0 !dbg !2087 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2092, metadata !DIExpression()), !dbg !2095
  ret void, !dbg !2095
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h056b1983eacce964E"(ptr %_1) unnamed_addr #0 !dbg !2096 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2101, metadata !DIExpression()), !dbg !2104
  ret void, !dbg !2104
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hcc16fbbb56510c6fE"(ptr %_1) unnamed_addr #0 !dbg !2105 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2110, metadata !DIExpression()), !dbg !2113
  ret void, !dbg !2113
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h7b47e04d38a0ab78E"(ptr %_1) unnamed_addr #0 !dbg !2114 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2119, metadata !DIExpression()), !dbg !2122
  ret void, !dbg !2122
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h23d459c7b53f627cE"(ptr %_1) unnamed_addr #0 !dbg !2123 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2128, metadata !DIExpression()), !dbg !2129
  ret void, !dbg !2129
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h78d85ab835ab82e6E"(ptr %_1) unnamed_addr #0 !dbg !2130 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2135, metadata !DIExpression()), !dbg !2136
  ret void, !dbg !2136
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h3e1c33765d8c859fE"(ptr %_1) unnamed_addr #0 !dbg !2137 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2142, metadata !DIExpression()), !dbg !2145
  ret void, !dbg !2145
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h5aa8eb56b5b0db76E"(ptr %_1) unnamed_addr #0 !dbg !2146 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2151, metadata !DIExpression()), !dbg !2154
  ret void, !dbg !2154
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h5982cd9857475ceeE"(ptr %_1) unnamed_addr #0 !dbg !2155 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2160, metadata !DIExpression()), !dbg !2161
  ret void, !dbg !2161
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h441083645e50cb95E"(ptr %_1) unnamed_addr #0 !dbg !2162 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2167, metadata !DIExpression()), !dbg !2170
  ret void, !dbg !2170
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hf769cb091a17da5fE"(ptr %_1) unnamed_addr #0 !dbg !2171 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2176, metadata !DIExpression()), !dbg !2179
  ret void, !dbg !2179
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h263e55daeecb5c80E"(ptr %_1) unnamed_addr #0 !dbg !2180 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2185, metadata !DIExpression()), !dbg !2188
  ret void, !dbg !2188
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h8dd18d10be8abd09E"(ptr %_1) unnamed_addr #0 !dbg !2189 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2194, metadata !DIExpression()), !dbg !2197
  ret void, !dbg !2197
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1dfa19b5c0f74092E"(ptr %_1) unnamed_addr #0 !dbg !2198 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2203, metadata !DIExpression()), !dbg !2206
  ret void, !dbg !2206
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h1cb61d403b1e5a4eE"(ptr %_1) unnamed_addr #0 !dbg !2207 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2212, metadata !DIExpression()), !dbg !2215
  ret void, !dbg !2215
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h8fffff8a8a501db7E"(ptr %_1) unnamed_addr #0 !dbg !2216 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2221, metadata !DIExpression()), !dbg !2224
  ret void, !dbg !2224
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h28170caae62c1d09E"(ptr %_1) unnamed_addr #0 !dbg !2225 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2230, metadata !DIExpression()), !dbg !2233
  ret void, !dbg !2233
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h9c803b7c02a70ee2E"(ptr %_1) unnamed_addr #0 !dbg !2234 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2239, metadata !DIExpression()), !dbg !2240
  ret void, !dbg !2240
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h408f7e267bb58454E"(ptr %_1) unnamed_addr #0 !dbg !2241 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2246, metadata !DIExpression()), !dbg !2247
  ret void, !dbg !2247
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h17df2edb6ead260aE"(ptr %_1) unnamed_addr #0 !dbg !2248 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2253, metadata !DIExpression()), !dbg !2256
  ret void, !dbg !2256
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h0de2eb666efb7d83E"(ptr %_1) unnamed_addr #0 !dbg !2257 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2262, metadata !DIExpression()), !dbg !2265
  ret void, !dbg !2265
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E"(ptr %ptr) unnamed_addr #0 !dbg !2266 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2275, metadata !DIExpression()), !dbg !2276
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2277, metadata !DIExpression()), !dbg !2284
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2286, metadata !DIExpression()), !dbg !2294
  store ptr %ptr, ptr %0, align 8, !dbg !2296
  %1 = load i64, ptr %0, align 8, !dbg !2296, !noundef !19
  %2 = icmp eq i64 %1, 0, !dbg !2297
  ret i1 %2, !dbg !2298
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h2685e2e84eebe4d0E"(ptr %self) unnamed_addr #0 !dbg !2299 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2303, metadata !DIExpression()), !dbg !2304
  store ptr %self, ptr %_2, align 8, !dbg !2305
  %0 = load ptr, ptr %_2, align 8, !dbg !2306, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E"(ptr %0) #8, !dbg !2306
  ret i1 %1, !dbg !2307
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5abfc0d67c2729d6E"(ptr %self) unnamed_addr #0 !dbg !2308 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2312, metadata !DIExpression()), !dbg !2313
  store ptr %self, ptr %_2, align 8, !dbg !2314
  %0 = load ptr, ptr %_2, align 8, !dbg !2315, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E"(ptr %0) #8, !dbg !2315
  ret i1 %1, !dbg !2316
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5c2c18a386a75471E"(ptr %self) unnamed_addr #0 !dbg !2317 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2322, metadata !DIExpression()), !dbg !2323
  store ptr %self, ptr %_2, align 8, !dbg !2324
  %0 = load ptr, ptr %_2, align 8, !dbg !2325, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E"(ptr %0) #8, !dbg !2325
  ret i1 %1, !dbg !2326
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17haec03f5c6b295221E"(ptr %self) unnamed_addr #0 !dbg !2327 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2331, metadata !DIExpression()), !dbg !2332
  store ptr %self, ptr %_2, align 8, !dbg !2333
  %0 = load ptr, ptr %_2, align 8, !dbg !2334, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E"(ptr %0) #8, !dbg !2334
  ret i1 %1, !dbg !2335
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h171c503c7e38459fE"(ptr %_1) unnamed_addr #0 !dbg !2336 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2341, metadata !DIExpression()), !dbg !2342
  ret void, !dbg !2342
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h67591bb853a79388E"(ptr %_1) unnamed_addr #0 !dbg !2343 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2348, metadata !DIExpression()), !dbg !2351
  ret void, !dbg !2351
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h4cc3a900dec50166E(ptr %data_address) unnamed_addr #0 !dbg !2352 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2358, metadata !DIExpression()), !dbg !2360
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2359, metadata !DIExpression()), !dbg !2361
  store ptr %data_address, ptr %_4, align 8, !dbg !2362
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2363
  %0 = load ptr, ptr %_3, align 8, !dbg !2363, !noundef !19
  ret ptr %0, !dbg !2364
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h60681aea43a352f9E(ptr %data_address) unnamed_addr #0 !dbg !2365 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2369, metadata !DIExpression()), !dbg !2371
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2370, metadata !DIExpression()), !dbg !2372
  store ptr %data_address, ptr %_4, align 8, !dbg !2373
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2374
  %0 = load ptr, ptr %_3, align 8, !dbg !2374, !noundef !19
  ret ptr %0, !dbg !2375
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hd468f5870e3c0c56E(ptr %data_address) unnamed_addr #0 !dbg !2376 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2380, metadata !DIExpression()), !dbg !2382
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2381, metadata !DIExpression()), !dbg !2383
  store ptr %data_address, ptr %_4, align 8, !dbg !2384
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2385
  %0 = load ptr, ptr %_3, align 8, !dbg !2385, !noundef !19
  ret ptr %0, !dbg !2386
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17he96b8779dc7d498fE(ptr %data_address) unnamed_addr #0 !dbg !2387 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2391, metadata !DIExpression()), !dbg !2393
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2392, metadata !DIExpression()), !dbg !2394
  store ptr %data_address, ptr %_4, align 8, !dbg !2395
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2396
  %0 = load ptr, ptr %_3, align 8, !dbg !2396, !noundef !19
  ret ptr %0, !dbg !2397
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h282297b100e486d8E(ptr %ptr) unnamed_addr #0 !dbg !2398 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2402, metadata !DIExpression()), !dbg !2403
  store ptr %ptr, ptr %_2, align 8, !dbg !2404
  ret void, !dbg !2405
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hbd5a0a94c4111cbcE(ptr %ptr) unnamed_addr #0 !dbg !2406 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2410, metadata !DIExpression()), !dbg !2411
  store ptr %ptr, ptr %_2, align 8, !dbg !2412
  ret void, !dbg !2413
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hc63747d714223e56E(ptr %ptr) unnamed_addr #0 !dbg !2414 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2418, metadata !DIExpression()), !dbg !2419
  store ptr %ptr, ptr %_2, align 8, !dbg !2420
  ret void, !dbg !2421
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hd8b61db21acc2f53E(ptr %ptr) unnamed_addr #0 !dbg !2422 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2426, metadata !DIExpression()), !dbg !2427
  store ptr %ptr, ptr %_2, align 8, !dbg !2428
  ret void, !dbg !2429
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2532e9a40b9279a3E"(ptr %ptr) unnamed_addr #0 !dbg !2430 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2435, metadata !DIExpression()), !dbg !2436
  store ptr %ptr, ptr %_3, align 8, !dbg !2437
  %1 = load ptr, ptr %_3, align 8, !dbg !2437, !noundef !19
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2438, metadata !DIExpression()), !dbg !2444
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17haec03f5c6b295221E"(ptr %1) #8, !dbg !2446
  %_3.i = xor i1 %_4.i, true, !dbg !2448
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hbf2f5aaf8c619dcaE.exit", !dbg !2449

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h5e7e5c0cee2d3924E(ptr align 1 @alloc_d0afbdd8e12853f26980a9342bb4d429, i64 93) #9, !dbg !2450
  unreachable, !dbg !2450

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hbf2f5aaf8c619dcaE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2451
  %2 = load ptr, ptr %0, align 8, !dbg !2452, !nonnull !19, !noundef !19
  ret ptr %2, !dbg !2452
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cdbc550ed22297dE"(ptr %ptr) unnamed_addr #0 !dbg !2453 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2457, metadata !DIExpression()), !dbg !2458
  store ptr %ptr, ptr %_3, align 8, !dbg !2459
  %1 = load ptr, ptr %_3, align 8, !dbg !2459, !noundef !19
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2460, metadata !DIExpression()), !dbg !2463
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5abfc0d67c2729d6E"(ptr %1) #8, !dbg !2465
  %_3.i = xor i1 %_4.i, true, !dbg !2467
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3fda159b06f67390E.exit", !dbg !2468

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h5e7e5c0cee2d3924E(ptr align 1 @alloc_d0afbdd8e12853f26980a9342bb4d429, i64 93) #9, !dbg !2469
  unreachable, !dbg !2469

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3fda159b06f67390E.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2470
  %2 = load ptr, ptr %0, align 8, !dbg !2471, !nonnull !19, !noundef !19
  ret ptr %2, !dbg !2471
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4e640347a23da8c9E"(ptr %ptr) unnamed_addr #0 !dbg !2472 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2476, metadata !DIExpression()), !dbg !2477
  store ptr %ptr, ptr %_3, align 8, !dbg !2478
  %1 = load ptr, ptr %_3, align 8, !dbg !2478, !noundef !19
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2479, metadata !DIExpression()), !dbg !2482
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h2685e2e84eebe4d0E"(ptr %1) #8, !dbg !2484
  %_3.i = xor i1 %_4.i, true, !dbg !2486
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h251b99827acada6bE.exit", !dbg !2487

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h5e7e5c0cee2d3924E(ptr align 1 @alloc_d0afbdd8e12853f26980a9342bb4d429, i64 93) #9, !dbg !2488
  unreachable, !dbg !2488

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h251b99827acada6bE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2489
  %2 = load ptr, ptr %0, align 8, !dbg !2490, !nonnull !19, !noundef !19
  ret ptr %2, !dbg !2490
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hdbc67c0702928c80E"(ptr %ptr) unnamed_addr #0 !dbg !2491 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2495, metadata !DIExpression()), !dbg !2496
  store ptr %ptr, ptr %_3, align 8, !dbg !2497
  %1 = load ptr, ptr %_3, align 8, !dbg !2497, !noundef !19
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2498, metadata !DIExpression()), !dbg !2503
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5c2c18a386a75471E"(ptr %1) #8, !dbg !2505
  %_3.i = xor i1 %_4.i, true, !dbg !2507
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9b03e1deb6708d8fE.exit", !dbg !2508

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h5e7e5c0cee2d3924E(ptr align 1 @alloc_d0afbdd8e12853f26980a9342bb4d429, i64 93) #9, !dbg !2509
  unreachable, !dbg !2509

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9b03e1deb6708d8fE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2510
  %2 = load ptr, ptr %0, align 8, !dbg !2511, !nonnull !19, !noundef !19
  ret ptr %2, !dbg !2511
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h6d642825e7259f16E"(ptr %_1) unnamed_addr #0 !dbg !2512 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2517, metadata !DIExpression()), !dbg !2520
  ret void, !dbg !2520
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h2141539ecd865bb7E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2521 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2529, metadata !DIExpression()), !dbg !2533
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2530, metadata !DIExpression()), !dbg !2534
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h282297b100e486d8E(ptr %meta) #8, !dbg !2535
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17he96b8779dc7d498fE(ptr %self) #8, !dbg !2536
  ret ptr %0, !dbg !2537
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17ha2276525daf21cd0E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2538 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2542, metadata !DIExpression()), !dbg !2546
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2543, metadata !DIExpression()), !dbg !2547
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hc63747d714223e56E(ptr %meta) #8, !dbg !2548
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hd468f5870e3c0c56E(ptr %self) #8, !dbg !2549
  ret ptr %0, !dbg !2550
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbc5deab6821e0556E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2551 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2555, metadata !DIExpression()), !dbg !2559
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2556, metadata !DIExpression()), !dbg !2560
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hbd5a0a94c4111cbcE(ptr %meta) #8, !dbg !2561
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h60681aea43a352f9E(ptr %self) #8, !dbg !2562
  ret ptr %0, !dbg !2563
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdcd3a68812c0ab72E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2564 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2568, metadata !DIExpression()), !dbg !2572
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2569, metadata !DIExpression()), !dbg !2573
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hd8b61db21acc2f53E(ptr %meta) #8, !dbg !2574
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h4cc3a900dec50166E(ptr %self) #8, !dbg !2575
  ret ptr %0, !dbg !2576
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE"(ptr %ptr) unnamed_addr #0 !dbg !2577 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2582, metadata !DIExpression()), !dbg !2583
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2584, metadata !DIExpression()), !dbg !2589
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2591, metadata !DIExpression()), !dbg !2596
  store ptr %ptr, ptr %0, align 8, !dbg !2598
  %1 = load i64, ptr %0, align 8, !dbg !2598, !noundef !19
  %2 = icmp eq i64 %1, 0, !dbg !2599
  ret i1 %2, !dbg !2600
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5c25c8ee32b53c26E"(ptr %self) unnamed_addr #0 !dbg !2601 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2605, metadata !DIExpression()), !dbg !2606
  store ptr %self, ptr %_2, align 8, !dbg !2607
  %0 = load ptr, ptr %_2, align 8, !dbg !2608, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE"(ptr %0) #8, !dbg !2608
  ret i1 %1, !dbg !2609
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb1393f916e295142E"(ptr %self) unnamed_addr #0 !dbg !2610 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2614, metadata !DIExpression()), !dbg !2615
  store ptr %self, ptr %_2, align 8, !dbg !2616
  %0 = load ptr, ptr %_2, align 8, !dbg !2617, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE"(ptr %0) #8, !dbg !2617
  ret i1 %1, !dbg !2618
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17he036b4d0cca2bd71E"(ptr %self) unnamed_addr #0 !dbg !2619 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2623, metadata !DIExpression()), !dbg !2624
  store ptr %self, ptr %_2, align 8, !dbg !2625
  %0 = load ptr, ptr %_2, align 8, !dbg !2626, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE"(ptr %0) #8, !dbg !2626
  ret i1 %1, !dbg !2627
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfeecc505db3deaa1E"(ptr %self) unnamed_addr #0 !dbg !2628 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2632, metadata !DIExpression()), !dbg !2633
  store ptr %self, ptr %_2, align 8, !dbg !2634
  %0 = load ptr, ptr %_2, align 8, !dbg !2635, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE"(ptr %0) #8, !dbg !2635
  ret i1 %1, !dbg !2636
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h67d59cccdd7cc713E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2637 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2645, metadata !DIExpression()), !dbg !2647
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2646, metadata !DIExpression()), !dbg !2648
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hb74b16d78bd34b19E"(ptr align 8 %self, ptr align 8 @alloc_e2008b385b6b4dbefc3aab85072aae81) #8, !dbg !2649
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2649
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2649
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2650
  store ptr %_5.0, ptr %1, align 8, !dbg !2650
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2650
  store i64 %_5.1, ptr %2, align 8, !dbg !2650
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d98f1be11e74a44E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2651
  ret i1 %3, !dbg !2652
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hb9572a4e15eb16daE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2653 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2658, metadata !DIExpression()), !dbg !2660
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2659, metadata !DIExpression()), !dbg !2661
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h36cef19aed7d67b3E"(ptr align 8 %self, ptr align 8 @alloc_e2008b385b6b4dbefc3aab85072aae81) #8, !dbg !2662
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2662
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2662
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2663
  store ptr %_5.0, ptr %1, align 8, !dbg !2663
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2663
  store i64 %_5.1, ptr %2, align 8, !dbg !2663
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha42cb73d81be4068E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2664
  ret i1 %3, !dbg !2665
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbc00241c72400c43E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2666 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2670, metadata !DIExpression()), !dbg !2672
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2671, metadata !DIExpression()), !dbg !2673
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h78f7c8834ee2f9b6E"(ptr align 4 %self, ptr align 8 @alloc_e2008b385b6b4dbefc3aab85072aae81) #8, !dbg !2674
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2674
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2674
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2675
  store ptr %_5.0, ptr %1, align 8, !dbg !2675
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2675
  store i64 %_5.1, ptr %2, align 8, !dbg !2675
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3eb47bfc6b6644d8E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2676
  ret i1 %3, !dbg !2677
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd338052129bb4744E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2678 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2683, metadata !DIExpression()), !dbg !2685
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2684, metadata !DIExpression()), !dbg !2686
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8ce69e2c6d553dc5E"(ptr align 4 %self, ptr align 8 @alloc_e2008b385b6b4dbefc3aab85072aae81) #8, !dbg !2687
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2687
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2687
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2688
  store ptr %_5.0, ptr %1, align 8, !dbg !2688
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2688
  store i64 %_5.1, ptr %2, align 8, !dbg !2688
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3eb47bfc6b6644d8E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2689
  ret i1 %3, !dbg !2690
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hdab380fe39efaf8dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2691 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2696, metadata !DIExpression()), !dbg !2698
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2697, metadata !DIExpression()), !dbg !2699
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h420826b803c7794fE"(ptr align 8 %self, ptr align 8 @alloc_e2008b385b6b4dbefc3aab85072aae81) #8, !dbg !2700
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2700
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2700
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2701
  store ptr %_5.0, ptr %1, align 8, !dbg !2701
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2701
  store i64 %_5.1, ptr %2, align 8, !dbg !2701
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha42cb73d81be4068E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2702
  ret i1 %3, !dbg !2703
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h36cef19aed7d67b3E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2704 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2710, metadata !DIExpression()), !dbg !2714
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2711, metadata !DIExpression()), !dbg !2715
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hb897519807b03a63E"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2716
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2716
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2716
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2717
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2717
  ret { ptr, i64 } %5, !dbg !2717
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h420826b803c7794fE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2718 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2722, metadata !DIExpression()), !dbg !2724
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2723, metadata !DIExpression()), !dbg !2725
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hb897519807b03a63E"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2726
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2726
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2726
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2727
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2727
  ret { ptr, i64 } %5, !dbg !2727
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h78f7c8834ee2f9b6E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2728 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2732, metadata !DIExpression()), !dbg !2735
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2733, metadata !DIExpression()), !dbg !2736
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1816a17e3b3f39b2E"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2737
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2737
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2737
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2738
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2738
  ret { ptr, i64 } %5, !dbg !2738
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8ce69e2c6d553dc5E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2739 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2743, metadata !DIExpression()), !dbg !2745
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2744, metadata !DIExpression()), !dbg !2746
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1816a17e3b3f39b2E"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2747
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2747
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2747
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2748
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2748
  ret { ptr, i64 } %5, !dbg !2748
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hb74b16d78bd34b19E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2749 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2753, metadata !DIExpression()), !dbg !2756
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2757
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1e60d7b2ba19bc35E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2758
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2758
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2758
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2759
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2759
  ret { ptr, i64 } %5, !dbg !2759
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdf1bcddcc1be7907E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2760 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2765, metadata !DIExpression()), !dbg !2768
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2766, metadata !DIExpression()), !dbg !2769
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9056aaf21eb6629eE"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2770
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2770
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2770
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2771
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2771
  ret { ptr, i64 } %5, !dbg !2771
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h02c6194a0610b32cE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2772 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2778, metadata !DIExpression()), !dbg !2779
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h596d48fee89e9f69E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2780
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2780
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2780
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2781
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2781
  ret { ptr, ptr } %6, !dbg !2781
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h55e86f62b7c1c8a0E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2782 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2786, metadata !DIExpression()), !dbg !2787
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17he9e846a4abb50f30E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2788
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2788
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2788
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2789
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2789
  ret { ptr, ptr } %6, !dbg !2789
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h7616314141dd9439E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2790 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2794, metadata !DIExpression()), !dbg !2795
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd73c31d3e10e6debE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2796
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2796
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2796
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2797
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2797
  ret { ptr, ptr } %6, !dbg !2797
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he30132a609421008E"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2798 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2802, metadata !DIExpression()), !dbg !2803
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfe110141a697e093E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2804
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2804
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2804
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2805
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2805
  ret { ptr, ptr } %6, !dbg !2805
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h596d48fee89e9f69E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2806 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2809, metadata !DIExpression()), !dbg !2814
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2812, metadata !DIExpression()), !dbg !2815
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2816, metadata !DIExpression()), !dbg !2821
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2823
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2810, metadata !DIExpression()), !dbg !2824
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfeecc505db3deaa1E"(ptr %slice.0) #8, !dbg !2825
  %_3 = xor i1 %_4, true, !dbg !2826
  call void @llvm.assume(i1 %_3), !dbg !2827
  br i1 false, label %bb3, label %bb4, !dbg !2828

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2829, metadata !DIExpression()), !dbg !2835
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2834, metadata !DIExpression()), !dbg !2837
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2838, metadata !DIExpression()), !dbg !2845
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2844, metadata !DIExpression()), !dbg !2847
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2848
  store ptr %6, ptr %0, align 8, !dbg !2848
  %7 = load ptr, ptr %0, align 8, !dbg !2848, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !2849
  br label %bb5, !dbg !2849

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2850, metadata !DIExpression()), !dbg !2854
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2853, metadata !DIExpression()), !dbg !2856
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2857, metadata !DIExpression()), !dbg !2864
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2866, metadata !DIExpression()), !dbg !2872
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2871, metadata !DIExpression()), !dbg !2874
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2875, metadata !DIExpression()), !dbg !2881
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2880, metadata !DIExpression()), !dbg !2883
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2884
  store ptr %8, ptr %1, align 8, !dbg !2884
  %9 = load ptr, ptr %1, align 8, !dbg !2884, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17ha2276525daf21cd0E"(ptr %9, ptr %slice.0) #8, !dbg !2885
  store ptr %10, ptr %end, align 8, !dbg !2886
  br label %bb5, !dbg !2886

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hdbc67c0702928c80E"(ptr %slice.0) #8, !dbg !2887
  %_15 = load ptr, ptr %end, align 8, !dbg !2888, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2889
  store ptr %_12, ptr %11, align 8, !dbg !2889
  store ptr %_15, ptr %2, align 8, !dbg !2889
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2890
  %13 = load ptr, ptr %12, align 8, !dbg !2890, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2890
  %15 = load ptr, ptr %14, align 8, !dbg !2890, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2890
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2890
  ret { ptr, ptr } %17, !dbg !2890
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd73c31d3e10e6debE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2891 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2893, metadata !DIExpression()), !dbg !2898
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2896, metadata !DIExpression()), !dbg !2899
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2900, metadata !DIExpression()), !dbg !2905
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2907
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2894, metadata !DIExpression()), !dbg !2908
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5c25c8ee32b53c26E"(ptr %slice.0) #8, !dbg !2909
  %_3 = xor i1 %_4, true, !dbg !2910
  call void @llvm.assume(i1 %_3), !dbg !2911
  br i1 false, label %bb3, label %bb4, !dbg !2912

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2913, metadata !DIExpression()), !dbg !2919
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2918, metadata !DIExpression()), !dbg !2921
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2922, metadata !DIExpression()), !dbg !2928
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2927, metadata !DIExpression()), !dbg !2930
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2931
  store ptr %6, ptr %0, align 8, !dbg !2931
  %7 = load ptr, ptr %0, align 8, !dbg !2931, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !2932
  br label %bb5, !dbg !2932

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2933, metadata !DIExpression()), !dbg !2937
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2936, metadata !DIExpression()), !dbg !2939
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2940, metadata !DIExpression()), !dbg !2946
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2866, metadata !DIExpression()), !dbg !2948
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2871, metadata !DIExpression()), !dbg !2950
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2875, metadata !DIExpression()), !dbg !2951
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2880, metadata !DIExpression()), !dbg !2953
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2954
  store ptr %8, ptr %1, align 8, !dbg !2954
  %9 = load ptr, ptr %1, align 8, !dbg !2954, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h2141539ecd865bb7E"(ptr %9, ptr %slice.0) #8, !dbg !2955
  store ptr %10, ptr %end, align 8, !dbg !2956
  br label %bb5, !dbg !2956

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cdbc550ed22297dE"(ptr %slice.0) #8, !dbg !2957
  %_15 = load ptr, ptr %end, align 8, !dbg !2958, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2959
  store ptr %_12, ptr %11, align 8, !dbg !2959
  store ptr %_15, ptr %2, align 8, !dbg !2959
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2960
  %13 = load ptr, ptr %12, align 8, !dbg !2960, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2960
  %15 = load ptr, ptr %14, align 8, !dbg !2960, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2960
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2960
  ret { ptr, ptr } %17, !dbg !2960
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17he9e846a4abb50f30E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2961 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2963, metadata !DIExpression()), !dbg !2968
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2966, metadata !DIExpression()), !dbg !2969
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2970, metadata !DIExpression()), !dbg !2975
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2977
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2964, metadata !DIExpression()), !dbg !2978
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb1393f916e295142E"(ptr %slice.0) #8, !dbg !2979
  %_3 = xor i1 %_4, true, !dbg !2980
  call void @llvm.assume(i1 %_3), !dbg !2981
  br i1 false, label %bb3, label %bb4, !dbg !2982

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2983, metadata !DIExpression()), !dbg !2989
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2988, metadata !DIExpression()), !dbg !2991
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2992, metadata !DIExpression()), !dbg !2998
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2997, metadata !DIExpression()), !dbg !3000
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3001
  store ptr %6, ptr %0, align 8, !dbg !3001
  %7 = load ptr, ptr %0, align 8, !dbg !3001, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !3002
  br label %bb5, !dbg !3002

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3003, metadata !DIExpression()), !dbg !3007
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3006, metadata !DIExpression()), !dbg !3009
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3010, metadata !DIExpression()), !dbg !3016
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2866, metadata !DIExpression()), !dbg !3018
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2871, metadata !DIExpression()), !dbg !3020
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2875, metadata !DIExpression()), !dbg !3021
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2880, metadata !DIExpression()), !dbg !3023
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3024
  store ptr %8, ptr %1, align 8, !dbg !3024
  %9 = load ptr, ptr %1, align 8, !dbg !3024, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbc5deab6821e0556E"(ptr %9, ptr %slice.0) #8, !dbg !3025
  store ptr %10, ptr %end, align 8, !dbg !3026
  br label %bb5, !dbg !3026

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2532e9a40b9279a3E"(ptr %slice.0) #8, !dbg !3027
  %_15 = load ptr, ptr %end, align 8, !dbg !3028, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3029
  store ptr %_12, ptr %11, align 8, !dbg !3029
  store ptr %_15, ptr %2, align 8, !dbg !3029
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3030
  %13 = load ptr, ptr %12, align 8, !dbg !3030, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3030
  %15 = load ptr, ptr %14, align 8, !dbg !3030, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3030
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3030
  ret { ptr, ptr } %17, !dbg !3030
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfe110141a697e093E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !3031 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !3033, metadata !DIExpression()), !dbg !3038
  call void @llvm.dbg.declare(metadata ptr %end, metadata !3036, metadata !DIExpression()), !dbg !3039
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !3040, metadata !DIExpression()), !dbg !3045
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !3047
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !3034, metadata !DIExpression()), !dbg !3048
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17he036b4d0cca2bd71E"(ptr %slice.0) #8, !dbg !3049
  %_3 = xor i1 %_4, true, !dbg !3050
  call void @llvm.assume(i1 %_3), !dbg !3051
  br i1 false, label %bb3, label %bb4, !dbg !3052

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3053, metadata !DIExpression()), !dbg !3059
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3058, metadata !DIExpression()), !dbg !3061
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3062, metadata !DIExpression()), !dbg !3068
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3067, metadata !DIExpression()), !dbg !3070
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !3071
  store ptr %6, ptr %0, align 8, !dbg !3071
  %7 = load ptr, ptr %0, align 8, !dbg !3071, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !3072
  br label %bb5, !dbg !3072

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3073, metadata !DIExpression()), !dbg !3077
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3076, metadata !DIExpression()), !dbg !3079
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3080, metadata !DIExpression()), !dbg !3086
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2866, metadata !DIExpression()), !dbg !3088
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2871, metadata !DIExpression()), !dbg !3090
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2875, metadata !DIExpression()), !dbg !3091
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2880, metadata !DIExpression()), !dbg !3093
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3094
  store ptr %8, ptr %1, align 8, !dbg !3094
  %9 = load ptr, ptr %1, align 8, !dbg !3094, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdcd3a68812c0ab72E"(ptr %9, ptr %slice.0) #8, !dbg !3095
  store ptr %10, ptr %end, align 8, !dbg !3096
  br label %bb5, !dbg !3096

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4e640347a23da8c9E"(ptr %slice.0) #8, !dbg !3097
  %_15 = load ptr, ptr %end, align 8, !dbg !3098, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3099
  store ptr %_12, ptr %11, align 8, !dbg !3099
  store ptr %_15, ptr %2, align 8, !dbg !3099
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3100
  %13 = load ptr, ptr %12, align 8, !dbg !3100, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3100
  %15 = load ptr, ptr %14, align 8, !dbg !3100, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3100
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3100
  ret { ptr, ptr } %17, !dbg !3100
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1816a17e3b3f39b2E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3101 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3108, metadata !DIExpression()), !dbg !3110
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3109, metadata !DIExpression()), !dbg !3111
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb917216870f8b2dfE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3112
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3112
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3112
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3113
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3113
  ret { ptr, i64 } %7, !dbg !3113
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1e60d7b2ba19bc35E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3114 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3118, metadata !DIExpression()), !dbg !3120
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3119, metadata !DIExpression()), !dbg !3121
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h7acd75b06ab3586fE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3122
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3122
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3122
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3123
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3123
  ret { ptr, i64 } %7, !dbg !3123
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9056aaf21eb6629eE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3124 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3128, metadata !DIExpression()), !dbg !3130
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3129, metadata !DIExpression()), !dbg !3131
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79b6f584f156b491E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3132
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3132
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3132
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3133
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3133
  ret { ptr, i64 } %7, !dbg !3133
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hb897519807b03a63E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3134 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3138, metadata !DIExpression()), !dbg !3140
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3139, metadata !DIExpression()), !dbg !3141
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd4f2f1e71f8009eaE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3142
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3142
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3142
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3143
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3143
  ret { ptr, i64 } %7, !dbg !3143
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h9a96c68f51adb306E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3144 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3162, metadata !DIExpression()), !dbg !3166
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3163, metadata !DIExpression()), !dbg !3167
  %4 = load i8, ptr %self, align 1, !dbg !3168, !range !3169, !noundef !19
  %5 = icmp eq i8 %4, 4, !dbg !3168
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3168
  %6 = icmp eq i64 %_3, 0, !dbg !3170
  br i1 %6, label %bb1, label %bb3, !dbg !3170

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hbff91b6deea9603bE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3171
  unreachable, !dbg !3171

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3172, !range !3173, !noundef !19
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3172
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3164, metadata !DIExpression()), !dbg !3174
  ret i8 %val, !dbg !3175

bb2:                                              ; No predecessors!
  unreachable, !dbg !3168
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17he0201763d7db6d6cE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3176 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3193, metadata !DIExpression()), !dbg !3197
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3194, metadata !DIExpression()), !dbg !3198
  %4 = load i8, ptr %self, align 1, !dbg !3199, !range !3169, !noundef !19
  %5 = icmp eq i8 %4, 4, !dbg !3199
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3199
  %6 = icmp eq i64 %_3, 0, !dbg !3200
  br i1 %6, label %bb1, label %bb3, !dbg !3200

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hbff91b6deea9603bE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3201
  unreachable, !dbg !3201

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3202, !range !3173, !noundef !19
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3202
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3195, metadata !DIExpression()), !dbg !3203
  ret i8 %val, !dbg !3204

bb2:                                              ; No predecessors!
  unreachable, !dbg !3199
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h6d99caebba193902E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3205 {
start:
  %val.dbg.spill = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3209, metadata !DIExpression()), !dbg !3212
  %_2 = load i64, ptr %self, align 8, !dbg !3213, !range !1877, !noundef !19
  %5 = icmp eq i64 %_2, 0, !dbg !3214
  br i1 %5, label %bb1, label %bb3, !dbg !3214

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_f570dea0a53168780ce9a91e67646421, i64 43, ptr align 8 %2) #9, !dbg !3215
  unreachable, !dbg !3215

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3216
  %val = load i64, ptr %6, align 8, !dbg !3216, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !3216
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3210, metadata !DIExpression()), !dbg !3217
  ret i64 %val, !dbg !3218

bb2:                                              ; No predecessors!
  unreachable, !dbg !3213
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h70b4b5d2a68b4aecE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3219 {
start:
  %x.dbg.spill1 = alloca i64, align 8
  %x.dbg.spill = alloca %"core::num::error::TryFromIntError", align 1
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3242, metadata !DIExpression()), !dbg !3247
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3245, metadata !DIExpression()), !dbg !3248
  %_2 = load i64, ptr %self, align 8, !dbg !3249, !range !1877, !noundef !19
  %5 = icmp eq i64 %_2, 0, !dbg !3250
  br i1 %5, label %bb3, label %bb1, !dbg !3250

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3251
  %x = load i64, ptr %6, align 8, !dbg !3251, !noundef !19
  store i64 %x, ptr %x.dbg.spill1, align 8, !dbg !3251
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill1, metadata !3243, metadata !DIExpression()), !dbg !3252
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3253
  store i64 %x, ptr %7, align 8, !dbg !3253
  store i64 1, ptr %2, align 8, !dbg !3253
  br label %bb4, !dbg !3254

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3255
  br label %bb4, !dbg !3256

bb2:                                              ; No predecessors!
  unreachable, !dbg !3249

bb4:                                              ; preds = %bb3, %bb1
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3257
  %9 = load i64, ptr %8, align 8, !dbg !3257, !range !1877, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3257
  %11 = load i64, ptr %10, align 8, !dbg !3257
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3257
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3257
  ret { i64, i64 } %13, !dbg !3257
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h57b9a116654ed989E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3258 {
start:
  %t.dbg.spill = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3277, metadata !DIExpression()), !dbg !3283
  %5 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3278, metadata !DIExpression()), !dbg !3284
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3281, metadata !DIExpression()), !dbg !3285
  %_3 = load i64, ptr %self, align 8, !dbg !3286, !range !1877, !noundef !19
  %7 = icmp eq i64 %_3, 0, !dbg !3287
  br i1 %7, label %bb3, label %bb1, !dbg !3287

bb3:                                              ; preds = %start
  %8 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3288
  %t = load i64, ptr %8, align 8, !dbg !3288, !noundef !19
  store i64 %t, ptr %t.dbg.spill, align 8, !dbg !3288
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill, metadata !3279, metadata !DIExpression()), !dbg !3289
  ret i64 %t, !dbg !3290

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3291
  %10 = load i64, ptr %9, align 8, !dbg !3291, !noundef !19
  store i64 %10, ptr %e, align 8, !dbg !3291
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h48c1b0ff8f31f7ddE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3292
  unreachable, !dbg !3292

bb2:                                              ; No predecessors!
  unreachable, !dbg !3286
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h18bec756fe6fec71E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3293 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3329, metadata !DIExpression()), !dbg !3337
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3330, metadata !DIExpression()), !dbg !3338
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3331, metadata !DIExpression()), !dbg !3339
  store i8 0, ptr %_9, align 1, !dbg !3340
  store i8 1, ptr %_9, align 1, !dbg !3340
  %1 = load i8, ptr %self, align 8, !dbg !3340, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3340
  %_3 = zext i1 %2 to i64, !dbg !3340
  %3 = icmp eq i64 %_3, 0, !dbg !3341
  br i1 %3, label %bb3, label %bb1, !dbg !3341

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3342
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3342
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3343
  store i64 3, ptr %0, align 8, !dbg !3343
  br label %bb7, !dbg !3344

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3345
  %7 = load i8, ptr %6, align 1, !dbg !3345, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3345
  %8 = zext i1 %e to i8, !dbg !3345
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3345
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3333, metadata !DIExpression()), !dbg !3346
  store i8 0, ptr %_9, align 1, !dbg !3347
  %9 = zext i1 %e to i8, !dbg !3347
  store i8 %9, ptr %_8, align 1, !dbg !3347
  %10 = load i8, ptr %_8, align 1, !dbg !3347, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3347
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hae52456188885ec8E"(i1 zeroext %11) #8, !dbg !3347
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3347
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3347
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3348
  store i64 %_6.0, ptr %13, align 8, !dbg !3348
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3348
  store i64 %_6.1, ptr %14, align 8, !dbg !3348
  br label %bb7, !dbg !3349

bb2:                                              ; No predecessors!
  unreachable, !dbg !3340

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3350, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3350
  br i1 %16, label %bb6, label %bb5, !dbg !3350

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3351

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3350
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h49ebb30442dfbeebE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3352 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3359, metadata !DIExpression()), !dbg !3367
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3360, metadata !DIExpression()), !dbg !3368
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3361, metadata !DIExpression()), !dbg !3369
  store i8 0, ptr %_9, align 1, !dbg !3370
  store i8 1, ptr %_9, align 1, !dbg !3370
  %1 = load i8, ptr %self, align 8, !dbg !3370, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3370
  %_3 = zext i1 %2 to i64, !dbg !3370
  %3 = icmp eq i64 %_3, 0, !dbg !3371
  br i1 %3, label %bb3, label %bb1, !dbg !3371

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3372
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3372
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3373
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3373
  store i64 3, ptr %0, align 8, !dbg !3373
  br label %bb7, !dbg !3374

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3375
  %7 = load i8, ptr %6, align 1, !dbg !3375, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3375
  %8 = zext i1 %e to i8, !dbg !3375
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3375
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3363, metadata !DIExpression()), !dbg !3376
  store i8 0, ptr %_9, align 1, !dbg !3377
  %9 = zext i1 %e to i8, !dbg !3377
  store i8 %9, ptr %_8, align 1, !dbg !3377
  %10 = load i8, ptr %_8, align 1, !dbg !3377, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3377
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbe7987c9761f7970E"(i1 zeroext %11) #8, !dbg !3377
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3377
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3377
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3378
  store i64 %_6.0, ptr %13, align 8, !dbg !3378
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3378
  store i64 %_6.1, ptr %14, align 8, !dbg !3378
  br label %bb7, !dbg !3379

bb2:                                              ; No predecessors!
  unreachable, !dbg !3370

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3380, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3380
  br i1 %16, label %bb6, label %bb5, !dbg !3380

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3381

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3380
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h57a62b5dee4032c7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3382 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3387, metadata !DIExpression()), !dbg !3395
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3388, metadata !DIExpression()), !dbg !3396
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3389, metadata !DIExpression()), !dbg !3397
  store i8 0, ptr %_9, align 1, !dbg !3398
  store i8 1, ptr %_9, align 1, !dbg !3398
  %1 = load i8, ptr %self, align 8, !dbg !3398, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3398
  %_3 = zext i1 %2 to i64, !dbg !3398
  %3 = icmp eq i64 %_3, 0, !dbg !3399
  br i1 %3, label %bb3, label %bb1, !dbg !3399

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3400
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3400
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3401
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3401
  store i64 3, ptr %0, align 8, !dbg !3401
  br label %bb7, !dbg !3402

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3403
  %7 = load i8, ptr %6, align 1, !dbg !3403, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3403
  %8 = zext i1 %e to i8, !dbg !3403
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3403
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3391, metadata !DIExpression()), !dbg !3404
  store i8 0, ptr %_9, align 1, !dbg !3405
  %9 = zext i1 %e to i8, !dbg !3405
  store i8 %9, ptr %_8, align 1, !dbg !3405
  %10 = load i8, ptr %_8, align 1, !dbg !3405, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3405
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfd0477d03d5829fdE"(i1 zeroext %11) #8, !dbg !3405
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3405
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3405
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3406
  store i64 %_6.0, ptr %13, align 8, !dbg !3406
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3406
  store i64 %_6.1, ptr %14, align 8, !dbg !3406
  br label %bb7, !dbg !3407

bb2:                                              ; No predecessors!
  unreachable, !dbg !3398

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3408, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3408
  br i1 %16, label %bb6, label %bb5, !dbg !3408

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3409

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3408
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5ca566b4aab01d7aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3410 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3463, metadata !DIExpression()), !dbg !3472
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3464, metadata !DIExpression()), !dbg !3473
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3465, metadata !DIExpression()), !dbg !3474
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3467, metadata !DIExpression()), !dbg !3475
  store i8 0, ptr %_9, align 1, !dbg !3476
  store i8 1, ptr %_9, align 1, !dbg !3476
  %_3 = load i64, ptr %self, align 8, !dbg !3476, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3477
  br i1 %1, label %bb3, label %bb1, !dbg !3477

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3478
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3478
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3479
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3479
  store i64 3, ptr %0, align 8, !dbg !3479
  br label %bb7, !dbg !3480

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3481
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h52d171a5ab41a2f6E"(ptr align 8 %op) #8, !dbg !3481
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3481
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3481
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3482
  store i64 %_6.0, ptr %5, align 8, !dbg !3482
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3482
  store i64 %_6.1, ptr %6, align 8, !dbg !3482
  br label %bb7, !dbg !3483

bb2:                                              ; No predecessors!
  unreachable, !dbg !3476

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3484, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3484
  br i1 %8, label %bb6, label %bb5, !dbg !3484

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3485

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3484
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6906445f62c9e653E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3486 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3492, metadata !DIExpression()), !dbg !3500
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3493, metadata !DIExpression()), !dbg !3501
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3494, metadata !DIExpression()), !dbg !3502
  store i8 0, ptr %_9, align 1, !dbg !3503
  store i8 1, ptr %_9, align 1, !dbg !3503
  %1 = load i8, ptr %self, align 8, !dbg !3503, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3503
  %_3 = zext i1 %2 to i64, !dbg !3503
  %3 = icmp eq i64 %_3, 0, !dbg !3504
  br i1 %3, label %bb3, label %bb1, !dbg !3504

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3505
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3505
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3506
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3506
  store i64 3, ptr %0, align 8, !dbg !3506
  br label %bb7, !dbg !3507

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3508
  %7 = load i8, ptr %6, align 1, !dbg !3508, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3508
  %8 = zext i1 %e to i8, !dbg !3508
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3508
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3496, metadata !DIExpression()), !dbg !3509
  store i8 0, ptr %_9, align 1, !dbg !3510
  %9 = zext i1 %e to i8, !dbg !3510
  store i8 %9, ptr %_8, align 1, !dbg !3510
  %10 = load i8, ptr %_8, align 1, !dbg !3510, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3510
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6f8f9eb340113227E"(i1 zeroext %11) #8, !dbg !3510
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3510
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3510
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3511
  store i64 %_6.0, ptr %13, align 8, !dbg !3511
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3511
  store i64 %_6.1, ptr %14, align 8, !dbg !3511
  br label %bb7, !dbg !3512

bb2:                                              ; No predecessors!
  unreachable, !dbg !3503

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3513, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3513
  br i1 %16, label %bb6, label %bb5, !dbg !3513

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3514

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3513
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h79d3c5879d3b2fb0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3515 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3551, metadata !DIExpression()), !dbg !3559
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3552, metadata !DIExpression()), !dbg !3560
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3553, metadata !DIExpression()), !dbg !3561
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3555, metadata !DIExpression()), !dbg !3562
  store i8 0, ptr %_9, align 1, !dbg !3563
  store i8 1, ptr %_9, align 1, !dbg !3563
  %_3 = load i64, ptr %self, align 8, !dbg !3563, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3564
  br i1 %1, label %bb3, label %bb1, !dbg !3564

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3565
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3565
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3566
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3566
  store i64 3, ptr %0, align 8, !dbg !3566
  br label %bb7, !dbg !3567

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3568
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb01a45d701b8f2f2E"(ptr align 8 %op) #8, !dbg !3568
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3568
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3568
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3569
  store i64 %_6.0, ptr %5, align 8, !dbg !3569
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3569
  store i64 %_6.1, ptr %6, align 8, !dbg !3569
  br label %bb7, !dbg !3570

bb2:                                              ; No predecessors!
  unreachable, !dbg !3563

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3571, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3571
  br i1 %8, label %bb6, label %bb5, !dbg !3571

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3572

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3571
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hae97b2cf9f10b115E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3573 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3609, metadata !DIExpression()), !dbg !3617
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3610, metadata !DIExpression()), !dbg !3618
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3611, metadata !DIExpression()), !dbg !3619
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3613, metadata !DIExpression()), !dbg !3620
  store i8 0, ptr %_9, align 1, !dbg !3621
  store i8 1, ptr %_9, align 1, !dbg !3621
  %_3 = load i64, ptr %self, align 8, !dbg !3621, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3622
  br i1 %1, label %bb3, label %bb1, !dbg !3622

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3623
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3623
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3624
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3624
  store i64 3, ptr %0, align 8, !dbg !3624
  br label %bb7, !dbg !3625

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3626
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hfecb7903f863088fE"(ptr align 8 %op) #8, !dbg !3626
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3626
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3626
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3627
  store i64 %_6.0, ptr %5, align 8, !dbg !3627
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3627
  store i64 %_6.1, ptr %6, align 8, !dbg !3627
  br label %bb7, !dbg !3628

bb2:                                              ; No predecessors!
  unreachable, !dbg !3621

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3629, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3629
  br i1 %8, label %bb6, label %bb5, !dbg !3629

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3630

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3629
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17haf6cc96142f0c82aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3631 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3636, metadata !DIExpression()), !dbg !3644
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3637, metadata !DIExpression()), !dbg !3645
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3638, metadata !DIExpression()), !dbg !3646
  store i8 0, ptr %_9, align 1, !dbg !3647
  store i8 1, ptr %_9, align 1, !dbg !3647
  %1 = load i8, ptr %self, align 8, !dbg !3647, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3647
  %_3 = zext i1 %2 to i64, !dbg !3647
  %3 = icmp eq i64 %_3, 0, !dbg !3648
  br i1 %3, label %bb3, label %bb1, !dbg !3648

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3649
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3649
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3650
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3650
  store i64 3, ptr %0, align 8, !dbg !3650
  br label %bb7, !dbg !3651

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3652
  %7 = load i8, ptr %6, align 1, !dbg !3652, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3652
  %8 = zext i1 %e to i8, !dbg !3652
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3652
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3640, metadata !DIExpression()), !dbg !3653
  store i8 0, ptr %_9, align 1, !dbg !3654
  %9 = zext i1 %e to i8, !dbg !3654
  store i8 %9, ptr %_8, align 1, !dbg !3654
  %10 = load i8, ptr %_8, align 1, !dbg !3654, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3654
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h76c5211725d5d249E"(i1 zeroext %11) #8, !dbg !3654
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3654
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3654
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3655
  store i64 %_6.0, ptr %13, align 8, !dbg !3655
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3655
  store i64 %_6.1, ptr %14, align 8, !dbg !3655
  br label %bb7, !dbg !3656

bb2:                                              ; No predecessors!
  unreachable, !dbg !3647

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3657, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3657
  br i1 %16, label %bb6, label %bb5, !dbg !3657

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3658

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3657
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc067c7151225bd70E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3659 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3682, metadata !DIExpression()), !dbg !3690
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3683, metadata !DIExpression()), !dbg !3691
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3684, metadata !DIExpression()), !dbg !3692
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3686, metadata !DIExpression()), !dbg !3693
  store i8 0, ptr %_9, align 1, !dbg !3694
  store i8 1, ptr %_9, align 1, !dbg !3694
  %_3 = load i64, ptr %self, align 8, !dbg !3694, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3695
  br i1 %1, label %bb3, label %bb1, !dbg !3695

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3696
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3696
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3697
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3697
  store i64 3, ptr %0, align 8, !dbg !3697
  br label %bb7, !dbg !3698

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3699
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3b08f181483b4ec8E"(ptr align 8 %op) #8, !dbg !3699
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3699
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3699
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3700
  store i64 %_6.0, ptr %5, align 8, !dbg !3700
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3700
  store i64 %_6.1, ptr %6, align 8, !dbg !3700
  br label %bb7, !dbg !3701

bb2:                                              ; No predecessors!
  unreachable, !dbg !3694

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3702, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3702
  br i1 %8, label %bb6, label %bb5, !dbg !3702

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3703

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3702
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdce5a8783ca55ee6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3704 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3709, metadata !DIExpression()), !dbg !3717
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3710, metadata !DIExpression()), !dbg !3718
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3711, metadata !DIExpression()), !dbg !3719
  store i8 0, ptr %_9, align 1, !dbg !3720
  store i8 1, ptr %_9, align 1, !dbg !3720
  %1 = load i8, ptr %self, align 8, !dbg !3720, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3720
  %_3 = zext i1 %2 to i64, !dbg !3720
  %3 = icmp eq i64 %_3, 0, !dbg !3721
  br i1 %3, label %bb3, label %bb1, !dbg !3721

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3722
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3722
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3723
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3723
  store i64 3, ptr %0, align 8, !dbg !3723
  br label %bb7, !dbg !3724

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3725
  %7 = load i8, ptr %6, align 1, !dbg !3725, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3725
  %8 = zext i1 %e to i8, !dbg !3725
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3725
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3713, metadata !DIExpression()), !dbg !3726
  store i8 0, ptr %_9, align 1, !dbg !3727
  %9 = zext i1 %e to i8, !dbg !3727
  store i8 %9, ptr %_8, align 1, !dbg !3727
  %10 = load i8, ptr %_8, align 1, !dbg !3727, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3727
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hab5a9bd42d8222daE"(i1 zeroext %11) #8, !dbg !3727
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3727
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3727
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3728
  store i64 %_6.0, ptr %13, align 8, !dbg !3728
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3728
  store i64 %_6.1, ptr %14, align 8, !dbg !3728
  br label %bb7, !dbg !3729

bb2:                                              ; No predecessors!
  unreachable, !dbg !3720

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3730, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3730
  br i1 %16, label %bb6, label %bb5, !dbg !3730

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3731

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3730
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he5f5119404ebb2b2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3732 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3753, metadata !DIExpression()), !dbg !3761
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3754, metadata !DIExpression()), !dbg !3762
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3755, metadata !DIExpression()), !dbg !3763
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3757, metadata !DIExpression()), !dbg !3764
  store i8 0, ptr %_9, align 1, !dbg !3765
  store i8 1, ptr %_9, align 1, !dbg !3765
  %_3 = load i64, ptr %self, align 8, !dbg !3765, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3766
  br i1 %1, label %bb3, label %bb1, !dbg !3766

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3767
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3767
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3768
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3768
  store i64 3, ptr %0, align 8, !dbg !3768
  br label %bb7, !dbg !3769

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3770
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h974a09ec26b489a5E"(ptr align 8 %op) #8, !dbg !3770
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3770
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3770
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3771
  store i64 %_6.0, ptr %5, align 8, !dbg !3771
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3771
  store i64 %_6.1, ptr %6, align 8, !dbg !3771
  br label %bb7, !dbg !3772

bb2:                                              ; No predecessors!
  unreachable, !dbg !3765

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3773, !range !1598, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3773
  br i1 %8, label %bb6, label %bb5, !dbg !3773

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3774

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3773
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf0e6512cba8cf504E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3775 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3780, metadata !DIExpression()), !dbg !3788
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3781, metadata !DIExpression()), !dbg !3789
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3782, metadata !DIExpression()), !dbg !3790
  store i8 0, ptr %_9, align 1, !dbg !3791
  store i8 1, ptr %_9, align 1, !dbg !3791
  %1 = load i8, ptr %self, align 8, !dbg !3791, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3791
  %_3 = zext i1 %2 to i64, !dbg !3791
  %3 = icmp eq i64 %_3, 0, !dbg !3792
  br i1 %3, label %bb3, label %bb1, !dbg !3792

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3793
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3793
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3794
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3794
  store i64 3, ptr %0, align 8, !dbg !3794
  br label %bb7, !dbg !3795

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3796
  %7 = load i8, ptr %6, align 1, !dbg !3796, !range !1598, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3796
  %8 = zext i1 %e to i8, !dbg !3796
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3796
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3784, metadata !DIExpression()), !dbg !3797
  store i8 0, ptr %_9, align 1, !dbg !3798
  %9 = zext i1 %e to i8, !dbg !3798
  store i8 %9, ptr %_8, align 1, !dbg !3798
  %10 = load i8, ptr %_8, align 1, !dbg !3798, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3798
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd27dd0e3f60500ebE"(i1 zeroext %11) #8, !dbg !3798
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3798
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3798
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3799
  store i64 %_6.0, ptr %13, align 8, !dbg !3799
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3799
  store i64 %_6.1, ptr %14, align 8, !dbg !3799
  br label %bb7, !dbg !3800

bb2:                                              ; No predecessors!
  unreachable, !dbg !3791

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3801, !range !1598, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3801
  br i1 %16, label %bb6, label %bb5, !dbg !3801

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3802

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3801
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h39f867082a813ce9E"(i64 %value) unnamed_addr #0 !dbg !3803 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3825, metadata !DIExpression()), !dbg !3826
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3827
  store i64 %value, ptr %1, align 8, !dbg !3827
  store i64 0, ptr %0, align 8, !dbg !3827
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3828
  %3 = load i64, ptr %2, align 8, !dbg !3828, !range !1877, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3828
  %5 = load i64, ptr %4, align 8, !dbg !3828
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3828
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3828
  ret { i64, i64 } %7, !dbg !3828
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hcfdbdfe073428d4cE"(i64 %value) unnamed_addr #0 !dbg !3829 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3834, metadata !DIExpression()), !dbg !3835
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3836
  store i64 %value, ptr %1, align 8, !dbg !3836
  store i64 0, ptr %0, align 8, !dbg !3836
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3837
  %3 = load i64, ptr %2, align 8, !dbg !3837, !range !1877, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3837
  %5 = load i64, ptr %4, align 8, !dbg !3837
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3837
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3837
  ret { i64, i64 } %7, !dbg !3837
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9894072a102c5fbdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3838 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3843, metadata !DIExpression()), !dbg !3847
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3844, metadata !DIExpression()), !dbg !3848
  %_4 = load ptr, ptr %self, align 8, !dbg !3849, !nonnull !19, !align !3850, !noundef !19
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h12a1f3e6bad40502E"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3851
  ret i1 %0, !dbg !3852
}

; <T as core::convert::Into<U>>::into
; Function Attrs: noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h6c4d55213804c763E"(i64 %self) unnamed_addr #1 !dbg !3853 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3858, metadata !DIExpression()), !dbg !3860
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3861, metadata !DIExpression()), !dbg !3864
  ret i64 %self, !dbg !3866
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h066fa46a58284848E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3867 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3876, metadata !DIExpression()), !dbg !3878
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3879
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3879
  ret { ptr, ptr } %3, !dbg !3879
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h5d152ae74601dc4cE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3880 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3884, metadata !DIExpression()), !dbg !3886
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3887
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3887
  ret { ptr, ptr } %3, !dbg !3887
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h9f49b46b7e9c3696E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3888 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3892, metadata !DIExpression()), !dbg !3894
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3895
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3895
  ret { ptr, ptr } %3, !dbg !3895
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd55faba3b6830202E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3896 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3900, metadata !DIExpression()), !dbg !3902
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3903
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3903
  ret { ptr, ptr } %3, !dbg !3903
}

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3904 {
start:
  %v.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3937, metadata !DIExpression()), !dbg !3940
  %_2 = load i64, ptr %self, align 8, !dbg !3941, !range !1877, !noundef !19
  %5 = icmp eq i64 %_2, 0, !dbg !3942
  br i1 %5, label %bb1, label %bb3, !dbg !3942

bb1:                                              ; preds = %start
  store i64 1, ptr %2, align 8, !dbg !3943
  br label %bb4, !dbg !3944

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3945
  %v = load i64, ptr %6, align 8, !dbg !3945, !noundef !19
  store i64 %v, ptr %v.dbg.spill, align 8, !dbg !3945
  call void @llvm.dbg.declare(metadata ptr %v.dbg.spill, metadata !3938, metadata !DIExpression()), !dbg !3946
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3947
  store i64 %v, ptr %7, align 8, !dbg !3947
  store i64 0, ptr %2, align 8, !dbg !3947
  br label %bb4, !dbg !3948

bb2:                                              ; No predecessors!
  unreachable, !dbg !3941

bb4:                                              ; preds = %bb1, %bb3
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3949
  %9 = load i64, ptr %8, align 8, !dbg !3949, !range !1877, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3949
  %11 = load i64, ptr %10, align 8, !dbg !3949
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3949
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3949
  ret { i64, i64 } %13, !dbg !3949
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h0ba7e52f8f31b049E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3950 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3971, metadata !DIExpression()), !dbg !3976
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3972, metadata !DIExpression()), !dbg !3977
  %1 = load i64, ptr %self, align 8, !dbg !3978, !range !3979, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3978
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3978
  %3 = icmp eq i64 %_2, 0, !dbg !3980
  br i1 %3, label %bb3, label %bb1, !dbg !3980

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3981
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3981
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3982
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3982
  store i64 3, ptr %0, align 8, !dbg !3982
  br label %bb4, !dbg !3983

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3984
  %e.0 = load i64, ptr %6, align 8, !dbg !3984, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3984
  %e.1 = load i64, ptr %7, align 8, !dbg !3984
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3984
  store i64 %e.0, ptr %8, align 8, !dbg !3984
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3984
  store i64 %e.1, ptr %9, align 8, !dbg !3984
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3974, metadata !DIExpression()), !dbg !3985
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3986
  store i64 %e.0, ptr %10, align 8, !dbg !3986
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3986
  store i64 %e.1, ptr %11, align 8, !dbg !3986
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3987
  %13 = load i64, ptr %12, align 8, !dbg !3987, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3987
  %15 = load i64, ptr %14, align 8, !dbg !3987
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3987
  store i64 %13, ptr %16, align 8, !dbg !3987
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3987
  store i64 %15, ptr %17, align 8, !dbg !3987
  br label %bb4, !dbg !3988

bb2:                                              ; No predecessors!
  unreachable, !dbg !3978

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3989
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h95fb77acb25a3c9cE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3990 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4009, metadata !DIExpression()), !dbg !4014
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4010, metadata !DIExpression()), !dbg !4015
  %1 = load i64, ptr %self, align 8, !dbg !4016, !range !3979, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !4016
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4016
  %3 = icmp eq i64 %_2, 0, !dbg !4017
  br i1 %3, label %bb3, label %bb1, !dbg !4017

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4018
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !4019
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4019
  store i64 3, ptr %0, align 8, !dbg !4019
  br label %bb4, !dbg !4020

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4021
  %e.0 = load i64, ptr %6, align 8, !dbg !4021, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4021
  %e.1 = load i64, ptr %7, align 8, !dbg !4021
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4021
  store i64 %e.0, ptr %8, align 8, !dbg !4021
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4021
  store i64 %e.1, ptr %9, align 8, !dbg !4021
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4012, metadata !DIExpression()), !dbg !4022
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4023
  store i64 %e.0, ptr %10, align 8, !dbg !4023
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4023
  store i64 %e.1, ptr %11, align 8, !dbg !4023
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4024
  %13 = load i64, ptr %12, align 8, !dbg !4024, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4024
  %15 = load i64, ptr %14, align 8, !dbg !4024
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4024
  store i64 %13, ptr %16, align 8, !dbg !4024
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4024
  store i64 %15, ptr %17, align 8, !dbg !4024
  br label %bb4, !dbg !4025

bb2:                                              ; No predecessors!
  unreachable, !dbg !4016

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4026
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !4027 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4046, metadata !DIExpression()), !dbg !4051
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4047, metadata !DIExpression()), !dbg !4052
  %1 = load i64, ptr %self, align 8, !dbg !4053, !range !3979, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !4053
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4053
  %3 = icmp eq i64 %_2, 0, !dbg !4054
  br i1 %3, label %bb3, label %bb1, !dbg !4054

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4055
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4055
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !4056
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4056
  store i64 3, ptr %0, align 8, !dbg !4056
  br label %bb4, !dbg !4057

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4058
  %e.0 = load i64, ptr %6, align 8, !dbg !4058, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4058
  %e.1 = load i64, ptr %7, align 8, !dbg !4058
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4058
  store i64 %e.0, ptr %8, align 8, !dbg !4058
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4058
  store i64 %e.1, ptr %9, align 8, !dbg !4058
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4049, metadata !DIExpression()), !dbg !4059
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4060
  store i64 %e.0, ptr %10, align 8, !dbg !4060
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4060
  store i64 %e.1, ptr %11, align 8, !dbg !4060
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4061
  %13 = load i64, ptr %12, align 8, !dbg !4061, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4061
  %15 = load i64, ptr %14, align 8, !dbg !4061
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4061
  store i64 %13, ptr %16, align 8, !dbg !4061
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4061
  store i64 %15, ptr %17, align 8, !dbg !4061
  br label %bb4, !dbg !4062

bb2:                                              ; No predecessors!
  unreachable, !dbg !4053

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4063
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E"() unnamed_addr #0 !dbg !4064 {
start:
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4080, metadata !DIExpression()), !dbg !4081
  store i64 0, ptr %0, align 8, !dbg !4082
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4083
  %2 = load i64, ptr %1, align 8, !dbg !4083, !range !1877, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4083
  %4 = load i64, ptr %3, align 8, !dbg !4083
  %5 = insertvalue { i64, i64 } undef, i64 %2, 0, !dbg !4083
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !4083
  ret { i64, i64 } %6, !dbg !4083
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb098ea98c1ed3a7bE"(ptr align 8 %self) unnamed_addr #1 !dbg !4084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4106, metadata !DIExpression()), !dbg !4107
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4108
  store ptr %self, ptr %1, align 8, !dbg !4108
  store i64 0, ptr %0, align 8, !dbg !4108
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4109
  %3 = load i64, ptr %2, align 8, !dbg !4109, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4109
  %5 = load ptr, ptr %4, align 8, !dbg !4109
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4109
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4109
  ret { i64, ptr } %7, !dbg !4109
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hf886312f13a784feE"(ptr align 8 %self) unnamed_addr #1 !dbg !4110 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4112, metadata !DIExpression()), !dbg !4113
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4114
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4115
  store ptr %_2, ptr %1, align 8, !dbg !4115
  store i64 1, ptr %0, align 8, !dbg !4115
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4116
  %3 = load i64, ptr %2, align 8, !dbg !4116, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4116
  %5 = load ptr, ptr %4, align 8, !dbg !4116
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4116
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4116
  ret { i64, ptr } %7, !dbg !4116
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h16517f46d4064815E"(ptr align 8 %self) unnamed_addr #0 !dbg !4117 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4135, metadata !DIExpression()), !dbg !4136
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4137
  %_5 = load ptr, ptr %3, align 8, !dbg !4137, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4138, metadata !DIExpression()), !dbg !4143
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5c2c18a386a75471E"(ptr %_5) #8, !dbg !4137
  %_2 = xor i1 %_3, true, !dbg !4145
  call void @llvm.assume(i1 %_2), !dbg !4146
  br i1 true, label %bb3, label %bb5, !dbg !4147

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4148
  %_13 = load ptr, ptr %4, align 8, !dbg !4148, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4138, metadata !DIExpression()), !dbg !4149
  %_14 = load ptr, ptr %self, align 8, !dbg !4148, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4148
  br i1 %_10, label %bb7, label %bb8, !dbg !4148

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4151, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfeecc505db3deaa1E"(ptr %_9) #8, !dbg !4151
  %_7 = xor i1 %_8, true, !dbg !4152
  call void @llvm.assume(i1 %_7), !dbg !4153
  br label %bb5, !dbg !4154

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4155, metadata !DIExpression()), !dbg !4163
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4160, metadata !DIExpression()), !dbg !4165
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4166
  %_9.i = load ptr, ptr %5, align 8, !dbg !4166, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4138, metadata !DIExpression()), !dbg !4167
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4166
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4161, metadata !DIExpression()), !dbg !4169
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4170
  %_13.i = load ptr, ptr %6, align 8, !dbg !4170, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4138, metadata !DIExpression()), !dbg !4171
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4173, metadata !DIExpression()), !dbg !4179
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4178, metadata !DIExpression()), !dbg !4181
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4182, metadata !DIExpression()), !dbg !4188
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4187, metadata !DIExpression()), !dbg !4190
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4191
  store ptr %7, ptr %0, align 8, !dbg !4191
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4191, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hdbc67c0702928c80E"(ptr %_3.i.i) #8, !dbg !4192
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4193
  store ptr %_10.i, ptr %8, align 8, !dbg !4193
  store ptr %_9.i, ptr %1, align 8, !dbg !4194
  %9 = load ptr, ptr %1, align 8, !dbg !4195, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4196
  br label %bb10, !dbg !4197

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4198
  br label %bb10, !dbg !4197

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4199, !align !1062, !noundef !19
  ret ptr %10, !dbg !4199
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h58e3c4801bc80c91E"(ptr align 8 %self) unnamed_addr #0 !dbg !4200 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4216, metadata !DIExpression()), !dbg !4217
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4218
  %_5 = load ptr, ptr %3, align 8, !dbg !4218, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4219, metadata !DIExpression()), !dbg !4224
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h2685e2e84eebe4d0E"(ptr %_5) #8, !dbg !4218
  %_2 = xor i1 %_3, true, !dbg !4226
  call void @llvm.assume(i1 %_2), !dbg !4227
  br i1 true, label %bb3, label %bb5, !dbg !4228

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4229
  %_13 = load ptr, ptr %4, align 8, !dbg !4229, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4219, metadata !DIExpression()), !dbg !4230
  %_14 = load ptr, ptr %self, align 8, !dbg !4229, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4229
  br i1 %_10, label %bb7, label %bb8, !dbg !4229

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4232, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17he036b4d0cca2bd71E"(ptr %_9) #8, !dbg !4232
  %_7 = xor i1 %_8, true, !dbg !4233
  call void @llvm.assume(i1 %_7), !dbg !4234
  br label %bb5, !dbg !4235

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4236, metadata !DIExpression()), !dbg !4244
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4241, metadata !DIExpression()), !dbg !4246
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4247
  %_9.i = load ptr, ptr %5, align 8, !dbg !4247, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4219, metadata !DIExpression()), !dbg !4248
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4247
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4242, metadata !DIExpression()), !dbg !4250
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4251
  %_13.i = load ptr, ptr %6, align 8, !dbg !4251, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4219, metadata !DIExpression()), !dbg !4252
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4254, metadata !DIExpression()), !dbg !4260
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4259, metadata !DIExpression()), !dbg !4262
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4263, metadata !DIExpression()), !dbg !4269
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4268, metadata !DIExpression()), !dbg !4271
  %7 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4272
  store ptr %7, ptr %0, align 8, !dbg !4272
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4272, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4e640347a23da8c9E"(ptr %_3.i.i) #8, !dbg !4273
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4274
  store ptr %_10.i, ptr %8, align 8, !dbg !4274
  store ptr %_9.i, ptr %1, align 8, !dbg !4275
  %9 = load ptr, ptr %1, align 8, !dbg !4276, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4277
  br label %bb10, !dbg !4278

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4279
  br label %bb10, !dbg !4278

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4280, !align !1077, !noundef !19
  ret ptr %10, !dbg !4280
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c6505a5bd93aff1E"(ptr align 8 %self) unnamed_addr #0 !dbg !4281 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4297, metadata !DIExpression()), !dbg !4298
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4299
  %_5 = load ptr, ptr %3, align 8, !dbg !4299, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4300, metadata !DIExpression()), !dbg !4305
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17haec03f5c6b295221E"(ptr %_5) #8, !dbg !4299
  %_2 = xor i1 %_3, true, !dbg !4307
  call void @llvm.assume(i1 %_2), !dbg !4308
  br i1 true, label %bb3, label %bb5, !dbg !4309

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4310
  %_13 = load ptr, ptr %4, align 8, !dbg !4310, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4300, metadata !DIExpression()), !dbg !4311
  %_14 = load ptr, ptr %self, align 8, !dbg !4310, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4310
  br i1 %_10, label %bb7, label %bb8, !dbg !4310

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4313, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb1393f916e295142E"(ptr %_9) #8, !dbg !4313
  %_7 = xor i1 %_8, true, !dbg !4314
  call void @llvm.assume(i1 %_7), !dbg !4315
  br label %bb5, !dbg !4316

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4317, metadata !DIExpression()), !dbg !4325
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4322, metadata !DIExpression()), !dbg !4327
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4328
  %_9.i = load ptr, ptr %5, align 8, !dbg !4328, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4300, metadata !DIExpression()), !dbg !4329
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4328
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4323, metadata !DIExpression()), !dbg !4331
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4332
  %_13.i = load ptr, ptr %6, align 8, !dbg !4332, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4300, metadata !DIExpression()), !dbg !4333
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4335, metadata !DIExpression()), !dbg !4341
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4340, metadata !DIExpression()), !dbg !4343
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4344, metadata !DIExpression()), !dbg !4350
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4349, metadata !DIExpression()), !dbg !4352
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4353
  store ptr %7, ptr %0, align 8, !dbg !4353
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4353, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2532e9a40b9279a3E"(ptr %_3.i.i) #8, !dbg !4354
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4355
  store ptr %_10.i, ptr %8, align 8, !dbg !4355
  store ptr %_9.i, ptr %1, align 8, !dbg !4356
  %9 = load ptr, ptr %1, align 8, !dbg !4357, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4358
  br label %bb10, !dbg !4359

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4360
  br label %bb10, !dbg !4359

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4361, !align !1062, !noundef !19
  ret ptr %10, !dbg !4361
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h70793fd7e2e25ebcE"(ptr align 8 %self) unnamed_addr #0 !dbg !4362 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4378, metadata !DIExpression()), !dbg !4379
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4380
  %_5 = load ptr, ptr %3, align 8, !dbg !4380, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4381, metadata !DIExpression()), !dbg !4386
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5abfc0d67c2729d6E"(ptr %_5) #8, !dbg !4380
  %_2 = xor i1 %_3, true, !dbg !4388
  call void @llvm.assume(i1 %_2), !dbg !4389
  br i1 true, label %bb3, label %bb5, !dbg !4390

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4391
  %_13 = load ptr, ptr %4, align 8, !dbg !4391, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4392
  %_14 = load ptr, ptr %self, align 8, !dbg !4391, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4391
  br i1 %_10, label %bb7, label %bb8, !dbg !4391

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4394, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5c25c8ee32b53c26E"(ptr %_9) #8, !dbg !4394
  %_7 = xor i1 %_8, true, !dbg !4395
  call void @llvm.assume(i1 %_7), !dbg !4396
  br label %bb5, !dbg !4397

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4398, metadata !DIExpression()), !dbg !4406
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4403, metadata !DIExpression()), !dbg !4408
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4409
  %_9.i = load ptr, ptr %5, align 8, !dbg !4409, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4381, metadata !DIExpression()), !dbg !4410
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4409
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4404, metadata !DIExpression()), !dbg !4412
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4413
  %_13.i = load ptr, ptr %6, align 8, !dbg !4413, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4381, metadata !DIExpression()), !dbg !4414
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4416, metadata !DIExpression()), !dbg !4422
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4421, metadata !DIExpression()), !dbg !4424
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4425, metadata !DIExpression()), !dbg !4431
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4430, metadata !DIExpression()), !dbg !4433
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4434
  store ptr %7, ptr %0, align 8, !dbg !4434
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4434, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cdbc550ed22297dE"(ptr %_3.i.i) #8, !dbg !4435
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4436
  store ptr %_10.i, ptr %8, align 8, !dbg !4436
  store ptr %_9.i, ptr %1, align 8, !dbg !4437
  %9 = load ptr, ptr %1, align 8, !dbg !4438, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4439
  br label %bb10, !dbg !4440

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4441
  br label %bb10, !dbg !4440

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4442, !align !1062, !noundef !19
  ret ptr %10, !dbg !4442
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h2b9d0700392fc5dbE"(ptr align 8 %self) unnamed_addr #1 !dbg !4443 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4449, metadata !DIExpression()), !dbg !4450
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4451
  store ptr %self, ptr %1, align 8, !dbg !4451
  store i64 0, ptr %0, align 8, !dbg !4451
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4452
  %3 = load i64, ptr %2, align 8, !dbg !4452, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4452
  %5 = load ptr, ptr %4, align 8, !dbg !4452
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4452
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4452
  ret { i64, ptr } %7, !dbg !4452
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h33c7e60c2a8c466dE"(ptr align 8 %self) unnamed_addr #1 !dbg !4453 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4455, metadata !DIExpression()), !dbg !4456
  store i64 2, ptr %0, align 8, !dbg !4457
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4458
  %2 = load i64, ptr %1, align 8, !dbg !4458, !range !933, !noundef !19
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4458
  %4 = load ptr, ptr %3, align 8, !dbg !4458
  %5 = insertvalue { i64, ptr } undef, i64 %2, 0, !dbg !4458
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4458
  ret { i64, ptr } %6, !dbg !4458
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79b6f584f156b491E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4459 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4464, metadata !DIExpression()), !dbg !4466
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4465, metadata !DIExpression()), !dbg !4467
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4468
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4468
  ret { ptr, i64 } %4, !dbg !4468
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h7acd75b06ab3586fE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4469 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4473, metadata !DIExpression()), !dbg !4475
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4474, metadata !DIExpression()), !dbg !4476
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4477
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4477
  ret { ptr, i64 } %4, !dbg !4477
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb917216870f8b2dfE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4478 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4482, metadata !DIExpression()), !dbg !4484
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4483, metadata !DIExpression()), !dbg !4485
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4486
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4486
  ret { ptr, i64 } %4, !dbg !4486
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd4f2f1e71f8009eaE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4487 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4491, metadata !DIExpression()), !dbg !4493
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4492, metadata !DIExpression()), !dbg !4494
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4495
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4495
  ret { ptr, i64 } %4, !dbg !4495
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hb83513bf66fb14feE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4496 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4500, metadata !DIExpression()), !dbg !4514
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4501, metadata !DIExpression()), !dbg !4515
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4502, metadata !DIExpression()), !dbg !4516
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4508, metadata !DIExpression()), !dbg !4517
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb098ea98c1ed3a7bE"(ptr align 8 %generic_rage) #8, !dbg !4518
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4518
  %_5 = load i64, ptr %_4, align 8, !dbg !4518, !range !933, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4519

bb3:                                              ; preds = %start
  unreachable, !dbg !4518

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4520
  %_18 = load ptr, ptr %2, align 8, !dbg !4520, !nonnull !19, !align !1062, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4520, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4520
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4506, metadata !DIExpression()), !dbg !4521
  store i64 %value2, ptr %start1, align 8, !dbg !4522
  br label %bb7, !dbg !4523

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4524
  %_17 = load ptr, ptr %3, align 8, !dbg !4524, !nonnull !19, !align !1062, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4524, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4524
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4504, metadata !DIExpression()), !dbg !4525
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4526
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4526
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4526
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4526
  br i1 %5, label %panic, label %bb5, !dbg !4526

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4527
  br label %bb7, !dbg !4527

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hf886312f13a784feE"(ptr align 8 %generic_rage) #8, !dbg !4528
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4528
  %_11 = load i64, ptr %_10, align 8, !dbg !4528, !range !933, !noundef !19
  switch i64 %_11, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4529

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4526
  br label %bb7, !dbg !4530

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_c94c0e170f73eca75a918b677f4f67f3) #9, !dbg !4526
  unreachable, !dbg !4526

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4528

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4531
  %_20 = load ptr, ptr %7, align 8, !dbg !4531, !nonnull !19, !align !1062, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4531, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4531
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4512, metadata !DIExpression()), !dbg !4532
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4533
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4533
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4533
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4533
  br i1 %9, label %panic8, label %bb13, !dbg !4533

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4534
  %_19 = load ptr, ptr %10, align 8, !dbg !4534, !nonnull !19, !align !1062, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4534, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4534
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4510, metadata !DIExpression()), !dbg !4535
  store i64 %value4, ptr %end, align 8, !dbg !4536
  br label %bb14, !dbg !4537

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4538
  br label %bb14, !dbg !4538

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4539, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4540, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4539
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4539
  store i64 %_16, ptr %11, align 8, !dbg !4539
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4541
  %13 = load i64, ptr %12, align 8, !dbg !4541, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4541
  %15 = load i64, ptr %14, align 8, !dbg !4541, !noundef !19
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4541
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4541
  ret { i64, i64 } %17, !dbg !4541

bb13:                                             ; preds = %bb12
  store i64 %_14.0, ptr %end, align 8, !dbg !4533
  br label %bb14, !dbg !4542

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_1c21c5289a97b0fd89b47cb1eb40a0e2) #9, !dbg !4533
  unreachable, !dbg !4533
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hc5ea871fe368e296E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4543 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4547, metadata !DIExpression()), !dbg !4561
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4548, metadata !DIExpression()), !dbg !4562
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4549, metadata !DIExpression()), !dbg !4563
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4555, metadata !DIExpression()), !dbg !4564
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h2b9d0700392fc5dbE"(ptr align 8 %generic_rage) #8, !dbg !4565
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4565
  %_5 = load i64, ptr %_4, align 8, !dbg !4565, !range !933, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4566

bb3:                                              ; preds = %start
  unreachable, !dbg !4565

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4567
  %_18 = load ptr, ptr %2, align 8, !dbg !4567, !nonnull !19, !align !1062, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4567, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4567
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4553, metadata !DIExpression()), !dbg !4568
  store i64 %value2, ptr %start1, align 8, !dbg !4569
  br label %bb7, !dbg !4570

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4571
  %_17 = load ptr, ptr %3, align 8, !dbg !4571, !nonnull !19, !align !1062, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4571, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4571
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4551, metadata !DIExpression()), !dbg !4572
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4573
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4573
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4573
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4573
  br i1 %5, label %panic, label %bb5, !dbg !4573

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4574
  br label %bb7, !dbg !4574

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h33c7e60c2a8c466dE"(ptr align 8 %generic_rage) #8, !dbg !4575
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4575
  %_11 = load i64, ptr %_10, align 8, !dbg !4575, !range !933, !noundef !19
  switch i64 %_11, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4576

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4573
  br label %bb7, !dbg !4577

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_c94c0e170f73eca75a918b677f4f67f3) #9, !dbg !4573
  unreachable, !dbg !4573

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4575

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4578
  %_20 = load ptr, ptr %7, align 8, !dbg !4578, !nonnull !19, !align !1062, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4578, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4578
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4559, metadata !DIExpression()), !dbg !4579
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4580
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4580
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4580
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4580
  br i1 %9, label %panic8, label %bb13, !dbg !4580

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4581
  %_19 = load ptr, ptr %10, align 8, !dbg !4581, !nonnull !19, !align !1062, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4581, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4581
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4557, metadata !DIExpression()), !dbg !4582
  store i64 %value4, ptr %end, align 8, !dbg !4583
  br label %bb14, !dbg !4584

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4585
  br label %bb14, !dbg !4585

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4586, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4587, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4586
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4586
  store i64 %_16, ptr %11, align 8, !dbg !4586
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4588
  %13 = load i64, ptr %12, align 8, !dbg !4588, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4588
  %15 = load i64, ptr %14, align 8, !dbg !4588, !noundef !19
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4588
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4588
  ret { i64, i64 } %17, !dbg !4588

bb13:                                             ; preds = %bb12
  store i64 %_14.0, ptr %end, align 8, !dbg !4580
  br label %bb14, !dbg !4589

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_1c21c5289a97b0fd89b47cb1eb40a0e2) #9, !dbg !4580
  unreachable, !dbg !4580
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h303774d2cd46327dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4590 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4597, metadata !DIExpression()), !dbg !4599
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4598, metadata !DIExpression()), !dbg !4600
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_31bff340cf0974afb406666a860dfa49, i64 16) #8, !dbg !4601
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %self) #8, !dbg !4602
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4602
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4602
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4602
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4602
  store ptr %_15.0, ptr %2, align 8, !dbg !4602
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4602
  store ptr %_15.1, ptr %3, align 8, !dbg !4602
  store i64 2, ptr %_22, align 8, !dbg !4602
  store i64 2, ptr %_23, align 8, !dbg !4602
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4602
  %5 = load i64, ptr %4, align 8, !dbg !4602, !range !933, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4602
  %7 = load i64, ptr %6, align 8, !dbg !4602
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4602
  %9 = load i64, ptr %8, align 8, !dbg !4602, !range !933, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4602
  %11 = load i64, ptr %10, align 8, !dbg !4602
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !4613
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !4615
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !4616
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !4617
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4618
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !4619
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4620
  store i32 32, ptr %14, align 4, !dbg !4620
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4620
  store i8 3, ptr %15, align 8, !dbg !4620
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4620
  store i32 4, ptr %16, align 8, !dbg !4620
  store i64 %5, ptr %_7.i, align 8, !dbg !4620
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4620
  store i64 %7, ptr %17, align 8, !dbg !4620
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4620
  store i64 %9, ptr %18, align 8, !dbg !4620
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4620
  store i64 %11, ptr %19, align 8, !dbg !4620
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4621
  store i64 0, ptr %20, align 8, !dbg !4621
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4621
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4602
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4602
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4602
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4601
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8 %_4) #8, !dbg !4601
  ret i1 %22, !dbg !4622
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %addr) unnamed_addr #0 !dbg !4623 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4627, metadata !DIExpression()), !dbg !4628
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h41fc79f9442e94f2E(i64 %addr) #8, !dbg !4629
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4629
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4629
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h57b9a116654ed989E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_d766fc9559fc0fe06eab884bbdb9fada, i64 74, ptr align 8 @alloc_981d6aad491e0f7d22700100f6c55cd0) #8, !dbg !4629
  ret i64 %1, !dbg !4630
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h41fc79f9442e94f2E(i64 %0) unnamed_addr #0 !dbg !4631 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4635, metadata !DIExpression()), !dbg !4636
  store i64 47, ptr %_4, align 8, !dbg !4637
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4637
  store i64 64, ptr %2, align 8, !dbg !4637
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4638
  %4 = load i64, ptr %3, align 8, !dbg !4638, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4638
  %6 = load i64, ptr %5, align 8, !dbg !4638, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %addr, i64 %4, i64 %6, ptr align 8 @alloc_c8b250080ffc69aa40981ea9979c5930) #8, !dbg !4638
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4639

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4640, !noundef !19
  store i64 %7, ptr %_7, align 8, !dbg !4640
  %8 = load i64, ptr %_7, align 8, !dbg !4641, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4641
  store i64 %8, ptr %9, align 8, !dbg !4641
  store i64 1, ptr %1, align 8, !dbg !4641
  br label %bb6, !dbg !4642

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4643, !noundef !19
  store i64 %10, ptr %_5, align 8, !dbg !4643
  %11 = load i64, ptr %_5, align 8, !dbg !4644, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4644
  store i64 %11, ptr %12, align 8, !dbg !4644
  store i64 0, ptr %1, align 8, !dbg !4644
  br label %bb6, !dbg !4645

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4646, !noundef !19
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %13) #8, !dbg !4646
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4647
  store i64 %_6, ptr %14, align 8, !dbg !4647
  store i64 0, ptr %1, align 8, !dbg !4647
  br label %bb6, !dbg !4648

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4649
  %16 = load i64, ptr %15, align 8, !dbg !4649, !range !1877, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4649
  %18 = load i64, ptr %17, align 8, !dbg !4649, !noundef !19
  %19 = insertvalue { i64, i64 } undef, i64 %16, 0, !dbg !4649
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4649
  ret { i64, i64 } %20, !dbg !4649
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) unnamed_addr #0 !dbg !4650 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4652, metadata !DIExpression()), !dbg !4653
  %_6.0 = shl i64 %addr, 16, !dbg !4654
  %_7.0 = ashr i64 %_6.0, 16, !dbg !4655
  store i64 %_7.0, ptr %0, align 8, !dbg !4656
  %1 = load i64, ptr %0, align 8, !dbg !4657, !noundef !19
  ret i64 %1, !dbg !4657
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h95ba90a322eff89cE(i64 %addr) unnamed_addr #0 !dbg !4658 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4660, metadata !DIExpression()), !dbg !4661
  store i64 %addr, ptr %0, align 8, !dbg !4662
  %1 = load i64, ptr %0, align 8, !dbg !4663, !noundef !19
  ret i64 %1, !dbg !4663
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %self) unnamed_addr #0 !dbg !4664 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4668, metadata !DIExpression()), !dbg !4669
  ret i64 %self, !dbg !4670
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h5973f84f1b5a9267E(i64 %self) unnamed_addr #0 !dbg !4671 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4676, metadata !DIExpression()), !dbg !4677
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %self) #8, !dbg !4678
  %0 = inttoptr i64 %_2 to ptr, !dbg !4678
  ret ptr %0, !dbg !4679
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %self) unnamed_addr #0 !dbg !4680 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4685, metadata !DIExpression()), !dbg !4686
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h5973f84f1b5a9267E(i64 %self) #8, !dbg !4687
  ret ptr %_2, !dbg !4688
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17hcc43e2b85a81eb09E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4689 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4693, metadata !DIExpression()), !dbg !4696
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4694, metadata !DIExpression()), !dbg !4697
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h6c4d55213804c763E"(i64 %align) #8, !dbg !4698
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h9fc642ac5060fd78E(i64 %self, i64 %_5) #8, !dbg !4699
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %_3) #8, !dbg !4700
  ret i64 %0, !dbg !4701
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17hcf1986fe50cfe31cE(i64 %self) unnamed_addr #0 !dbg !4702 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4709, metadata !DIExpression()), !dbg !4710
  %_2 = trunc i64 %self to i16, !dbg !4711
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hac2e1616ae5aee82E(i16 %_2) #8, !dbg !4712
  ret i16 %0, !dbg !4713
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd23921bdd163352fE(i64 %self) unnamed_addr #0 !dbg !4714 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4718, metadata !DIExpression()), !dbg !4719
  %_5.0 = lshr i64 %self, 12, !dbg !4720
  %_2 = trunc i64 %_5.0 to i16, !dbg !4720
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E(i16 %_2) #8, !dbg !4721
  ret i16 %0, !dbg !4722
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE(i64 %self) unnamed_addr #0 !dbg !4723 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4725, metadata !DIExpression()), !dbg !4726
  %_6.0 = lshr i64 %self, 12, !dbg !4727
  %_7.0 = lshr i64 %_6.0, 9, !dbg !4728
  %_2 = trunc i64 %_7.0 to i16, !dbg !4728
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E(i16 %_2) #8, !dbg !4729
  ret i16 %0, !dbg !4730
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %self) unnamed_addr #0 !dbg !4731 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4733, metadata !DIExpression()), !dbg !4734
  %_7.0 = lshr i64 %self, 12, !dbg !4735
  %_8.0 = lshr i64 %_7.0, 9, !dbg !4735
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4736
  %_2 = trunc i64 %_9.0 to i16, !dbg !4736
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E(i16 %_2) #8, !dbg !4737
  ret i16 %0, !dbg !4738
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E(i64 %self) unnamed_addr #0 !dbg !4739 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4741, metadata !DIExpression()), !dbg !4742
  %_8.0 = lshr i64 %self, 12, !dbg !4743
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4743
  %_10.0 = lshr i64 %_9.0, 9, !dbg !4743
  %_11.0 = lshr i64 %_10.0, 9, !dbg !4744
  %_2 = trunc i64 %_11.0 to i16, !dbg !4744
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E(i16 %_2) #8, !dbg !4745
  ret i16 %0, !dbg !4746
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h4918f1f6f115b371E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4747 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4750, metadata !DIExpression()), !dbg !4752
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4751, metadata !DIExpression()), !dbg !4753
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_22cc96ebc885a5852cb0afcaf02f4ba4, i64 8) #8, !dbg !4754
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %self) #8, !dbg !4755
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4755
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4755
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4755
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4755
  store ptr %_15.0, ptr %2, align 8, !dbg !4755
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4755
  store ptr %_15.1, ptr %3, align 8, !dbg !4755
  store i64 2, ptr %_22, align 8, !dbg !4755
  store i64 2, ptr %_23, align 8, !dbg !4755
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4755
  %5 = load i64, ptr %4, align 8, !dbg !4755, !range !933, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4755
  %7 = load i64, ptr %6, align 8, !dbg !4755
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4755
  %9 = load i64, ptr %8, align 8, !dbg !4755, !range !933, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4755
  %11 = load i64, ptr %10, align 8, !dbg !4755
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !4756
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !4758
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !4759
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !4760
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4761
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !4762
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4763
  store i32 32, ptr %14, align 4, !dbg !4763
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4763
  store i8 3, ptr %15, align 8, !dbg !4763
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4763
  store i32 4, ptr %16, align 8, !dbg !4763
  store i64 %5, ptr %_7.i, align 8, !dbg !4763
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4763
  store i64 %7, ptr %17, align 8, !dbg !4763
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4763
  store i64 %9, ptr %18, align 8, !dbg !4763
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4763
  store i64 %11, ptr %19, align 8, !dbg !4763
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4764
  store i64 0, ptr %20, align 8, !dbg !4764
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4764
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4755
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4755
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4755
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4754
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8 %_4) #8, !dbg !4754
  ret i1 %22, !dbg !4765
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hded98a6c6a90dc61E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4766 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4769, metadata !DIExpression()), !dbg !4771
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4770, metadata !DIExpression()), !dbg !4772
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4773
  ret i1 %0, !dbg !4774
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hab9efb6d113e68f1E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4775 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4778, metadata !DIExpression()), !dbg !4780
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4779, metadata !DIExpression()), !dbg !4781
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4782
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4782
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4782
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4782
  br i1 %1, label %panic, label %bb1, !dbg !4782

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_5.0) #8, !dbg !4783
  ret i64 %2, !dbg !4784

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_ef42887cd6375b1af941897e293d0cdc) #9, !dbg !4782
  unreachable, !dbg !4782
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17he4f3adf627ad8ae1E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4785 {
start:
  %val.dbg.spill = alloca i64, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_12 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4790, metadata !DIExpression()), !dbg !4798
  store ptr %end, ptr %end.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4791, metadata !DIExpression()), !dbg !4799
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4792, metadata !DIExpression()), !dbg !4800
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4794, metadata !DIExpression()), !dbg !4801
  %_6 = load i64, ptr %end, align 8, !dbg !4802, !noundef !19
  %_7 = load i64, ptr %start1, align 8, !dbg !4803, !noundef !19
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h3151060264febd10E"(i64 %_6, i64 %_7) #8, !dbg !4802
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4802
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4802
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4802
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4802
  %_8 = load i64, ptr %_4, align 8, !dbg !4802, !range !1877, !noundef !19
  %3 = icmp eq i64 %_8, 0, !dbg !4802
  br i1 %3, label %bb3, label %bb5, !dbg !4802

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4802
  %val = load i64, ptr %4, align 8, !dbg !4802, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4802
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4796, metadata !DIExpression()), !dbg !4804
  store i64 %val, ptr %steps, align 8, !dbg !4804
; call <u64 as bit_field::BitField>::get_bit
  %_13 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17he961c8000f37c6b8E"(ptr align 8 %end, i64 47, ptr align 8 @alloc_cf5f26efd03f7a7bb9e1406ae26a63d5) #8, !dbg !4805
  br i1 %_13, label %bb7, label %bb6, !dbg !4805

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfdf58f64f09d9b72E"() #8, !dbg !4806
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4806
  br label %bb16, !dbg !4806

bb4:                                              ; No predecessors!
  unreachable, !dbg !4802

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4807
  %7 = load i64, ptr %6, align 8, !dbg !4807, !range !1877, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4807
  %9 = load i64, ptr %8, align 8, !dbg !4807
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !4807
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4807
  ret { i64, i64 } %11, !dbg !4807

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_12, align 1, !dbg !4805
  br label %bb8, !dbg !4805

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_16 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17he961c8000f37c6b8E"(ptr align 8 %start1, i64 47, ptr align 8 @alloc_bf61b632f900b5d97aafee4e34ce748a) #8, !dbg !4808
  %_15 = xor i1 %_16, true, !dbg !4809
  %12 = zext i1 %_15 to i8, !dbg !4805
  store i8 %12, ptr %_12, align 1, !dbg !4805
  br label %bb8, !dbg !4805

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_12, align 1, !dbg !4805, !range !1598, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !4805
  br i1 %14, label %bb11, label %bb14, !dbg !4805

bb14:                                             ; preds = %bb11, %bb8
  %_22 = load i64, ptr %steps, align 8, !dbg !4810, !noundef !19
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h39f867082a813ce9E"(i64 %_22) #8, !dbg !4811
  %_21.0 = extractvalue { i64, i64 } %15, 0, !dbg !4811
  %_21.1 = extractvalue { i64, i64 } %15, 1, !dbg !4811
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf7462efb11ed7442E"(i64 %_21.0, i64 %_21.1) #8, !dbg !4811
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4811
  br label %bb16, !dbg !4811

bb11:                                             ; preds = %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4812, !noundef !19
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h3151060264febd10E"(i64 %_20, i64 -281474976710656) #8, !dbg !4812
  %_19.0 = extractvalue { i64, i64 } %17, 0, !dbg !4812
  %_19.1 = extractvalue { i64, i64 } %17, 1, !dbg !4812
; call core::option::Option<T>::unwrap
  %_18 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h6d99caebba193902E"(i64 %_19.0, i64 %_19.1, ptr align 8 @alloc_9dfb5a4c4625c8f9034635ce85a0bff3) #8, !dbg !4812
  store i64 %_18, ptr %steps, align 8, !dbg !4813
  br label %bb14, !dbg !4814
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h18265574d339702fE"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4815 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_12 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4819, metadata !DIExpression()), !dbg !4833
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4820, metadata !DIExpression()), !dbg !4834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4823, metadata !DIExpression()), !dbg !4835
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4827, metadata !DIExpression()), !dbg !4836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4829, metadata !DIExpression()), !dbg !4837
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hcfdbdfe073428d4cE"(i64 %count) #8, !dbg !4838
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4838
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4838
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h70b4b5d2a68b4aecE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4838
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4838
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4838
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4838
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4838
  %_6 = load i64, ptr %_3, align 8, !dbg !4838, !range !1877, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4838
  br i1 %4, label %bb4, label %bb6, !dbg !4838

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4838
  %offset = load i64, ptr %5, align 8, !dbg !4838, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4838
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4821, metadata !DIExpression()), !dbg !4839
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4825, metadata !DIExpression()), !dbg !4840
  %_10 = icmp ugt i64 %offset, 281474976710656, !dbg !4841
  br i1 %_10, label %bb7, label %bb8, !dbg !4841

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E"() #8, !dbg !4842
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4842
  br label %bb19, !dbg !4842

bb5:                                              ; No predecessors!
  unreachable, !dbg !4838

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4843
  %8 = load i64, ptr %7, align 8, !dbg !4843, !range !1877, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4843
  %10 = load i64, ptr %9, align 8, !dbg !4843
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4843
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4843
  ret { i64, i64 } %12, !dbg !4843

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h2e6f934fed69d370E"(i64 %start1, i64 %offset) #8, !dbg !4844
  %_13.0 = extractvalue { i64, i64 } %13, 0, !dbg !4844
  %_13.1 = extractvalue { i64, i64 } %13, 1, !dbg !4844
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %_13.0, i64 %_13.1) #8, !dbg !4844
  store { i64, i64 } %14, ptr %_12, align 8, !dbg !4844
  %_15 = load i64, ptr %_12, align 8, !dbg !4844, !range !1877, !noundef !19
  %15 = icmp eq i64 %_15, 0, !dbg !4844
  br i1 %15, label %bb11, label %bb13, !dbg !4844

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4845
  br label %bb19, !dbg !4846

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !4844
  %val = load i64, ptr %16, align 8, !dbg !4844, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4831, metadata !DIExpression()), !dbg !4849
  store i64 %val, ptr %addr, align 8, !dbg !4849
; call <u64 as bit_field::BitField>::get_bits
  %_19 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb02513f0e77e0257E"(ptr align 8 %addr, i64 47, ptr align 8 @alloc_269e9f5c0025de7c1a7f7208ad05d61d) #8, !dbg !4850
  switch i64 %_19, label %bb17 [
    i64 1, label %bb15
    i64 2, label %bb16
  ], !dbg !4851

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E"() #8, !dbg !4852
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4852
  br label %bb19, !dbg !4852

bb12:                                             ; No predecessors!
  unreachable, !dbg !4844

bb17:                                             ; preds = %bb15, %bb11
  %_26 = load i64, ptr %addr, align 8, !dbg !4853, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_25 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_26) #8, !dbg !4854
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4855
  store i64 %_25, ptr %18, align 8, !dbg !4855
  store i64 1, ptr %0, align 8, !dbg !4855
  br label %bb19, !dbg !4843

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_22 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h279fc5098b88f653E"(ptr align 8 %addr, i64 47, i64 131071, ptr align 8 @alloc_194e1b62033b7af36b043f364e0c9205) #8, !dbg !4856
  br label %bb17, !dbg !4856

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4857
  br label %bb19, !dbg !4858
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17ha71e7e805ed10b62E"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4860 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_12 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4862, metadata !DIExpression()), !dbg !4876
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4863, metadata !DIExpression()), !dbg !4877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4866, metadata !DIExpression()), !dbg !4878
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4870, metadata !DIExpression()), !dbg !4879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4872, metadata !DIExpression()), !dbg !4880
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hcfdbdfe073428d4cE"(i64 %count) #8, !dbg !4881
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4881
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4881
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h70b4b5d2a68b4aecE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4881
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4881
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4881
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4881
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4881
  %_6 = load i64, ptr %_3, align 8, !dbg !4881, !range !1877, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4881
  br i1 %4, label %bb4, label %bb6, !dbg !4881

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4881
  %offset = load i64, ptr %5, align 8, !dbg !4881, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4881
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4864, metadata !DIExpression()), !dbg !4882
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4868, metadata !DIExpression()), !dbg !4883
  %_10 = icmp ugt i64 %offset, 281474976710656, !dbg !4884
  br i1 %_10, label %bb7, label %bb8, !dbg !4884

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E"() #8, !dbg !4885
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4885
  br label %bb19, !dbg !4885

bb5:                                              ; No predecessors!
  unreachable, !dbg !4881

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4886
  %8 = load i64, ptr %7, align 8, !dbg !4886, !range !1877, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4886
  %10 = load i64, ptr %9, align 8, !dbg !4886
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4886
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4886
  ret { i64, i64 } %12, !dbg !4886

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h3151060264febd10E"(i64 %start1, i64 %offset) #8, !dbg !4887
  %_13.0 = extractvalue { i64, i64 } %13, 0, !dbg !4887
  %_13.1 = extractvalue { i64, i64 } %13, 1, !dbg !4887
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E"(i64 %_13.0, i64 %_13.1) #8, !dbg !4887
  store { i64, i64 } %14, ptr %_12, align 8, !dbg !4887
  %_15 = load i64, ptr %_12, align 8, !dbg !4887, !range !1877, !noundef !19
  %15 = icmp eq i64 %_15, 0, !dbg !4887
  br i1 %15, label %bb11, label %bb13, !dbg !4887

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4888
  br label %bb19, !dbg !4889

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !4887
  %val = load i64, ptr %16, align 8, !dbg !4887, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4887
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4874, metadata !DIExpression()), !dbg !4891
  store i64 %val, ptr %addr, align 8, !dbg !4891
; call <u64 as bit_field::BitField>::get_bits
  %_19 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb02513f0e77e0257E"(ptr align 8 %addr, i64 47, ptr align 8 @alloc_027652f0e7835b2110d1aaf07fcfc8d8) #8, !dbg !4892
  switch i64 %_19, label %bb17 [
    i64 131070, label %bb15
    i64 131069, label %bb16
  ], !dbg !4893

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E"() #8, !dbg !4894
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4894
  br label %bb19, !dbg !4894

bb12:                                             ; No predecessors!
  unreachable, !dbg !4887

bb17:                                             ; preds = %bb15, %bb11
  %_26 = load i64, ptr %addr, align 8, !dbg !4895, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_25 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_26) #8, !dbg !4896
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4897
  store i64 %_25, ptr %18, align 8, !dbg !4897
  store i64 1, ptr %0, align 8, !dbg !4897
  br label %bb19, !dbg !4886

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_22 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h279fc5098b88f653E"(ptr align 8 %addr, i64 47, i64 0, ptr align 8 @alloc_67d180b28ff1c733cb03a80434e23286) #8, !dbg !4898
  br label %bb17, !dbg !4898

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4899
  br label %bb19, !dbg !4900
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h3b75690b49ddb184E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4902 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4911, metadata !DIExpression()), !dbg !4913
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4912, metadata !DIExpression()), !dbg !4914
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_baee57e3e8485e7705b27af9c065d5a5, i64 16) #8, !dbg !4915
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %self) #8, !dbg !4916
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4916
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4916
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4916
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4916
  store ptr %_15.0, ptr %2, align 8, !dbg !4916
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4916
  store ptr %_15.1, ptr %3, align 8, !dbg !4916
  store i64 2, ptr %_22, align 8, !dbg !4916
  store i64 2, ptr %_23, align 8, !dbg !4916
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4916
  %5 = load i64, ptr %4, align 8, !dbg !4916, !range !933, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4916
  %7 = load i64, ptr %6, align 8, !dbg !4916
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4916
  %9 = load i64, ptr %8, align 8, !dbg !4916, !range !933, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4916
  %11 = load i64, ptr %10, align 8, !dbg !4916
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !4917
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !4919
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !4920
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !4921
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4922
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !4923
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4924
  store i32 32, ptr %14, align 4, !dbg !4924
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4924
  store i8 3, ptr %15, align 8, !dbg !4924
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4924
  store i32 4, ptr %16, align 8, !dbg !4924
  store i64 %5, ptr %_7.i, align 8, !dbg !4924
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4924
  store i64 %7, ptr %17, align 8, !dbg !4924
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4924
  store i64 %9, ptr %18, align 8, !dbg !4924
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4924
  store i64 %11, ptr %19, align 8, !dbg !4924
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4925
  store i64 0, ptr %20, align 8, !dbg !4925
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4925
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4916
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4916
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4916
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4915
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8 %_4) #8, !dbg !4915
  ret i1 %22, !dbg !4926
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17hd5615c17f7b864b9E(i64 %addr) unnamed_addr #0 !dbg !4927 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4931, metadata !DIExpression()), !dbg !4934
; call x86_64::addr::PhysAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hcf1d27e92ac8b59eE(i64 %addr) #8, !dbg !4935
  store { i64, i64 } %0, ptr %_2, align 8, !dbg !4935
  %_3 = load i64, ptr %_2, align 8, !dbg !4935, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !4936
  br i1 %1, label %bb4, label %bb2, !dbg !4936

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4937
  %p = load i64, ptr %2, align 8, !dbg !4937, !noundef !19
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4937
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4932, metadata !DIExpression()), !dbg !4938
  ret i64 %p, !dbg !4939

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_a0d776c3b45acc55971186cc7f7ad54d, i64 67, ptr align 8 @alloc_ed9cce30094c33c61e1ceae1e04e7da9) #9, !dbg !4940
  unreachable, !dbg !4940

bb3:                                              ; No predecessors!
  unreachable, !dbg !4935
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h4285993a8b0638deE(i64 %addr) unnamed_addr #0 !dbg !4941 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4943, metadata !DIExpression()), !dbg !4944
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4945
  store i64 %_2, ptr %0, align 8, !dbg !4946
  %1 = load i64, ptr %0, align 8, !dbg !4947, !noundef !19
  ret i64 %1, !dbg !4947
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hcf1d27e92ac8b59eE(i64 %addr) unnamed_addr #0 !dbg !4948 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4967, metadata !DIExpression()), !dbg !4970
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h4285993a8b0638deE(i64 %addr) #8, !dbg !4971
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4971
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4968, metadata !DIExpression()), !dbg !4972
  %_3 = icmp eq i64 %p, %addr, !dbg !4973
  br i1 %_3, label %bb2, label %bb3, !dbg !4973

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4974
  %1 = load i64, ptr %_6, align 8, !dbg !4975, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4975
  store i64 %1, ptr %2, align 8, !dbg !4975
  store i64 1, ptr %0, align 8, !dbg !4975
  br label %bb4, !dbg !4976

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4977
  store i64 %p, ptr %3, align 8, !dbg !4977
  store i64 0, ptr %0, align 8, !dbg !4977
  br label %bb4, !dbg !4976

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4978
  %5 = load i64, ptr %4, align 8, !dbg !4978, !range !1877, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4978
  %7 = load i64, ptr %6, align 8, !dbg !4978, !noundef !19
  %8 = insertvalue { i64, i64 } undef, i64 %5, 0, !dbg !4978
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4978
  ret { i64, i64 } %9, !dbg !4978
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %self) unnamed_addr #0 !dbg !4979 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4983, metadata !DIExpression()), !dbg !4984
  ret i64 %self, !dbg !4985
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4986 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4990, metadata !DIExpression()), !dbg !4992
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4991, metadata !DIExpression()), !dbg !4993
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h6c4d55213804c763E"(i64 %align) #8, !dbg !4994
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h9fc642ac5060fd78E(i64 %self, i64 %_5) #8, !dbg !4995
  store i64 %_3, ptr %0, align 8, !dbg !4996
  %1 = load i64, ptr %0, align 8, !dbg !4997, !noundef !19
  ret i64 %1, !dbg !4997
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd0f7129a49a2da69E(i64 %0, i64 %align) unnamed_addr #0 !dbg !4998 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5002, metadata !DIExpression()), !dbg !5004
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5003, metadata !DIExpression()), !dbg !5005
  %1 = load i64, ptr %self, align 8, !dbg !5006, !noundef !19
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E(i64 %1, i64 %align) #8, !dbg !5006
  store i64 %2, ptr %_4, align 8, !dbg !5006
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h7187d72e01a0b8bfE"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !5006
  ret i1 %3, !dbg !5007
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h2fadfbaf28534c59E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5008 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5013, metadata !DIExpression()), !dbg !5015
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5014, metadata !DIExpression()), !dbg !5016
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51cd35a6f35e65cc1acc67fb7cfccb6b, i64 8) #8, !dbg !5017
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %self) #8, !dbg !5018
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5018
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5018
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5018
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5018
  store ptr %_15.0, ptr %2, align 8, !dbg !5018
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5018
  store ptr %_15.1, ptr %3, align 8, !dbg !5018
  store i64 2, ptr %_22, align 8, !dbg !5018
  store i64 2, ptr %_23, align 8, !dbg !5018
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5018
  %5 = load i64, ptr %4, align 8, !dbg !5018, !range !933, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5018
  %7 = load i64, ptr %6, align 8, !dbg !5018
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5018
  %9 = load i64, ptr %8, align 8, !dbg !5018, !range !933, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5018
  %11 = load i64, ptr %10, align 8, !dbg !5018
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5019
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5021
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5022
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5023
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5024
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5025
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5026
  store i32 32, ptr %14, align 4, !dbg !5026
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5026
  store i8 3, ptr %15, align 8, !dbg !5026
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5026
  store i32 4, ptr %16, align 8, !dbg !5026
  store i64 %5, ptr %_7.i, align 8, !dbg !5026
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5026
  store i64 %7, ptr %17, align 8, !dbg !5026
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5026
  store i64 %9, ptr %18, align 8, !dbg !5026
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5026
  store i64 %11, ptr %19, align 8, !dbg !5026
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5027
  store i64 0, ptr %20, align 8, !dbg !5027
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5027
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !5018
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5018
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5017
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8 %_4) #8, !dbg !5017
  ret i1 %22, !dbg !5028
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h9fc642ac5060fd78E(i64 %addr, i64 %align) unnamed_addr #0 !dbg !5029 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5033, metadata !DIExpression()), !dbg !5035
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5034, metadata !DIExpression()), !dbg !5036
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !5037, metadata !DIExpression()), !dbg !5042
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !5044, metadata !DIExpression()), !dbg !5049
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !5051
  store i64 %1, ptr %0, align 8, !dbg !5051
  %_2.i.i = load i64, ptr %0, align 8, !dbg !5051, !noundef !19
  %2 = trunc i64 %_2.i.i to i32, !dbg !5051
  %3 = icmp eq i32 %2, 1, !dbg !5052
  %_3 = xor i1 %3, true, !dbg !5053
  br i1 %_3, label %bb2, label %bb3, !dbg !5053

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !5054
  %_8.1 = icmp ult i64 %align, 1, !dbg !5054
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5054
  br i1 %4, label %panic, label %bb4, !dbg !5054

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_961d53076a8d58c0b368fc1264a191d1, i64 30, ptr align 8 @alloc_6fc45016f28b46e2a2629a242da87009) #9, !dbg !5053
  unreachable, !dbg !5053

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !5055
  %5 = and i64 %addr, %_6, !dbg !5056
  ret i64 %5, !dbg !5057

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_3945b7d90fe0b40d5c01df6990805055) #9, !dbg !5054
  unreachable, !dbg !5054
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hdb17a9acd185d4e4E"(i16 %sel) unnamed_addr #1 !dbg !5058 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5069, metadata !DIExpression()), !dbg !5070
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5071, metadata !DIExpression()), !dbg !5077
  %0 = zext i16 %sel to i64, !dbg !5079
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !5080, !srcloc !5081
  ret void, !dbg !5082
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hdf943950424d0317E"() unnamed_addr #1 !dbg !5083 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5087, !srcloc !5088
  ret void, !dbg !5089
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17he5150d91e84f80f7E(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5090 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5110, metadata !DIExpression()), !dbg !5111
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5112
  br i1 %_2, label %bb1, label %bb2, !dbg !5112

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5113
  %1 = load i16, ptr %_4, align 2, !dbg !5114, !noundef !19
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5114
  store i16 %1, ptr %2, align 8, !dbg !5114
  store ptr null, ptr %0, align 8, !dbg !5114
  br label %bb3, !dbg !5115

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5116
  store ptr @alloc_13fe9b2f4b3c555e4febc466ef75705b, ptr %3, align 8, !dbg !5116
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5116
  store i64 22, ptr %4, align 8, !dbg !5116
  br label %bb3, !dbg !5115

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5117
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h159c9f699e8dc2bcE(ptr align 2 %self) unnamed_addr #1 !dbg !5118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5122, metadata !DIExpression()), !dbg !5123
  %0 = load i16, ptr %self, align 2, !dbg !5124, !noundef !19
  ret i16 %0, !dbg !5125
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h2c3bd57f4c4ca0d9E(i8 %n) unnamed_addr #1 !dbg !5126 {
start:
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5144, metadata !DIExpression()), !dbg !5145
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5146

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5147
  br label %bb6, !dbg !5147

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5148
  br label %bb6, !dbg !5149

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5150
  br label %bb6, !dbg !5151

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5152
  br label %bb6, !dbg !5153

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5154
  br label %bb6, !dbg !5155

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5156, !range !3169, !noundef !19
  ret i8 %1, !dbg !5156
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2c1fb48e59370e99E(i8 %0) unnamed_addr #1 !dbg !5157 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5161, metadata !DIExpression()), !dbg !5162
  %2 = load i8, ptr %self, align 1, !dbg !5163, !range !3173, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5163
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5164

bb2:                                              ; preds = %start
  unreachable, !dbg !5163

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5165
  br label %bb6, !dbg !5165

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5166
  br label %bb6, !dbg !5166

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5167
  br label %bb6, !dbg !5167

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5168
  br label %bb6, !dbg !5168

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5169, !noundef !19
  ret i8 %3, !dbg !5169
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17h23b8417e80073666E(i8 %0) unnamed_addr #1 !dbg !5170 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5177, metadata !DIExpression()), !dbg !5178
  %2 = load i8, ptr %n, align 1, !dbg !5179, !range !3173, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5179
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5180

bb2:                                              ; preds = %start
  unreachable, !dbg !5179

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5181
  br label %bb6, !dbg !5181

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5182
  br label %bb6, !dbg !5182

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5183
  br label %bb6, !dbg !5183

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5184
  br label %bb6, !dbg !5184

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5185, !noundef !19
  ret i64 %3, !dbg !5185
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h4428b6d5b44400fbE(i8 %0) unnamed_addr #1 !dbg !5186 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5193, metadata !DIExpression()), !dbg !5194
  %2 = load i8, ptr %n, align 1, !dbg !5195, !range !3173, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5195
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5196

bb2:                                              ; preds = %start
  unreachable, !dbg !5195

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5197
  br label %bb6, !dbg !5197

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5198
  br label %bb6, !dbg !5198

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5199
  br label %bb6, !dbg !5199

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5200
  br label %bb6, !dbg !5200

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5201, !noundef !19
  ret i64 %3, !dbg !5201
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h850cec3f3205ee30E(i8 %0) unnamed_addr #1 !dbg !5202 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5204, metadata !DIExpression()), !dbg !5205
  %2 = load i8, ptr %n, align 1, !dbg !5206, !range !3173, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5206
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5207

bb2:                                              ; preds = %start
  unreachable, !dbg !5206

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5208
  br label %bb6, !dbg !5208

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5209
  br label %bb6, !dbg !5209

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5210
  br label %bb6, !dbg !5210

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5211
  br label %bb6, !dbg !5211

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5212, !noundef !19
  ret i64 %3, !dbg !5212
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17ha3c644e30678fa10E(i64 %bits) unnamed_addr #1 !dbg !5213 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5217, metadata !DIExpression()), !dbg !5218
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5219

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5220
  br label %bb6, !dbg !5220

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5221
  br label %bb6, !dbg !5222

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5223
  br label %bb6, !dbg !5224

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5225
  br label %bb6, !dbg !5226

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5227
  br label %bb6, !dbg !5228

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5229, !range !3169, !noundef !19
  ret i8 %1, !dbg !5229
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h9f53c3fe6535aa48E(i8 %n) unnamed_addr #1 !dbg !5230 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5234, metadata !DIExpression()), !dbg !5237
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2c1fb48e59370e99E(i8 %n) #8, !dbg !5238
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5239
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5239
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5239
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5239
  br i1 %2, label %panic, label %bb2, !dbg !5239

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5240
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5240
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5240
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5240
  br i1 %4, label %panic1, label %bb3, !dbg !5240

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_18ac539bf08e6af42e93a2a70b9b4fa4) #9, !dbg !5239
  unreachable, !dbg !5239

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5240
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5240
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5235, metadata !DIExpression()), !dbg !5241
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5242
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5242
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5242
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5242
  br i1 %6, label %panic2, label %bb4, !dbg !5242

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_b1f95a912942378c2fd3f71ec28b7242) #9, !dbg !5240
  unreachable, !dbg !5240

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5243
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5243
  store i64 %_9.0, ptr %7, align 8, !dbg !5243
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5244
  %9 = load i64, ptr %8, align 8, !dbg !5244, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5244
  %11 = load i64, ptr %10, align 8, !dbg !5244, !noundef !19
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5244
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5244
  ret { i64, i64 } %13, !dbg !5244

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_ea95a1e23400a0681425296d08fb8803) #9, !dbg !5242
  unreachable, !dbg !5242
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h509d26753cfadcc5E(i64 %size) unnamed_addr #1 !dbg !5245 {
start:
  %size.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5249, metadata !DIExpression()), !dbg !5250
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5251

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5252
  br label %bb6, !dbg !5252

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5253
  br label %bb6, !dbg !5254

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5255
  br label %bb6, !dbg !5256

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5257
  br label %bb6, !dbg !5258

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5259
  br label %bb6, !dbg !5260

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5261, !range !3169, !noundef !19
  ret i8 %1, !dbg !5261
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4540679dafc2f596E(i64 %bits) unnamed_addr #1 !dbg !5262 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5266, metadata !DIExpression()), !dbg !5267
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5268

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5269
  br label %bb6, !dbg !5269

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5270
  br label %bb6, !dbg !5271

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5272
  br label %bb6, !dbg !5273

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5274
  br label %bb6, !dbg !5275

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5276
  br label %bb6, !dbg !5277

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5278, !range !3169, !noundef !19
  ret i8 %1, !dbg !5278
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h0d0f085812b78932E(i8 %n) unnamed_addr #1 !dbg !5279 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5281, metadata !DIExpression()), !dbg !5284
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2c1fb48e59370e99E(i8 %n) #8, !dbg !5285
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5286
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5286
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5286
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5286
  br i1 %2, label %panic, label %bb2, !dbg !5286

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5287
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5287
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5287
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5287
  br i1 %4, label %panic1, label %bb3, !dbg !5287

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_fff12a1021bd39ec92eb6ca71e743740) #9, !dbg !5286
  unreachable, !dbg !5286

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5287
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5287
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5282, metadata !DIExpression()), !dbg !5288
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5289
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5289
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5289
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5289
  br i1 %6, label %panic2, label %bb4, !dbg !5289

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_99531cfbda7aed427438867ddf77495c) #9, !dbg !5287
  unreachable, !dbg !5287

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5290
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5290
  store i64 %_9.0, ptr %7, align 8, !dbg !5290
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5291
  %9 = load i64, ptr %8, align 8, !dbg !5291, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5291
  %11 = load i64, ptr %10, align 8, !dbg !5291, !noundef !19
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5291
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5291
  ret { i64, i64 } %13, !dbg !5291

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0625bf9cca8675057d7179762fd9bb72) #9, !dbg !5289
  unreachable, !dbg !5289
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h2882fc9ec74fb6f5E"(i64 %0) unnamed_addr #1 !dbg !5292 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5300, metadata !DIExpression()), !dbg !5301
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h4aff196012eea583E(ptr align 8 %dr7_flags) #8, !dbg !5302
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h346e5b61a8834c14E(i64 %_2) #8, !dbg !5303
  ret i64 %1, !dbg !5304
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h73070af8ced93f2dE() unnamed_addr #1 !dbg !5305 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5313
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5309, metadata !DIExpression()), !dbg !5314
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17hce9ae5077ce5479eE() #8, !dbg !5315
  store i64 %0, ptr %_4, align 8, !dbg !5315
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h4aff196012eea583E(ptr align 8 %_4) #8, !dbg !5315
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5315
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5311, metadata !DIExpression()), !dbg !5316
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5317
  ret i64 %1, !dbg !5318
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h346e5b61a8834c14E(i64 %bits) unnamed_addr #0 !dbg !5319 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5323, metadata !DIExpression()), !dbg !5324
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h73070af8ced93f2dE() #8, !dbg !5325
  %_2 = and i64 %bits, %_3, !dbg !5326
  store i64 %_2, ptr %0, align 8, !dbg !5327
  %1 = load i64, ptr %0, align 8, !dbg !5328, !noundef !19
  ret i64 %1, !dbg !5328
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17ha5e1aa8f07f113c9E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5329 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5334, metadata !DIExpression()), !dbg !5338
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5335, metadata !DIExpression()), !dbg !5339
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h9f53c3fe6535aa48E(i8 %n) #8, !dbg !5340
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5340
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5340
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_bab52c4bf3dfffe54fc8bf448c438ec5) #8, !dbg !5341
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5341
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5336, metadata !DIExpression()), !dbg !5342
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17ha3c644e30678fa10E(i64 %condition) #8, !dbg !5343, !range !3169
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h9a96c68f51adb306E"(i8 %_6, ptr align 1 @alloc_3944c5a04876811e9474e8b7d0380362, i64 32, ptr align 8 @alloc_2476f1731caca004b486d5d0cbd260ac) #8, !dbg !5343, !range !3173
  ret i8 %1, !dbg !5344
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17hcb41b70a3be7e295E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5345 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5350, metadata !DIExpression()), !dbg !5353
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5351, metadata !DIExpression()), !dbg !5354
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5352, metadata !DIExpression()), !dbg !5355
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h9f53c3fe6535aa48E(i8 %n) #8, !dbg !5356
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5356
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5356
  %_8 = load i8, ptr %condition, align 1, !dbg !5357, !range !3173, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5357
  call void @llvm.assume(i1 %_9), !dbg !5357
  %_10 = icmp ule i8 0, %_8, !dbg !5357
  call void @llvm.assume(i1 %_10), !dbg !5357
  %_7 = zext i8 %_8 to i64, !dbg !5357
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_527ed843d95b10270241e79df218cbbe) #8, !dbg !5358
  ret void, !dbg !5359
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17hb0f0898ea7976d38E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5360 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5364, metadata !DIExpression()), !dbg !5368
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5365, metadata !DIExpression()), !dbg !5369
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h0d0f085812b78932E(i8 %n) #8, !dbg !5370
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5370
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5370
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_31198f27ec8838f5c95b222e27707c7d) #8, !dbg !5371
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5371
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5366, metadata !DIExpression()), !dbg !5372
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4540679dafc2f596E(i64 %size) #8, !dbg !5373, !range !3169
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17he0201763d7db6d6cE"(i8 %_6, ptr align 1 @alloc_3944c5a04876811e9474e8b7d0380362, i64 32, ptr align 8 @alloc_a6356a1429e4e69b41113e1e7ec31c39) #8, !dbg !5373, !range !3173
  ret i8 %1, !dbg !5374
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17h5971f66998f859daE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5375 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5379, metadata !DIExpression()), !dbg !5382
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5380, metadata !DIExpression()), !dbg !5383
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5381, metadata !DIExpression()), !dbg !5384
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h0d0f085812b78932E(i8 %n) #8, !dbg !5385
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5385
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5385
  %_8 = load i8, ptr %size, align 1, !dbg !5386, !range !3173, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5386
  call void @llvm.assume(i1 %_9), !dbg !5386
  %_10 = icmp ule i8 0, %_8, !dbg !5386
  call void @llvm.assume(i1 %_10), !dbg !5386
  %_7 = zext i8 %_8 to i64, !dbg !5386
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_8201040ac05deb2a01014633e25f8d65) #8, !dbg !5387
  ret void, !dbg !5388
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h0a515fc13488090aE(i16 %self) unnamed_addr #0 !dbg !5389 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5394, metadata !DIExpression()), !dbg !5395
  %_3.0 = lshr i16 %self, 3, !dbg !5396
  ret i16 %_3.0, !dbg !5397
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h1d804711cb17c8cbE(i16 %0) unnamed_addr #0 !dbg !5398 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5402, metadata !DIExpression()), !dbg !5403
  store i64 0, ptr %_4, align 8, !dbg !5404
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5404
  store i64 2, ptr %1, align 8, !dbg !5404
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5405
  %3 = load i64, ptr %2, align 8, !dbg !5405, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5405
  %5 = load i64, ptr %4, align 8, !dbg !5405, !noundef !19
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hefbbfe258c05f725E"(ptr align 2 %self, i64 %3, i64 %5, ptr align 8 @alloc_6856f77dafb3ef56e4fb227ad07484ab) #8, !dbg !5405
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h33818dc1c31ed11fE(i16 %_2) #8, !dbg !5406, !range !3173
  ret i8 %6, !dbg !5407
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bb5f723410704c6E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5408 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5414, metadata !DIExpression()), !dbg !5423
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5415, metadata !DIExpression()), !dbg !5424
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5416, metadata !DIExpression()), !dbg !5425
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_69e75028a871b1c369580e4583345ee0, i64 15) #8, !dbg !5426
  %_11 = load i16, ptr %self, align 2, !dbg !5427, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h0a515fc13488090aE(i16 %_11) #8, !dbg !5427
  store i16 %0, ptr %_10, align 2, !dbg !5427
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_764f58b8d13cb001797d511e6c29bb65, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5428
  %_18 = load i16, ptr %self, align 2, !dbg !5429, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h1d804711cb17c8cbE(i16 %_18) #8, !dbg !5429, !range !3173
  store i8 %1, ptr %_17, align 1, !dbg !5429
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_6978f9a4c6a7d9ba59286f86b7f0d64f, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5430
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %s) #8, !dbg !5431
  ret i1 %2, !dbg !5432
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hfdad5726fb726458E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5433 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5448, metadata !DIExpression()), !dbg !5449
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2970, metadata !DIExpression()), !dbg !5450
  %_3 = ptrtoint ptr %self to i64, !dbg !5452
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_3) #8, !dbg !5453
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5454
  %_10 = load i64, ptr %2, align 8, !dbg !5454, !noundef !19
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5454
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5454
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5454
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5454
  br i1 %4, label %panic, label %bb4, !dbg !5454

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5455
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5455
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5455
  br i1 %5, label %panic1, label %bb5, !dbg !5455

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_42935c1b595a5600e8d1807d52819ddc) #9, !dbg !5454
  unreachable, !dbg !5454

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5455
  store i16 %_7, ptr %0, align 2, !dbg !5456
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5456
  store i64 %_2, ptr %6, align 2, !dbg !5456
  ret void, !dbg !5457

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_bcebe54bde564be32d7b8fbf4e3cdf37) #9, !dbg !5455
  unreachable, !dbg !5455
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h924218272ad8113bE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5458 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5492, metadata !DIExpression()), !dbg !5493
  %_3 = ptrtoint ptr %self to i64, !dbg !5494
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_3) #8, !dbg !5495
  %_8.0 = sub i64 4096, 1, !dbg !5496
  %_8.1 = icmp ult i64 4096, 1, !dbg !5496
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5496
  br i1 %1, label %panic, label %bb3, !dbg !5496

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5496
  store i16 %_5, ptr %0, align 2, !dbg !5497
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5497
  store i64 %_2, ptr %2, align 2, !dbg !5497
  ret void, !dbg !5498

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d90f9307e32d1bb12e3c0f524523469d) #9, !dbg !5496
  unreachable, !dbg !5496
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3404c4b994b37969E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5499 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5505, metadata !DIExpression()), !dbg !5507
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5506, metadata !DIExpression()), !dbg !5508
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f27a1147174386db4fa2c8fa59a6d3cd, i64 5) #8, !dbg !5509
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hec1d8a88f227a05cE"(ptr align 4 %self) #8, !dbg !5510
  store i64 %0, ptr %_22, align 8, !dbg !5510
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %_22) #8, !dbg !5511
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5511
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5511
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5511
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5511
  store ptr %_20.0, ptr %3, align 8, !dbg !5511
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5511
  store ptr %_20.1, ptr %4, align 8, !dbg !5511
  store i64 2, ptr %_28, align 8, !dbg !5511
  store i64 2, ptr %_29, align 8, !dbg !5511
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5511
  %6 = load i64, ptr %5, align 8, !dbg !5511, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5511
  %8 = load i64, ptr %7, align 8, !dbg !5511
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5511
  %10 = load i64, ptr %9, align 8, !dbg !5511, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5511
  %12 = load i64, ptr %11, align 8, !dbg !5511
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5512
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5514
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5515
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5516
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5517
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5518
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5519
  store i32 32, ptr %15, align 4, !dbg !5519
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5519
  store i8 3, ptr %16, align 8, !dbg !5519
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5519
  store i32 4, ptr %17, align 8, !dbg !5519
  store i64 %6, ptr %_7.i, align 8, !dbg !5519
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5519
  store i64 %8, ptr %18, align 8, !dbg !5519
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5519
  store i64 %10, ptr %19, align 8, !dbg !5519
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5519
  store i64 %12, ptr %20, align 8, !dbg !5519
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5520
  store i64 0, ptr %21, align 8, !dbg !5520
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5520
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5511
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5511
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5511
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_10, ptr align 1 @alloc_f968e5e12c6141e2f5a61a32cdfe3cee, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5509
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5521
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_8, ptr align 1 @alloc_3e481040d828dbd56e4da74e91c8985c, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5509
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5522
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_6, ptr align 1 @alloc_76450c66c1d1a313181611e45c7c7b49, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5509
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %_4) #8, !dbg !5509
  ret i1 %23, !dbg !5523
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h39b74816d5356c9dE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5524 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5528, metadata !DIExpression()), !dbg !5530
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5529, metadata !DIExpression()), !dbg !5531
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f27a1147174386db4fa2c8fa59a6d3cd, i64 5) #8, !dbg !5532
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hdedf694882f9ac45E"(ptr align 4 %self) #8, !dbg !5533
  store i64 %0, ptr %_22, align 8, !dbg !5533
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %_22) #8, !dbg !5534
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5534
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5534
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5534
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5534
  store ptr %_20.0, ptr %3, align 8, !dbg !5534
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5534
  store ptr %_20.1, ptr %4, align 8, !dbg !5534
  store i64 2, ptr %_28, align 8, !dbg !5534
  store i64 2, ptr %_29, align 8, !dbg !5534
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5534
  %6 = load i64, ptr %5, align 8, !dbg !5534, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5534
  %8 = load i64, ptr %7, align 8, !dbg !5534
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5534
  %10 = load i64, ptr %9, align 8, !dbg !5534, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5534
  %12 = load i64, ptr %11, align 8, !dbg !5534
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5535
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5537
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5538
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5539
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5540
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5541
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5542
  store i32 32, ptr %15, align 4, !dbg !5542
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5542
  store i8 3, ptr %16, align 8, !dbg !5542
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5542
  store i32 4, ptr %17, align 8, !dbg !5542
  store i64 %6, ptr %_7.i, align 8, !dbg !5542
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5542
  store i64 %8, ptr %18, align 8, !dbg !5542
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5542
  store i64 %10, ptr %19, align 8, !dbg !5542
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5542
  store i64 %12, ptr %20, align 8, !dbg !5542
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5543
  store i64 0, ptr %21, align 8, !dbg !5543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5543
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5534
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5534
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5534
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_10, ptr align 1 @alloc_f968e5e12c6141e2f5a61a32cdfe3cee, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5532
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5544
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_8, ptr align 1 @alloc_3e481040d828dbd56e4da74e91c8985c, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5532
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5545
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_6, ptr align 1 @alloc_76450c66c1d1a313181611e45c7c7b49, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5532
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %_4) #8, !dbg !5532
  ret i1 %23, !dbg !5546
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d337dcf5853f180E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5547 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5552, metadata !DIExpression()), !dbg !5554
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5553, metadata !DIExpression()), !dbg !5555
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f27a1147174386db4fa2c8fa59a6d3cd, i64 5) #8, !dbg !5556
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h2f578b44bb006655E"(ptr align 4 %self) #8, !dbg !5557
  store i64 %0, ptr %_22, align 8, !dbg !5557
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %_22) #8, !dbg !5558
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5558
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5558
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5558
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5558
  store ptr %_20.0, ptr %3, align 8, !dbg !5558
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5558
  store ptr %_20.1, ptr %4, align 8, !dbg !5558
  store i64 2, ptr %_28, align 8, !dbg !5558
  store i64 2, ptr %_29, align 8, !dbg !5558
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5558
  %6 = load i64, ptr %5, align 8, !dbg !5558, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5558
  %8 = load i64, ptr %7, align 8, !dbg !5558
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5558
  %10 = load i64, ptr %9, align 8, !dbg !5558, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5558
  %12 = load i64, ptr %11, align 8, !dbg !5558
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5559
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5561
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5562
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5563
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5564
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5565
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5566
  store i32 32, ptr %15, align 4, !dbg !5566
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5566
  store i8 3, ptr %16, align 8, !dbg !5566
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5566
  store i32 4, ptr %17, align 8, !dbg !5566
  store i64 %6, ptr %_7.i, align 8, !dbg !5566
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5566
  store i64 %8, ptr %18, align 8, !dbg !5566
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5566
  store i64 %10, ptr %19, align 8, !dbg !5566
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5566
  store i64 %12, ptr %20, align 8, !dbg !5566
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5567
  store i64 0, ptr %21, align 8, !dbg !5567
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5567
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5558
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5558
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5558
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_10, ptr align 1 @alloc_f968e5e12c6141e2f5a61a32cdfe3cee, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5556
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5568
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_8, ptr align 1 @alloc_3e481040d828dbd56e4da74e91c8985c, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5556
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5569
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_6, ptr align 1 @alloc_76450c66c1d1a313181611e45c7c7b49, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5556
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %_4) #8, !dbg !5556
  ret i1 %23, !dbg !5570
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7204364987edf55aE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5571 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5576, metadata !DIExpression()), !dbg !5578
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5577, metadata !DIExpression()), !dbg !5579
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f27a1147174386db4fa2c8fa59a6d3cd, i64 5) #8, !dbg !5580
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d185df7329d6adfE"(ptr align 4 %self) #8, !dbg !5581
  store i64 %0, ptr %_22, align 8, !dbg !5581
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %_22) #8, !dbg !5582
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5582
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5582
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5582
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5582
  store ptr %_20.0, ptr %3, align 8, !dbg !5582
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5582
  store ptr %_20.1, ptr %4, align 8, !dbg !5582
  store i64 2, ptr %_28, align 8, !dbg !5582
  store i64 2, ptr %_29, align 8, !dbg !5582
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5582
  %6 = load i64, ptr %5, align 8, !dbg !5582, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5582
  %8 = load i64, ptr %7, align 8, !dbg !5582
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5582
  %10 = load i64, ptr %9, align 8, !dbg !5582, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5582
  %12 = load i64, ptr %11, align 8, !dbg !5582
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5583
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5585
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5586
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5587
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5588
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5589
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5590
  store i32 32, ptr %15, align 4, !dbg !5590
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5590
  store i8 3, ptr %16, align 8, !dbg !5590
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5590
  store i32 4, ptr %17, align 8, !dbg !5590
  store i64 %6, ptr %_7.i, align 8, !dbg !5590
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5590
  store i64 %8, ptr %18, align 8, !dbg !5590
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5590
  store i64 %10, ptr %19, align 8, !dbg !5590
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5590
  store i64 %12, ptr %20, align 8, !dbg !5590
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5591
  store i64 0, ptr %21, align 8, !dbg !5591
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5591
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5582
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5582
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5582
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_10, ptr align 1 @alloc_f968e5e12c6141e2f5a61a32cdfe3cee, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5580
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5592
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_8, ptr align 1 @alloc_3e481040d828dbd56e4da74e91c8985c, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5580
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5593
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_6, ptr align 1 @alloc_76450c66c1d1a313181611e45c7c7b49, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5580
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %_4) #8, !dbg !5580
  ret i1 %23, !dbg !5594
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc17ef3bf7c488524E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5595 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5600, metadata !DIExpression()), !dbg !5602
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5601, metadata !DIExpression()), !dbg !5603
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f27a1147174386db4fa2c8fa59a6d3cd, i64 5) #8, !dbg !5604
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h02fd7a8a6483745bE"(ptr align 4 %self) #8, !dbg !5605
  store i64 %0, ptr %_22, align 8, !dbg !5605
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E(ptr align 8 %_22) #8, !dbg !5606
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5606
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5606
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5606
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5606
  store ptr %_20.0, ptr %3, align 8, !dbg !5606
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5606
  store ptr %_20.1, ptr %4, align 8, !dbg !5606
  store i64 2, ptr %_28, align 8, !dbg !5606
  store i64 2, ptr %_29, align 8, !dbg !5606
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5606
  %6 = load i64, ptr %5, align 8, !dbg !5606, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5606
  %8 = load i64, ptr %7, align 8, !dbg !5606
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5606
  %10 = load i64, ptr %9, align 8, !dbg !5606, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5606
  %12 = load i64, ptr %11, align 8, !dbg !5606
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5607
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5609
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5610
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5611
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5612
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5613
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5614
  store i32 32, ptr %15, align 4, !dbg !5614
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5614
  store i8 3, ptr %16, align 8, !dbg !5614
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5614
  store i32 4, ptr %17, align 8, !dbg !5614
  store i64 %6, ptr %_7.i, align 8, !dbg !5614
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5614
  store i64 %8, ptr %18, align 8, !dbg !5614
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5614
  store i64 %10, ptr %19, align 8, !dbg !5614
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5614
  store i64 %12, ptr %20, align 8, !dbg !5614
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5615
  store i64 0, ptr %21, align 8, !dbg !5615
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5615
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5606
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5606
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5606
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_10, ptr align 1 @alloc_f968e5e12c6141e2f5a61a32cdfe3cee, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5604
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5616
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_8, ptr align 1 @alloc_3e481040d828dbd56e4da74e91c8985c, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5604
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5617
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %_6, ptr align 1 @alloc_76450c66c1d1a313181611e45c7c7b49, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5604
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %_4) #8, !dbg !5604
  ret i1 %23, !dbg !5618
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h02fd7a8a6483745bE"(ptr align 4 %self) unnamed_addr #0 !dbg !5619 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5623, metadata !DIExpression()), !dbg !5626
  %_5 = load i16, ptr %self, align 4, !dbg !5627, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5627
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5628
  %_8 = load i16, ptr %0, align 2, !dbg !5628, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5629
  %_9.0 = shl i64 %_7, 16, !dbg !5629
  %_3 = or i64 %_4, %_9.0, !dbg !5627
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5630
  %_12 = load i32, ptr %1, align 4, !dbg !5630, !noundef !19
  %_11 = zext i32 %_12 to i64, !dbg !5631
  %_13.0 = shl i64 %_11, 32, !dbg !5631
  %addr = or i64 %_3, %_13.0, !dbg !5627
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5627
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5624, metadata !DIExpression()), !dbg !5632
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) #8, !dbg !5633
  ret i64 %2, !dbg !5634
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h2f578b44bb006655E"(ptr align 4 %self) unnamed_addr #0 !dbg !5635 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5639, metadata !DIExpression()), !dbg !5642
  %_5 = load i16, ptr %self, align 4, !dbg !5643, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5643
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5644
  %_8 = load i16, ptr %0, align 2, !dbg !5644, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5645
  %_9.0 = shl i64 %_7, 16, !dbg !5645
  %_3 = or i64 %_4, %_9.0, !dbg !5643
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5646
  %_12 = load i32, ptr %1, align 4, !dbg !5646, !noundef !19
  %_11 = zext i32 %_12 to i64, !dbg !5647
  %_13.0 = shl i64 %_11, 32, !dbg !5647
  %addr = or i64 %_3, %_13.0, !dbg !5643
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5643
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5640, metadata !DIExpression()), !dbg !5648
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) #8, !dbg !5649
  ret i64 %2, !dbg !5650
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d185df7329d6adfE"(ptr align 4 %self) unnamed_addr #0 !dbg !5651 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5655, metadata !DIExpression()), !dbg !5658
  %_5 = load i16, ptr %self, align 4, !dbg !5659, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5659
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5660
  %_8 = load i16, ptr %0, align 2, !dbg !5660, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5661
  %_9.0 = shl i64 %_7, 16, !dbg !5661
  %_3 = or i64 %_4, %_9.0, !dbg !5659
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5662
  %_12 = load i32, ptr %1, align 4, !dbg !5662, !noundef !19
  %_11 = zext i32 %_12 to i64, !dbg !5663
  %_13.0 = shl i64 %_11, 32, !dbg !5663
  %addr = or i64 %_3, %_13.0, !dbg !5659
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5659
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5656, metadata !DIExpression()), !dbg !5664
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) #8, !dbg !5665
  ret i64 %2, !dbg !5666
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hdedf694882f9ac45E"(ptr align 4 %self) unnamed_addr #0 !dbg !5667 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5671, metadata !DIExpression()), !dbg !5674
  %_5 = load i16, ptr %self, align 4, !dbg !5675, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5675
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5676
  %_8 = load i16, ptr %0, align 2, !dbg !5676, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5677
  %_9.0 = shl i64 %_7, 16, !dbg !5677
  %_3 = or i64 %_4, %_9.0, !dbg !5675
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5678
  %_12 = load i32, ptr %1, align 4, !dbg !5678, !noundef !19
  %_11 = zext i32 %_12 to i64, !dbg !5679
  %_13.0 = shl i64 %_11, 32, !dbg !5679
  %addr = or i64 %_3, %_13.0, !dbg !5675
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5675
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5672, metadata !DIExpression()), !dbg !5680
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) #8, !dbg !5681
  ret i64 %2, !dbg !5682
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hec1d8a88f227a05cE"(ptr align 4 %self) unnamed_addr #0 !dbg !5683 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5687, metadata !DIExpression()), !dbg !5690
  %_5 = load i16, ptr %self, align 4, !dbg !5691, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5691
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5692
  %_8 = load i16, ptr %0, align 2, !dbg !5692, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5693
  %_9.0 = shl i64 %_7, 16, !dbg !5693
  %_3 = or i64 %_4, %_9.0, !dbg !5691
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5694
  %_12 = load i32, ptr %1, align 4, !dbg !5694, !noundef !19
  %_11 = zext i32 %_12 to i64, !dbg !5695
  %_13.0 = shl i64 %_11, 32, !dbg !5695
  %addr = or i64 %_3, %_13.0, !dbg !5691
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5691
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5688, metadata !DIExpression()), !dbg !5696
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE(i64 %addr) #8, !dbg !5697
  ret i64 %2, !dbg !5698
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h23320838add25214E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5699 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5705, metadata !DIExpression()), !dbg !5707
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5706, metadata !DIExpression()), !dbg !5708
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0108928adf94c6bc379830b97eb66aaa, i64 12) #8, !dbg !5709
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hae39bfcbe96a76caE(ptr align 2 %self) #8, !dbg !5710
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5710
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5710
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5710
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5710
  store ptr %_15.0, ptr %2, align 8, !dbg !5710
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5710
  store ptr %_15.1, ptr %3, align 8, !dbg !5710
  store i64 2, ptr %_22, align 8, !dbg !5710
; call core::fmt::rt::v1::Count::Is
  %4 = call { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h64820527a288e9cdE(i64 6) #8, !dbg !5710
  %_23.0 = extractvalue { i64, i64 } %4, 0, !dbg !5710
  %_23.1 = extractvalue { i64, i64 } %4, 1, !dbg !5710
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5710
  %6 = load i64, ptr %5, align 8, !dbg !5710, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5710
  %8 = load i64, ptr %7, align 8, !dbg !5710
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5711
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5713
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5714
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5715
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5716
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5717
  %11 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5718
  store i32 32, ptr %11, align 4, !dbg !5718
  %12 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5718
  store i8 3, ptr %12, align 8, !dbg !5718
  %13 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5718
  store i32 12, ptr %13, align 8, !dbg !5718
  store i64 %6, ptr %_7.i, align 8, !dbg !5718
  %14 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5718
  store i64 %8, ptr %14, align 8, !dbg !5718
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5718
  store i64 %_23.0, ptr %15, align 8, !dbg !5718
  %16 = getelementptr inbounds { i64, i64 }, ptr %15, i32 0, i32 1, !dbg !5718
  store i64 %_23.1, ptr %16, align 8, !dbg !5718
  %17 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5719
  store i64 0, ptr %17, align 8, !dbg !5719
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5719
  %18 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5710
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %18, ptr align 8 %_20, i64 56, i1 false), !dbg !5710
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5710
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5709
; call core::fmt::builders::DebugTuple::finish
  %19 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8 %_4) #8, !dbg !5709
  ret i1 %19, !dbg !5720
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f7dd7e7804b0672E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5721 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5726, metadata !DIExpression()), !dbg !5730
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5727, metadata !DIExpression()), !dbg !5731
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5728, metadata !DIExpression()), !dbg !5732
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_2881374372dd085c7432c1ef5d4ac1d6, i64 19) #8, !dbg !5733
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_0bab8afc6f5fa4f482bdbf4d9717a961, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5734
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5735
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_20fd24e5190b9b6659d375cbb5c7b616, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5736
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5737
  %_21 = load i64, ptr %0, align 8, !dbg !5737, !noundef !19
  store i64 %_21, ptr %_20, align 8, !dbg !5738
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_6813e2e2e7c760c3273ac829196c472e, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5739
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5740
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_44b852f2b1f80f6200427cb8b0402a2b, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5741
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5742
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_e19e1c7acc0dabd4ebcb5f382efaeb1c, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5743
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %s) #8, !dbg !5744
  ret i1 %1, !dbg !5745
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h5df32b758da74667E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5746 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_13 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_12 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5752, metadata !DIExpression()), !dbg !5754
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5753, metadata !DIExpression()), !dbg !5755
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %self) #8, !dbg !5756
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5756
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5756
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5756
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5756
  store ptr %_8.0, ptr %2, align 8, !dbg !5756
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5756
  store ptr %_8.1, ptr %3, align 8, !dbg !5756
  store i64 2, ptr %_15, align 8, !dbg !5756
  store i64 2, ptr %_16, align 8, !dbg !5756
  %4 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5756
  %5 = load i64, ptr %4, align 8, !dbg !5756, !range !933, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5756
  %7 = load i64, ptr %6, align 8, !dbg !5756
  %8 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5756
  %9 = load i64, ptr %8, align 8, !dbg !5756, !range !933, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5756
  %11 = load i64, ptr %10, align 8, !dbg !5756
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5757
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5759
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5760
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5761
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5762
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5763
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5764
  store i32 32, ptr %14, align 4, !dbg !5764
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5764
  store i8 3, ptr %15, align 8, !dbg !5764
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5764
  store i32 4, ptr %16, align 8, !dbg !5764
  store i64 %5, ptr %_7.i, align 8, !dbg !5764
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5764
  store i64 %7, ptr %17, align 8, !dbg !5764
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5764
  store i64 %9, ptr %18, align 8, !dbg !5764
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5764
  store i64 %11, ptr %19, align 8, !dbg !5764
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_13, i32 0, i32 1, !dbg !5765
  store i64 0, ptr %20, align 8, !dbg !5765
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5765
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_12, i64 0, i64 0, !dbg !5756
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_13, i64 56, i1 false), !dbg !5756
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_997d7ac396f89f2a981093fc6d33b686, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5756
; call core::fmt::Formatter::write_fmt
  %22 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_3) #8, !dbg !5756
  ret i1 %22, !dbg !5766
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17hd0c78385880654b3E(i64 %value) unnamed_addr #1 !dbg !5767 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5787, metadata !DIExpression()), !dbg !5788
  %_2 = icmp ugt i64 %value, 65535, !dbg !5789
  br i1 %_2, label %bb1, label %bb2, !dbg !5789

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5790
  %1 = load i64, ptr %_4, align 8, !dbg !5791, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5791
  store i64 %1, ptr %2, align 8, !dbg !5791
  store i64 1, ptr %0, align 8, !dbg !5791
  br label %bb3, !dbg !5792

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5793
  br label %bb3, !dbg !5792

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5794
  %4 = load i64, ptr %3, align 8, !dbg !5794, !range !1877, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5794
  %6 = load i64, ptr %5, align 8, !dbg !5794
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !5794
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5794
  ret { i64, i64 } %8, !dbg !5794
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h0841081df54d9f6aE(i64 %value) unnamed_addr #1 !dbg !5795 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5799, metadata !DIExpression()), !dbg !5800
  %_3 = trunc i64 %value to i16, !dbg !5801
  %_2 = zext i16 %_3 to i64, !dbg !5801
  store i64 %_2, ptr %0, align 8, !dbg !5802
  %1 = load i64, ptr %0, align 8, !dbg !5803, !noundef !19
  ret i64 %1, !dbg !5803
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb92f491ce7487eaeE(ptr align 8 %self) unnamed_addr #1 !dbg !5804 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5809, metadata !DIExpression()), !dbg !5810
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17he961c8000f37c6b8E"(ptr align 8 %self, i64 0, ptr align 8 @alloc_a548f2dee16272f8f6f3ca43dd7b3444) #8, !dbg !5811
  ret i1 %0, !dbg !5812
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hfd1e03109ba8b21fE(ptr align 8 %self) unnamed_addr #1 !dbg !5813 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5817, metadata !DIExpression()), !dbg !5818
  store i64 1, ptr %_4, align 8, !dbg !5819
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5819
  store i64 3, ptr %1, align 8, !dbg !5819
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5820
  %3 = load i64, ptr %2, align 8, !dbg !5820, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5820
  %5 = load i64, ptr %4, align 8, !dbg !5820, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %self, i64 %3, i64 %5, ptr align 8 @alloc_414c1733662996fbdc84a5fb7c267e58) #8, !dbg !5820
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5821

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_3ef7a8cb2faf5c9e657d645555199e24, i64 40, ptr align 8 @alloc_687d59ba79d1323880fd604d2680be21) #9, !dbg !5822
  unreachable, !dbg !5822

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5823
  br label %bb7, !dbg !5823

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5824
  br label %bb7, !dbg !5824

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5825
  br label %bb7, !dbg !5825

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5826
  br label %bb7, !dbg !5826

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5827, !range !5828, !noundef !19
  ret i8 %6, !dbg !5827
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h51d16879089ab248E(ptr align 8 %self) unnamed_addr #1 !dbg !5829 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5833, metadata !DIExpression()), !dbg !5834
  store i64 3, ptr %_3, align 8, !dbg !5835
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5835
  store i64 16, ptr %0, align 8, !dbg !5835
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5836
  %2 = load i64, ptr %1, align 8, !dbg !5836, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5836
  %4 = load i64, ptr %3, align 8, !dbg !5836, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE"(ptr align 8 %self, i64 %2, i64 %4, ptr align 8 @alloc_fb7dad3e34f2cc356d785ed342845ef1) #8, !dbg !5836
  ret i64 %5, !dbg !5837
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h1817f91f3e9d516bE(ptr align 8 %self) unnamed_addr #1 !dbg !5838 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5840, metadata !DIExpression()), !dbg !5841
  %_2 = load i64, ptr %self, align 8, !dbg !5842, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !5842
  ret i1 %0, !dbg !5843
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h988460b463c0e4f2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5844 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5849, metadata !DIExpression()), !dbg !5853
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5850, metadata !DIExpression()), !dbg !5854
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5851, metadata !DIExpression()), !dbg !5855
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_77a747ef6bc7991786e6c2fa38c56138, i64 14) #8, !dbg !5856
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb92f491ce7487eaeE(ptr align 8 %self) #8, !dbg !5857
  %1 = zext i1 %0 to i8, !dbg !5857
  store i8 %1, ptr %_10, align 1, !dbg !5857
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_89e94be8f7c723ff8ae48bd105d830ae, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5858
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hfd1e03109ba8b21fE(ptr align 8 %self) #8, !dbg !5859, !range !5828
  store i8 %2, ptr %_16, align 1, !dbg !5859
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_dad32b54e8471c2dff34c3a370e32d57, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5860
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h51d16879089ab248E(ptr align 8 %self) #8, !dbg !5861
  store i64 %3, ptr %_22, align 8, !dbg !5861
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %s, ptr align 1 @alloc_764f58b8d13cb001797d511e6c29bb65, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5862
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %s) #8, !dbg !5863
  ret i1 %4, !dbg !5864
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h307c6fcb37f441e2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5865 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5870, metadata !DIExpression()), !dbg !5871
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd0f7129a49a2da69E(i64 %address, i64 2097152) #8, !dbg !5872
  %_2 = xor i1 %_3, true, !dbg !5873
  br i1 %_2, label %bb2, label %bb3, !dbg !5873

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hfbaf45e305143d63E"(i64 %address) #8, !dbg !5874
  store i64 %2, ptr %1, align 8, !dbg !5874
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5874
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5875
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5875
  store i64 0, ptr %0, align 8, !dbg !5875
  br label %bb5, !dbg !5876

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5877
  br label %bb5, !dbg !5876

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5876
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hb0c56dc8b1e2261bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5878 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5882, metadata !DIExpression()), !dbg !5883
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd0f7129a49a2da69E(i64 %address, i64 1073741824) #8, !dbg !5884
  %_2 = xor i1 %_3, true, !dbg !5885
  br i1 %_2, label %bb2, label %bb3, !dbg !5885

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hd936053659bd09e1E"(i64 %address) #8, !dbg !5886
  store i64 %2, ptr %1, align 8, !dbg !5886
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5886
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5887
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5887
  store i64 0, ptr %0, align 8, !dbg !5887
  br label %bb5, !dbg !5888

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5889
  br label %bb5, !dbg !5888

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5888
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hfc0f0143513d8d23E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5890 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5894, metadata !DIExpression()), !dbg !5895
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd0f7129a49a2da69E(i64 %address, i64 4096) #8, !dbg !5896
  %_2 = xor i1 %_3, true, !dbg !5897
  br i1 %_2, label %bb2, label %bb3, !dbg !5897

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h810d426eb5b1b9a1E"(i64 %address) #8, !dbg !5898
  store i64 %2, ptr %1, align 8, !dbg !5898
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5898
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5899
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5899
  store i64 0, ptr %0, align 8, !dbg !5899
  br label %bb5, !dbg !5900

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5901
  br label %bb5, !dbg !5900

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5900
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0f25e616320e9346E"(i64 %address) unnamed_addr #0 !dbg !5902 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5906, metadata !DIExpression()), !dbg !5907
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E(i64 %address, i64 4096) #8, !dbg !5908
  store i64 %_2, ptr %0, align 8, !dbg !5909
  %1 = load i64, ptr %0, align 8, !dbg !5910
  ret i64 %1, !dbg !5910
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha1789cdb29576252E"(i64 %address) unnamed_addr #0 !dbg !5911 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5915, metadata !DIExpression()), !dbg !5916
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E(i64 %address, i64 1073741824) #8, !dbg !5917
  store i64 %_2, ptr %0, align 8, !dbg !5918
  %1 = load i64, ptr %0, align 8, !dbg !5919
  ret i64 %1, !dbg !5919
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha85d4399817825cdE"(i64 %address) unnamed_addr #0 !dbg !5920 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5924, metadata !DIExpression()), !dbg !5925
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E(i64 %address, i64 2097152) #8, !dbg !5926
  store i64 %_2, ptr %0, align 8, !dbg !5927
  %1 = load i64, ptr %0, align 8, !dbg !5928
  ret i64 %1, !dbg !5928
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h239705652b9cf057E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5929 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5934, metadata !DIExpression()), !dbg !5936
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5935, metadata !DIExpression()), !dbg !5937
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hd6e68386afea7425E(ptr align 8 @alloc_6ba7332a7c7e4e73c6f07fc7da22b781) #8, !dbg !5938
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5938
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5939
  %1 = load i64, ptr %_13, align 8, !dbg !5939
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5ab78c9fffb267fdE"(i64 %1) #8, !dbg !5939
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %_12) #8, !dbg !5939
  store i64 %2, ptr %_11, align 8, !dbg !5939
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %_11) #8, !dbg !5938
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5938
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5938
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5938
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5938
  store ptr %_8.0, ptr %5, align 8, !dbg !5938
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5938
  store ptr %_8.1, ptr %6, align 8, !dbg !5938
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5938
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5938
  store ptr %_9.0, ptr %8, align 8, !dbg !5938
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5938
  store ptr %_9.1, ptr %9, align 8, !dbg !5938
  store i64 2, ptr %_19, align 8, !dbg !5938
  store i64 2, ptr %_20, align 8, !dbg !5938
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5938
  %11 = load i64, ptr %10, align 8, !dbg !5938, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5938
  %13 = load i64, ptr %12, align 8, !dbg !5938
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5938
  %15 = load i64, ptr %14, align 8, !dbg !5938, !range !933, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5938
  %17 = load i64, ptr %16, align 8, !dbg !5938
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4603, metadata !DIExpression()), !dbg !5940
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4608, metadata !DIExpression()), !dbg !5942
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4609, metadata !DIExpression()), !dbg !5943
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4610, metadata !DIExpression()), !dbg !5944
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4611, metadata !DIExpression()), !dbg !5945
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4612, metadata !DIExpression()), !dbg !5946
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5947
  store i32 32, ptr %20, align 4, !dbg !5947
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5947
  store i8 3, ptr %21, align 8, !dbg !5947
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5947
  store i32 0, ptr %22, align 8, !dbg !5947
  store i64 %11, ptr %_7.i7, align 8, !dbg !5947
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5947
  store i64 %13, ptr %23, align 8, !dbg !5947
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5947
  store i64 %15, ptr %24, align 8, !dbg !5947
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !5947
  store i64 %17, ptr %25, align 8, !dbg !5947
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5948
  store i64 0, ptr %26, align 8, !dbg !5948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5948
  store i64 2, ptr %_23, align 8, !dbg !5938
  store i64 2, ptr %_24, align 8, !dbg !5938
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5938
  %28 = load i64, ptr %27, align 8, !dbg !5938, !range !933, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5938
  %30 = load i64, ptr %29, align 8, !dbg !5938
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5938
  %32 = load i64, ptr %31, align 8, !dbg !5938, !range !933, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5938
  %34 = load i64, ptr %33, align 8, !dbg !5938
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5949
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5951
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5952
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5953
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5954
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5955
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5956
  store i32 32, ptr %37, align 4, !dbg !5956
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5956
  store i8 3, ptr %38, align 8, !dbg !5956
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5956
  store i32 4, ptr %39, align 8, !dbg !5956
  store i64 %28, ptr %_7.i, align 8, !dbg !5956
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5956
  store i64 %30, ptr %40, align 8, !dbg !5956
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5956
  store i64 %32, ptr %41, align 8, !dbg !5956
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !5956
  store i64 %34, ptr %42, align 8, !dbg !5956
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5957
  store i64 1, ptr %43, align 8, !dbg !5957
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5957
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !5938
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !5938
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_b69641e38fe6b772e8300723e4635251, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5938
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_3) #8, !dbg !5958
  ret i1 %46, !dbg !5959
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07dd5e4f6023255E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5960 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5964, metadata !DIExpression()), !dbg !5966
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5965, metadata !DIExpression()), !dbg !5967
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hd6e68386afea7425E(ptr align 8 @alloc_8067630e31bb8ecdb666ceb977f68ac3) #8, !dbg !5968
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5968
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5968
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5969
  %1 = load i64, ptr %_13, align 8, !dbg !5969
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h8bc1128bec0e808bE"(i64 %1) #8, !dbg !5969
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %_12) #8, !dbg !5969
  store i64 %2, ptr %_11, align 8, !dbg !5969
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %_11) #8, !dbg !5968
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5968
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5968
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5968
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5968
  store ptr %_8.0, ptr %5, align 8, !dbg !5968
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5968
  store ptr %_8.1, ptr %6, align 8, !dbg !5968
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5968
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5968
  store ptr %_9.0, ptr %8, align 8, !dbg !5968
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5968
  store ptr %_9.1, ptr %9, align 8, !dbg !5968
  store i64 2, ptr %_19, align 8, !dbg !5968
  store i64 2, ptr %_20, align 8, !dbg !5968
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5968
  %11 = load i64, ptr %10, align 8, !dbg !5968, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5968
  %13 = load i64, ptr %12, align 8, !dbg !5968
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5968
  %15 = load i64, ptr %14, align 8, !dbg !5968, !range !933, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5968
  %17 = load i64, ptr %16, align 8, !dbg !5968
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4603, metadata !DIExpression()), !dbg !5970
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4608, metadata !DIExpression()), !dbg !5972
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4609, metadata !DIExpression()), !dbg !5973
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4610, metadata !DIExpression()), !dbg !5974
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4611, metadata !DIExpression()), !dbg !5975
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4612, metadata !DIExpression()), !dbg !5976
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5977
  store i32 32, ptr %20, align 4, !dbg !5977
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5977
  store i8 3, ptr %21, align 8, !dbg !5977
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5977
  store i32 0, ptr %22, align 8, !dbg !5977
  store i64 %11, ptr %_7.i7, align 8, !dbg !5977
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5977
  store i64 %13, ptr %23, align 8, !dbg !5977
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5977
  store i64 %15, ptr %24, align 8, !dbg !5977
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !5977
  store i64 %17, ptr %25, align 8, !dbg !5977
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5978
  store i64 0, ptr %26, align 8, !dbg !5978
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5978
  store i64 2, ptr %_23, align 8, !dbg !5968
  store i64 2, ptr %_24, align 8, !dbg !5968
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5968
  %28 = load i64, ptr %27, align 8, !dbg !5968, !range !933, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5968
  %30 = load i64, ptr %29, align 8, !dbg !5968
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5968
  %32 = load i64, ptr %31, align 8, !dbg !5968, !range !933, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5968
  %34 = load i64, ptr %33, align 8, !dbg !5968
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !5979
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !5981
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !5982
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !5983
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5984
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !5985
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5986
  store i32 32, ptr %37, align 4, !dbg !5986
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5986
  store i8 3, ptr %38, align 8, !dbg !5986
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5986
  store i32 4, ptr %39, align 8, !dbg !5986
  store i64 %28, ptr %_7.i, align 8, !dbg !5986
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5986
  store i64 %30, ptr %40, align 8, !dbg !5986
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5986
  store i64 %32, ptr %41, align 8, !dbg !5986
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !5986
  store i64 %34, ptr %42, align 8, !dbg !5986
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5987
  store i64 1, ptr %43, align 8, !dbg !5987
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5987
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5968
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !5968
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5968
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !5968
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_b69641e38fe6b772e8300723e4635251, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5968
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_3) #8, !dbg !5988
  ret i1 %46, !dbg !5989
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd89243e89e058cdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5990 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5994, metadata !DIExpression()), !dbg !5996
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5995, metadata !DIExpression()), !dbg !5997
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hd6e68386afea7425E(ptr align 8 @alloc_0625380643d115878e293245cf461448) #8, !dbg !5998
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5998
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5998
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5999
  %1 = load i64, ptr %_13, align 8, !dbg !5999
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf8285fdb7569b1c4E"(i64 %1) #8, !dbg !5999
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %_12) #8, !dbg !5999
  store i64 %2, ptr %_11, align 8, !dbg !5999
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E(ptr align 8 %_11) #8, !dbg !5998
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5998
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5998
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5998
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5998
  store ptr %_8.0, ptr %5, align 8, !dbg !5998
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5998
  store ptr %_8.1, ptr %6, align 8, !dbg !5998
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5998
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5998
  store ptr %_9.0, ptr %8, align 8, !dbg !5998
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5998
  store ptr %_9.1, ptr %9, align 8, !dbg !5998
  store i64 2, ptr %_19, align 8, !dbg !5998
  store i64 2, ptr %_20, align 8, !dbg !5998
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5998
  %11 = load i64, ptr %10, align 8, !dbg !5998, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5998
  %13 = load i64, ptr %12, align 8, !dbg !5998
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5998
  %15 = load i64, ptr %14, align 8, !dbg !5998, !range !933, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5998
  %17 = load i64, ptr %16, align 8, !dbg !5998
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4603, metadata !DIExpression()), !dbg !6000
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4608, metadata !DIExpression()), !dbg !6002
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4609, metadata !DIExpression()), !dbg !6003
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4610, metadata !DIExpression()), !dbg !6004
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4611, metadata !DIExpression()), !dbg !6005
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4612, metadata !DIExpression()), !dbg !6006
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !6007
  store i32 32, ptr %20, align 4, !dbg !6007
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !6007
  store i8 3, ptr %21, align 8, !dbg !6007
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !6007
  store i32 0, ptr %22, align 8, !dbg !6007
  store i64 %11, ptr %_7.i7, align 8, !dbg !6007
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !6007
  store i64 %13, ptr %23, align 8, !dbg !6007
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !6007
  store i64 %15, ptr %24, align 8, !dbg !6007
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !6007
  store i64 %17, ptr %25, align 8, !dbg !6007
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !6008
  store i64 0, ptr %26, align 8, !dbg !6008
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !6008
  store i64 2, ptr %_23, align 8, !dbg !5998
  store i64 2, ptr %_24, align 8, !dbg !5998
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5998
  %28 = load i64, ptr %27, align 8, !dbg !5998, !range !933, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5998
  %30 = load i64, ptr %29, align 8, !dbg !5998
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5998
  %32 = load i64, ptr %31, align 8, !dbg !5998, !range !933, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5998
  %34 = load i64, ptr %33, align 8, !dbg !5998
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4603, metadata !DIExpression()), !dbg !6009
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4608, metadata !DIExpression()), !dbg !6011
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4609, metadata !DIExpression()), !dbg !6012
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4610, metadata !DIExpression()), !dbg !6013
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !6014
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4612, metadata !DIExpression()), !dbg !6015
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !6016
  store i32 32, ptr %37, align 4, !dbg !6016
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !6016
  store i8 3, ptr %38, align 8, !dbg !6016
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !6016
  store i32 4, ptr %39, align 8, !dbg !6016
  store i64 %28, ptr %_7.i, align 8, !dbg !6016
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !6016
  store i64 %30, ptr %40, align 8, !dbg !6016
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !6016
  store i64 %32, ptr %41, align 8, !dbg !6016
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !6016
  store i64 %34, ptr %42, align 8, !dbg !6016
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !6017
  store i64 1, ptr %43, align 8, !dbg !6017
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !6017
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5998
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !5998
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5998
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !5998
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_b69641e38fe6b772e8300723e4635251, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5998
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_3) #8, !dbg !6018
  ret i1 %46, !dbg !6019
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hf0e2f249a81e5811E"(ptr align 8 %self) unnamed_addr #1 !dbg !6020 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6026, metadata !DIExpression()), !dbg !6027
  %_2 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6028
  %0 = load ptr, ptr %_2, align 8, !dbg !6028, !nonnull !19, !align !3850, !noundef !19
  ret ptr %0, !dbg !6029
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17he8e43cbe6f29083fE"(ptr align 8 %self) unnamed_addr #1 !dbg !6030 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6034, metadata !DIExpression()), !dbg !6035
  ret ptr %self, !dbg !6036
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hc1c7aeb222447ddeE(ptr align 8 %self) unnamed_addr #1 !dbg !6037 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6046, metadata !DIExpression()), !dbg !6047
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hf0e2f249a81e5811E"(ptr align 8 %self) #8, !dbg !6048
  ret ptr %_2, !dbg !6049
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h54e7582fcbcbd529E(ptr align 8 %self) unnamed_addr #1 !dbg !6050 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6055, metadata !DIExpression()), !dbg !6056
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17he8e43cbe6f29083fE"(ptr align 8 %self) #8, !dbg !6057
  %0 = load i64, ptr %_2, align 8, !dbg !6057, !noundef !19
  ret i64 %0, !dbg !6058
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h8dd9efce23cf1ee7E"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6059 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6064, metadata !DIExpression()), !dbg !6068
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6065, metadata !DIExpression()), !dbg !6069
  %_4 = load i64, ptr %self, align 8, !dbg !6070, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6071
  %3 = load i64, ptr %1, align 8, !dbg !6071
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5ab78c9fffb267fdE"(i64 %3) #8, !dbg !6071
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %_6) #8, !dbg !6071
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hab9efb6d113e68f1E"(i64 %_4, i64 %_5) #8, !dbg !6070
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6070
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6066, metadata !DIExpression()), !dbg !6072
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %virt) #8, !dbg !6073
  ret ptr %4, !dbg !6074
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h3828fbf3c9de62f9E(ptr align 8 %self) unnamed_addr #1 !dbg !6075 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6085, metadata !DIExpression()), !dbg !6086
  %0 = load ptr, ptr %self, align 8, !dbg !6087, !nonnull !19, !align !3850, !noundef !19
  ret ptr %0, !dbg !6088
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h6727f92770476e99E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6089 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_43 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_42 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_36 = alloca ptr, align 8
  %_33 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_31 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_30 = alloca { i64, i64 }, align 8
  %_26 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6093, metadata !DIExpression()), !dbg !6116
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6094, metadata !DIExpression()), !dbg !6117
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6102, metadata !DIExpression()), !dbg !6118
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6106, metadata !DIExpression()), !dbg !6119
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6108, metadata !DIExpression()), !dbg !6120
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6110, metadata !DIExpression()), !dbg !6121
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6114, metadata !DIExpression()), !dbg !6122
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6123
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6095, metadata !DIExpression()), !dbg !6124
  %_44 = load ptr, ptr %self, align 8, !dbg !6125, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6126
  %8 = load i64, ptr %6, align 8, !dbg !6126
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %8) #8, !dbg !6126
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_44, i16 %_7, ptr align 8 @alloc_2dde6f0ec4694f297a2a14b1ceef0b0b) #8, !dbg !6125
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6127
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6098, metadata !DIExpression()), !dbg !6128
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6129
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6906445f62c9e653E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6129
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6129
  %9 = load i64, ptr %_8, align 8, !dbg !6129, !range !3979, !noundef !19
  %10 = icmp eq i64 %9, 3, !dbg !6129
  %_12 = select i1 %10, i64 0, i64 1, !dbg !6129
  %11 = icmp eq i64 %_12, 0, !dbg !6129
  br i1 %11, label %bb6, label %bb8, !dbg !6129

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6129
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6129
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6130
  %_17 = load i16, ptr %13, align 8, !dbg !6130, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6131
  %14 = load i64, ptr %5, align 8, !dbg !6131
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hea60dd0afdf11b12E(i64 %14, i16 %_17) #8, !dbg !6131
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6132
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6104, metadata !DIExpression()), !dbg !6133
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6134
  %15 = load i64, ptr %4, align 8, !dbg !6134
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E"(i64 %15) #8, !dbg !6134
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_19 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_16, i16 %_20, ptr align 8 @alloc_4ab2a5fd56001bbe116999f9bfcc27ff) #8, !dbg !6135
  store ptr %_19, ptr %p3_entry, align 8, !dbg !6136
  %_22 = load ptr, ptr %p3_entry, align 8, !dbg !6137, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_22) #8, !dbg !6137
  store i64 %16, ptr %flags, align 8, !dbg !6137
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %flags, i64 1) #8, !dbg !6138
  %_23 = xor i1 %_24, true, !dbg !6139
  br i1 %_23, label %bb14, label %bb15, !dbg !6139

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6140
  %residual.0 = load i64, ptr %17, align 8, !dbg !6140, !range !933, !noundef !19
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6140
  %residual.1 = load i64, ptr %18, align 8, !dbg !6140
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6140
  store i64 %residual.0, ptr %19, align 8, !dbg !6140
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6140
  store i64 %residual.1, ptr %20, align 8, !dbg !6140
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6100, metadata !DIExpression()), !dbg !6141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h70e68f25b193ff56E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_95f6315ac320b746e0c30edd3510f9be) #8, !dbg !6142
  br label %bb28, !dbg !6142

bb7:                                              ; No predecessors!
  unreachable, !dbg !6129

bb28:                                             ; preds = %bb23, %bb25, %bb17, %bb14, %bb8
  ret void, !dbg !6143

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_28 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %flags, i64 128) #8, !dbg !6144
  %_27 = xor i1 %_28, true, !dbg !6145
  br i1 %_27, label %bb17, label %bb18, !dbg !6145

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_26, align 8, !dbg !6146
  %21 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 0, !dbg !6147
  %22 = load i64, ptr %21, align 8, !dbg !6147, !range !933, !noundef !19
  %23 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !6147
  %24 = load i64, ptr %23, align 8, !dbg !6147
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6147
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6147
  store i64 %22, ptr %26, align 8, !dbg !6147
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6147
  store i64 %24, ptr %27, align 8, !dbg !6147
  store i64 1, ptr %0, align 8, !dbg !6147
  br label %bb28, !dbg !6148

bb18:                                             ; preds = %bb15
  %_35 = load ptr, ptr %p3_entry, align 8, !dbg !6150, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_34 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_35) #8, !dbg !6150
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hb0c56dc8b1e2261bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_33, i64 %_34) #8, !dbg !6151
  store ptr %p3_entry, ptr %_36, align 8, !dbg !6152
  %28 = load ptr, ptr %_36, align 8, !dbg !6151, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he5f5119404ebb2b2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_32, ptr %_33, ptr align 8 %28) #8, !dbg !6151
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h0ba7e52f8f31b049E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_31, ptr %_32) #8, !dbg !6151
  %29 = load i64, ptr %_31, align 8, !dbg !6151, !range !3979, !noundef !19
  %30 = icmp eq i64 %29, 3, !dbg !6151
  %_38 = select i1 %30, i64 0, i64 1, !dbg !6151
  %31 = icmp eq i64 %_38, 0, !dbg !6151
  br i1 %31, label %bb23, label %bb25, !dbg !6151

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_30, align 8, !dbg !6153
  %32 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6154
  %33 = load i64, ptr %32, align 8, !dbg !6154, !range !933, !noundef !19
  %34 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6154
  %35 = load i64, ptr %34, align 8, !dbg !6154
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6154
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6154
  store i64 %33, ptr %37, align 8, !dbg !6154
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6154
  store i64 %35, ptr %38, align 8, !dbg !6154
  store i64 1, ptr %0, align 8, !dbg !6154
  br label %bb28, !dbg !6148

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_31, i32 0, i32 1, !dbg !6151
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6151
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6155, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h26b9b7dd8aa27cd5E(ptr align 8 %40) #8, !dbg !6155
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6156
  %41 = load i64, ptr %3, align 8, !dbg !6156
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h52852baea4242df0E"(i64 %41) #8, !dbg !6156
  store i64 %42, ptr %2, align 8, !dbg !6156
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_43, ptr align 8 %2, i64 8, i1 false), !dbg !6156
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %frame, i64 8, i1 false), !dbg !6157
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_42, i32 0, i32 1, !dbg !6157
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_43, i64 8, i1 false), !dbg !6157
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6158
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_42, i64 16, i1 false), !dbg !6158
  store i64 0, ptr %0, align 8, !dbg !6158
  br label %bb28, !dbg !6143

bb25:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !6159
  %residual.01 = load i64, ptr %45, align 8, !dbg !6159, !range !933, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !6159
  %residual.12 = load i64, ptr %46, align 8, !dbg !6159
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6159
  store i64 %residual.01, ptr %47, align 8, !dbg !6159
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6159
  store i64 %residual.12, ptr %48, align 8, !dbg !6159
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6112, metadata !DIExpression()), !dbg !6160
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h70e68f25b193ff56E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_56108cb54507f045e51a668e2a42bbd3) #8, !dbg !6161
  br label %bb28, !dbg !6161

bb24:                                             ; No predecessors!
  unreachable, !dbg !6151
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6f8f9eb340113227E"(i1 zeroext %0) unnamed_addr #0 !dbg !6162 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6167, metadata !DIExpression()), !dbg !6168
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6166, metadata !DIExpression()), !dbg !6169
  %3 = load i8, ptr %err, align 1, !dbg !6170, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6170
  %_3 = zext i1 %4 to i64, !dbg !6170
  %5 = icmp eq i64 %_3, 0, !dbg !6171
  br i1 %5, label %bb3, label %bb1, !dbg !6171

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6172
  br label %bb4, !dbg !6172

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6173
  br label %bb4, !dbg !6173

bb2:                                              ; No predecessors!
  unreachable, !dbg !6170

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6174
  %7 = load i64, ptr %6, align 8, !dbg !6174, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6174
  %9 = load i64, ptr %8, align 8, !dbg !6174
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6174
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6174
  ret { i64, i64 } %11, !dbg !6174
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h974a09ec26b489a5E"(ptr align 8 %0) unnamed_addr #0 !dbg !6175 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6179, metadata !DIExpression(DW_OP_deref)), !dbg !6181
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6180, metadata !DIExpression()), !dbg !6182
  %_5 = load ptr, ptr %_1, align 8, !dbg !6183, !nonnull !19, !align !1062, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6183, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_6) #8, !dbg !6183
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6184
  store i64 %_3, ptr %2, align 8, !dbg !6184
  store i64 2, ptr %1, align 8, !dbg !6184
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6185
  %4 = load i64, ptr %3, align 8, !dbg !6185, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6185
  %6 = load i64, ptr %5, align 8, !dbg !6185
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6185
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6185
  ret { i64, i64 } %8, !dbg !6185
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hf74ed828590daf28E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6186 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6206, metadata !DIExpression()), !dbg !6213
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6207, metadata !DIExpression()), !dbg !6214
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6208, metadata !DIExpression()), !dbg !6215
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6216
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6209, metadata !DIExpression()), !dbg !6217
  %_26 = load ptr, ptr %self, align 8, !dbg !6218, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6219
  %9 = load i64, ptr %7, align 8, !dbg !6219
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %9) #8, !dbg !6219
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_c3d4aaeea6b1f2c6eb4ccee6c98c40b7) #8, !dbg !6218
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6218
  br i1 %_5, label %bb4, label %bb5, !dbg !6218

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6220
  %_13 = load i16, ptr %10, align 8, !dbg !6220, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6221
  %11 = load i64, ptr %6, align 8, !dbg !6221
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hea60dd0afdf11b12E(i64 %11, i16 %_13) #8, !dbg !6221
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6222
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6211, metadata !DIExpression()), !dbg !6223
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6224
  %12 = load i64, ptr %5, align 8, !dbg !6224
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E"(i64 %12) #8, !dbg !6224
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_8d43b4972e62ff87b0b5528f7962f63c) #8, !dbg !6225
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_16) #8, !dbg !6225
  br i1 %_14, label %bb10, label %bb11, !dbg !6225

bb4:                                              ; preds = %start
  %13 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6226
  store i8 0, ptr %13, align 1, !dbg !6226
  store i8 1, ptr %0, align 8, !dbg !6226
  br label %bb17, !dbg !6227

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6229

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6230
  %14 = load i64, ptr %4, align 8, !dbg !6230
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E"(i64 %14) #8, !dbg !6230
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3647e62a852e4ae678c80f4b93f5ca4f) #8, !dbg !6231
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h822865194a024bc6E"(i64 %flags, i64 128) #8, !dbg !6232
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_22, i64 %_24) #8, !dbg !6231
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6233
  %15 = load i64, ptr %3, align 8, !dbg !6233
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %16 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h52852baea4242df0E"(i64 %15) #8, !dbg !6233
  store i64 %16, ptr %2, align 8, !dbg !6233
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6233
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6234
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %17, ptr align 8 %_25, i64 8, i1 false), !dbg !6234
  store i8 0, ptr %0, align 8, !dbg !6234
  br label %bb17, !dbg !6229

bb10:                                             ; preds = %bb5
  %18 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6235
  store i8 0, ptr %18, align 1, !dbg !6235
  store i8 1, ptr %0, align 8, !dbg !6235
  br label %bb17, !dbg !6227
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17hdae350813027dbaaE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6236 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6258, metadata !DIExpression()), !dbg !6265
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6259, metadata !DIExpression()), !dbg !6266
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6260, metadata !DIExpression()), !dbg !6267
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6268
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6261, metadata !DIExpression()), !dbg !6269
  %_12 = load ptr, ptr %self, align 8, !dbg !6270, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6271
  %4 = load i64, ptr %1, align 8, !dbg !6271
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %4) #8, !dbg !6271
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc_369c079847552895cad550d333eb583e) #8, !dbg !6270
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6272
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6263, metadata !DIExpression()), !dbg !6273
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !6274
  br i1 %_8, label %bb4, label %bb5, !dbg !6274

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_6, i64 %flags) #8, !dbg !6275
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6276
  store i8 2, ptr %2, align 1, !dbg !6277
  br label %bb8, !dbg !6278

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6279
  br label %bb8, !dbg !6278

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6278, !range !5828, !noundef !19
  ret i8 %5, !dbg !6278
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h484ea974eaaa30d6E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6280 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6282, metadata !DIExpression()), !dbg !6285
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6283, metadata !DIExpression()), !dbg !6286
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6284, metadata !DIExpression()), !dbg !6287
  ret i8 1, !dbg !6288
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h41e2a4c797bd47daE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6289 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6291, metadata !DIExpression()), !dbg !6294
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6292, metadata !DIExpression()), !dbg !6295
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6293, metadata !DIExpression()), !dbg !6296
  ret i8 1, !dbg !6297
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h017b90a7558c9f2bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6298 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6303, metadata !DIExpression()), !dbg !6312
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6304, metadata !DIExpression()), !dbg !6313
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6310, metadata !DIExpression()), !dbg !6314
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6315
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6305, metadata !DIExpression()), !dbg !6316
  %_22 = load ptr, ptr %self, align 8, !dbg !6317, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6318
  %6 = load i64, ptr %4, align 8, !dbg !6318
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %6) #8, !dbg !6318
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc_4cff1cc60528e07222072fec77b7b4a1) #8, !dbg !6317
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !6317
  br i1 %_4, label %bb4, label %bb5, !dbg !6317

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6319
  %_12 = load i16, ptr %7, align 8, !dbg !6319, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6320
  %8 = load i64, ptr %3, align 8, !dbg !6320
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hea60dd0afdf11b12E(i64 %8, i16 %_12) #8, !dbg !6320
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6321
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6307, metadata !DIExpression()), !dbg !6322
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6323
  %9 = load i64, ptr %2, align 8, !dbg !6323
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E"(i64 %9) #8, !dbg !6323
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1a5543bbe328ccbe5e1a1fe701839f58) #8, !dbg !6324
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6325
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6326, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %10) #8, !dbg !6326
  br i1 %_16, label %bb10, label %bb11, !dbg !6326

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6327
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6328
  %12 = load i64, ptr %11, align 8, !dbg !6328, !range !933, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6328
  %14 = load i64, ptr %13, align 8, !dbg !6328
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6328
  store i64 %12, ptr %15, align 8, !dbg !6328
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6328
  store i64 %14, ptr %16, align 8, !dbg !6328
  br label %bb14, !dbg !6329

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6331

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6332, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %17) #8, !dbg !6332
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hb0c56dc8b1e2261bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6333
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6334
  %18 = load ptr, ptr %_20, align 8, !dbg !6333, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5ca566b4aab01d7aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6333
  br label %bb14, !dbg !6333

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6335
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6336
  %20 = load i64, ptr %19, align 8, !dbg !6336, !range !933, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6336
  %22 = load i64, ptr %21, align 8, !dbg !6336
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6336
  store i64 %20, ptr %23, align 8, !dbg !6336
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6336
  store i64 %22, ptr %24, align 8, !dbg !6336
  br label %bb14, !dbg !6329
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h52d171a5ab41a2f6E"(ptr align 8 %0) unnamed_addr #0 !dbg !6337 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6341, metadata !DIExpression(DW_OP_deref)), !dbg !6343
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6342, metadata !DIExpression()), !dbg !6344
  %_4 = load ptr, ptr %_1, align 8, !dbg !6345, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6345, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_5) #8, !dbg !6345
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6346
  store i64 %_3, ptr %2, align 8, !dbg !6346
  store i64 2, ptr %1, align 8, !dbg !6346
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6347
  %4 = load i64, ptr %3, align 8, !dbg !6347, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6347
  %6 = load i64, ptr %5, align 8, !dbg !6347
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6347
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6347
  ret { i64, i64 } %8, !dbg !6347
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h50fe528f2c6c7e11E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6348 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_57 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_56 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_50 = alloca ptr, align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_46 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_45 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_44 = alloca { i64, i64 }, align 8
  %_40 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_24 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_22 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6352, metadata !DIExpression()), !dbg !6382
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6353, metadata !DIExpression()), !dbg !6383
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6360, metadata !DIExpression()), !dbg !6384
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6368, metadata !DIExpression()), !dbg !6385
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6372, metadata !DIExpression()), !dbg !6386
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6374, metadata !DIExpression()), !dbg !6387
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6376, metadata !DIExpression()), !dbg !6388
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6380, metadata !DIExpression()), !dbg !6389
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6390
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6354, metadata !DIExpression()), !dbg !6391
  %_58 = load ptr, ptr %self, align 8, !dbg !6392, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6393
  %10 = load i64, ptr %8, align 8, !dbg !6393
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %10) #8, !dbg !6393
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_58, i16 %_7, ptr align 8 @alloc_a303b08a2d302405ca7d9213f50e9cd9) #8, !dbg !6392
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6394
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6356, metadata !DIExpression()), !dbg !6395
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6396
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h49ebb30442dfbeebE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6396
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6396
  %11 = load i64, ptr %_8, align 8, !dbg !6396, !range !3979, !noundef !19
  %12 = icmp eq i64 %11, 3, !dbg !6396
  %_12 = select i1 %12, i64 0, i64 1, !dbg !6396
  %13 = icmp eq i64 %_12, 0, !dbg !6396
  br i1 %13, label %bb6, label %bb8, !dbg !6396

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6396
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6396
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6397
  %_17 = load i16, ptr %15, align 8, !dbg !6397, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6398
  %16 = load i64, ptr %7, align 8, !dbg !6398
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E(i64 %16, i16 %_17) #8, !dbg !6398
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6399
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6362, metadata !DIExpression()), !dbg !6400
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6401
  %17 = load i64, ptr %6, align 8, !dbg !6401
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %17) #8, !dbg !6401
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_16, i16 %_21, ptr align 8 @alloc_45f900329532d0e836d81f5714241fe9) #8, !dbg !6402
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !6403
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6364, metadata !DIExpression()), !dbg !6404
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_24, ptr align 8 %_19) #8, !dbg !6405
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdce5a8783ca55ee6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_23, ptr %_24) #8, !dbg !6405
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_22, ptr %_23) #8, !dbg !6405
  %18 = load i64, ptr %_22, align 8, !dbg !6405, !range !3979, !noundef !19
  %19 = icmp eq i64 %18, 3, !dbg !6405
  %_26 = select i1 %19, i64 0, i64 1, !dbg !6405
  %20 = icmp eq i64 %_26, 0, !dbg !6405
  br i1 %20, label %bb15, label %bb17, !dbg !6405

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6406
  %residual.0 = load i64, ptr %21, align 8, !dbg !6406, !range !933, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6406
  %residual.1 = load i64, ptr %22, align 8, !dbg !6406
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6406
  store i64 %residual.0, ptr %23, align 8, !dbg !6406
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6406
  store i64 %residual.1, ptr %24, align 8, !dbg !6406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6358, metadata !DIExpression()), !dbg !6407
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2b7a8c7a04c524cbE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_529491d2c0a024a5a77c299403e10bd5) #8, !dbg !6408
  br label %bb37, !dbg !6408

bb7:                                              ; No predecessors!
  unreachable, !dbg !6396

bb37:                                             ; preds = %bb32, %bb34, %bb26, %bb23, %bb17, %bb8
  ret void, !dbg !6409

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_22, i32 0, i32 1, !dbg !6405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6405
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6410
  %_31 = load i16, ptr %26, align 8, !dbg !6410, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6411
  %27 = load i64, ptr %5, align 8, !dbg !6411
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h856c1afee6867978E(i64 %27, i16 %_31) #8, !dbg !6411
  store ptr %_30, ptr %p2.dbg.spill, align 8, !dbg !6412
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6370, metadata !DIExpression()), !dbg !6413
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6414
  %28 = load i64, ptr %4, align 8, !dbg !6414
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_34 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE"(i64 %28) #8, !dbg !6414
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_33 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_30, i16 %_34, ptr align 8 @alloc_68234794042ee7bf42aa9be56535057c) #8, !dbg !6415
  store ptr %_33, ptr %p2_entry, align 8, !dbg !6416
  %_36 = load ptr, ptr %p2_entry, align 8, !dbg !6417, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_36) #8, !dbg !6417
  store i64 %29, ptr %flags, align 8, !dbg !6417
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_38 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %flags, i64 1) #8, !dbg !6418
  %_37 = xor i1 %_38, true, !dbg !6419
  br i1 %_37, label %bb23, label %bb24, !dbg !6419

bb17:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6420
  %residual.02 = load i64, ptr %30, align 8, !dbg !6420, !range !933, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6420
  %residual.13 = load i64, ptr %31, align 8, !dbg !6420
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6420
  store i64 %residual.02, ptr %32, align 8, !dbg !6420
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6420
  store i64 %residual.13, ptr %33, align 8, !dbg !6420
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6366, metadata !DIExpression()), !dbg !6421
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2b7a8c7a04c524cbE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_ad79bd1392b716b5424d38649a4cbfc2) #8, !dbg !6422
  br label %bb37, !dbg !6422

bb16:                                             ; No predecessors!
  unreachable, !dbg !6405

bb24:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_42 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %flags, i64 128) #8, !dbg !6423
  %_41 = xor i1 %_42, true, !dbg !6424
  br i1 %_41, label %bb26, label %bb27, !dbg !6424

bb23:                                             ; preds = %bb15
  store i64 1, ptr %_40, align 8, !dbg !6425
  %34 = getelementptr inbounds { i64, i64 }, ptr %_40, i32 0, i32 0, !dbg !6426
  %35 = load i64, ptr %34, align 8, !dbg !6426, !range !933, !noundef !19
  %36 = getelementptr inbounds { i64, i64 }, ptr %_40, i32 0, i32 1, !dbg !6426
  %37 = load i64, ptr %36, align 8, !dbg !6426
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6426
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6426
  store i64 %35, ptr %39, align 8, !dbg !6426
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6426
  store i64 %37, ptr %40, align 8, !dbg !6426
  store i64 1, ptr %0, align 8, !dbg !6426
  br label %bb37, !dbg !6427

bb27:                                             ; preds = %bb24
  %_49 = load ptr, ptr %p2_entry, align 8, !dbg !6429, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_48 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_49) #8, !dbg !6429
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h307c6fcb37f441e2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_47, i64 %_48) #8, !dbg !6430
  store ptr %p2_entry, ptr %_50, align 8, !dbg !6431
  %41 = load ptr, ptr %_50, align 8, !dbg !6430, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc067c7151225bd70E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_46, ptr %_47, ptr align 8 %41) #8, !dbg !6430
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h95fb77acb25a3c9cE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_45, ptr %_46) #8, !dbg !6430
  %42 = load i64, ptr %_45, align 8, !dbg !6430, !range !3979, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6430
  %_52 = select i1 %43, i64 0, i64 1, !dbg !6430
  %44 = icmp eq i64 %_52, 0, !dbg !6430
  br i1 %44, label %bb32, label %bb34, !dbg !6430

bb26:                                             ; preds = %bb24
  store i64 0, ptr %_44, align 8, !dbg !6432
  %45 = getelementptr inbounds { i64, i64 }, ptr %_44, i32 0, i32 0, !dbg !6433
  %46 = load i64, ptr %45, align 8, !dbg !6433, !range !933, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_44, i32 0, i32 1, !dbg !6433
  %48 = load i64, ptr %47, align 8, !dbg !6433
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6433
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6433
  store i64 %46, ptr %50, align 8, !dbg !6433
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6433
  store i64 %48, ptr %51, align 8, !dbg !6433
  store i64 1, ptr %0, align 8, !dbg !6433
  br label %bb37, !dbg !6427

bb32:                                             ; preds = %bb27
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_45, i32 0, i32 1, !dbg !6430
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6430
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6434, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h26b9b7dd8aa27cd5E(ptr align 8 %53) #8, !dbg !6434
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6435
  %54 = load i64, ptr %3, align 8, !dbg !6435
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h892c8dec8a340122E"(i64 %54) #8, !dbg !6435
  store i64 %55, ptr %2, align 8, !dbg !6435
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_57, ptr align 8 %2, i64 8, i1 false), !dbg !6435
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame, i64 8, i1 false), !dbg !6436
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_56, i32 0, i32 1, !dbg !6436
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_57, i64 8, i1 false), !dbg !6436
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6437
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_56, i64 16, i1 false), !dbg !6437
  store i64 0, ptr %0, align 8, !dbg !6437
  br label %bb37, !dbg !6409

bb34:                                             ; preds = %bb27
  %58 = getelementptr inbounds { i64, i64 }, ptr %_45, i32 0, i32 0, !dbg !6438
  %residual.05 = load i64, ptr %58, align 8, !dbg !6438, !range !933, !noundef !19
  %59 = getelementptr inbounds { i64, i64 }, ptr %_45, i32 0, i32 1, !dbg !6438
  %residual.16 = load i64, ptr %59, align 8, !dbg !6438
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6438
  store i64 %residual.05, ptr %60, align 8, !dbg !6438
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6438
  store i64 %residual.16, ptr %61, align 8, !dbg !6438
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6378, metadata !DIExpression()), !dbg !6439
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2b7a8c7a04c524cbE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd3d8faf385a02ff9350f52eb68c87cf) #8, !dbg !6440
  br label %bb37, !dbg !6440

bb33:                                             ; No predecessors!
  unreachable, !dbg !6430
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbe7987c9761f7970E"(i1 zeroext %0) unnamed_addr #0 !dbg !6441 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6446, metadata !DIExpression()), !dbg !6447
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6445, metadata !DIExpression()), !dbg !6448
  %3 = load i8, ptr %err, align 1, !dbg !6449, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6449
  %_3 = zext i1 %4 to i64, !dbg !6449
  %5 = icmp eq i64 %_3, 0, !dbg !6450
  br i1 %5, label %bb3, label %bb1, !dbg !6450

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6451
  br label %bb4, !dbg !6451

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6452
  br label %bb4, !dbg !6452

bb2:                                              ; No predecessors!
  unreachable, !dbg !6449

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6453
  %7 = load i64, ptr %6, align 8, !dbg !6453, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6453
  %9 = load i64, ptr %8, align 8, !dbg !6453
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6453
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6453
  ret { i64, i64 } %11, !dbg !6453
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hab5a9bd42d8222daE"(i1 zeroext %0) unnamed_addr #0 !dbg !6454 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6459, metadata !DIExpression()), !dbg !6460
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6458, metadata !DIExpression()), !dbg !6461
  %3 = load i8, ptr %err, align 1, !dbg !6462, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6462
  %_3 = zext i1 %4 to i64, !dbg !6462
  %5 = icmp eq i64 %_3, 0, !dbg !6463
  br i1 %5, label %bb3, label %bb1, !dbg !6463

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6464
  br label %bb4, !dbg !6464

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6465
  br label %bb4, !dbg !6465

bb2:                                              ; No predecessors!
  unreachable, !dbg !6462

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6466
  %7 = load i64, ptr %6, align 8, !dbg !6466, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6466
  %9 = load i64, ptr %8, align 8, !dbg !6466
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6466
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6466
  ret { i64, i64 } %11, !dbg !6466
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3b08f181483b4ec8E"(ptr align 8 %0) unnamed_addr #0 !dbg !6467 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6471, metadata !DIExpression(DW_OP_deref)), !dbg !6473
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6472, metadata !DIExpression()), !dbg !6474
  %_5 = load ptr, ptr %_1, align 8, !dbg !6475, !nonnull !19, !align !1062, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6475, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_6) #8, !dbg !6475
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6476
  store i64 %_3, ptr %2, align 8, !dbg !6476
  store i64 2, ptr %1, align 8, !dbg !6476
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6477
  %4 = load i64, ptr %3, align 8, !dbg !6477, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6477
  %6 = load i64, ptr %5, align 8, !dbg !6477
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6477
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6477
  ret { i64, i64 } %8, !dbg !6477
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h5940c58fb265a966E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6478 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6497, metadata !DIExpression()), !dbg !6506
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6498, metadata !DIExpression()), !dbg !6507
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6499, metadata !DIExpression()), !dbg !6508
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6509
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6500, metadata !DIExpression()), !dbg !6510
  %_35 = load ptr, ptr %self, align 8, !dbg !6511, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6512
  %11 = load i64, ptr %9, align 8, !dbg !6512
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %11) #8, !dbg !6512
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_b9455ac56a9c21068fca61f8c53bfa6e) #8, !dbg !6511
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6511
  br i1 %_5, label %bb4, label %bb5, !dbg !6511

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6513
  %_13 = load i16, ptr %12, align 8, !dbg !6513, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6514
  %13 = load i64, ptr %8, align 8, !dbg !6514
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E(i64 %13, i16 %_13) #8, !dbg !6514
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6515
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6502, metadata !DIExpression()), !dbg !6516
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6517
  %14 = load i64, ptr %7, align 8, !dbg !6517
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %14) #8, !dbg !6517
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_64c66af5894a3c46f48ca0ed62faa8fe) #8, !dbg !6518
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_16) #8, !dbg !6518
  br i1 %_14, label %bb10, label %bb11, !dbg !6518

bb4:                                              ; preds = %start
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6519
  store i8 0, ptr %15, align 1, !dbg !6519
  store i8 1, ptr %0, align 8, !dbg !6519
  br label %bb23, !dbg !6520

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6522

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6523
  %_22 = load i16, ptr %16, align 8, !dbg !6523, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6524
  %17 = load i64, ptr %6, align 8, !dbg !6524
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h856c1afee6867978E(i64 %17, i16 %_22) #8, !dbg !6524
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6525
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6504, metadata !DIExpression()), !dbg !6526
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6527
  %18 = load i64, ptr %5, align 8, !dbg !6527
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE"(i64 %18) #8, !dbg !6527
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_cffa8607628e6b9b1a88872e3fc040c1) #8, !dbg !6528
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_25) #8, !dbg !6528
  br i1 %_23, label %bb16, label %bb17, !dbg !6528

bb10:                                             ; preds = %bb5
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6529
  store i8 0, ptr %19, align 1, !dbg !6529
  store i8 1, ptr %0, align 8, !dbg !6529
  br label %bb23, !dbg !6530

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6532
  %20 = load i64, ptr %4, align 8, !dbg !6532
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE"(i64 %20) #8, !dbg !6532
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_f7037e1637de19513a83585f7ba4d37b) #8, !dbg !6533
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h822865194a024bc6E"(i64 %flags, i64 128) #8, !dbg !6534
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_31, i64 %_33) #8, !dbg !6533
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6535
  %21 = load i64, ptr %3, align 8, !dbg !6535
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %22 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h892c8dec8a340122E"(i64 %21) #8, !dbg !6535
  store i64 %22, ptr %2, align 8, !dbg !6535
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6535
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6536
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_34, i64 8, i1 false), !dbg !6536
  store i8 0, ptr %0, align 8, !dbg !6536
  br label %bb23, !dbg !6522

bb16:                                             ; preds = %bb11
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6537
  store i8 0, ptr %24, align 1, !dbg !6537
  store i8 1, ptr %0, align 8, !dbg !6537
  br label %bb23, !dbg !6530
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h1a026c35b3315ad9E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6538 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6542, metadata !DIExpression()), !dbg !6549
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6543, metadata !DIExpression()), !dbg !6550
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6544, metadata !DIExpression()), !dbg !6551
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6552
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6545, metadata !DIExpression()), !dbg !6553
  %_12 = load ptr, ptr %self, align 8, !dbg !6554, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6555
  %4 = load i64, ptr %1, align 8, !dbg !6555
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %4) #8, !dbg !6555
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc_3a7b451d5bbd9bd54ab277aa1968da1e) #8, !dbg !6554
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6556
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6547, metadata !DIExpression()), !dbg !6557
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !6558
  br i1 %_8, label %bb4, label %bb5, !dbg !6558

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_6, i64 %flags) #8, !dbg !6559
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6560
  store i8 2, ptr %2, align 1, !dbg !6561
  br label %bb8, !dbg !6562

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6563
  br label %bb8, !dbg !6562

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6562, !range !5828, !noundef !19
  ret i8 %5, !dbg !6562
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h85eaa2883383f8f7E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6564 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6566, metadata !DIExpression()), !dbg !6575
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6567, metadata !DIExpression()), !dbg !6576
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6568, metadata !DIExpression()), !dbg !6577
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6578
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6569, metadata !DIExpression()), !dbg !6579
  %_20 = load ptr, ptr %self, align 8, !dbg !6580, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6581
  %6 = load i64, ptr %3, align 8, !dbg !6581
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %6) #8, !dbg !6581
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_20, i16 %_9, ptr align 8 @alloc_a72e71ecf2d19c2f1b4719c2555f619d) #8, !dbg !6580
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6580
  br i1 %_5, label %bb4, label %bb5, !dbg !6580

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6582
  %_12 = load i16, ptr %7, align 8, !dbg !6582, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6583
  %8 = load i64, ptr %2, align 8, !dbg !6583
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E(i64 %8, i16 %_12) #8, !dbg !6583
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6584
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6571, metadata !DIExpression()), !dbg !6585
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6586
  %9 = load i64, ptr %1, align 8, !dbg !6586
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %9) #8, !dbg !6586
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_14 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_2c5613b0ba3bda71391419599410b268) #8, !dbg !6587
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6588
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6573, metadata !DIExpression()), !dbg !6589
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_14) #8, !dbg !6590
  br i1 %_16, label %bb10, label %bb11, !dbg !6590

bb4:                                              ; preds = %start
  store i8 0, ptr %4, align 1, !dbg !6591
  br label %bb14, !dbg !6592

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %10 = load i8, ptr %4, align 1, !dbg !6594, !range !5828, !noundef !19
  ret i8 %10, !dbg !6594

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_14, i64 %flags) #8, !dbg !6595
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6596
  store i8 2, ptr %4, align 1, !dbg !6597
  br label %bb14, !dbg !6594

bb10:                                             ; preds = %bb5
  store i8 0, ptr %4, align 1, !dbg !6598
  br label %bb14, !dbg !6592
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h5cb324ea41ad27a1E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6599 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6601, metadata !DIExpression()), !dbg !6604
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6602, metadata !DIExpression()), !dbg !6605
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6603, metadata !DIExpression()), !dbg !6606
  ret i8 1, !dbg !6607
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17had4521144a9cbbedE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6608 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6612, metadata !DIExpression()), !dbg !6624
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6613, metadata !DIExpression()), !dbg !6625
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6622, metadata !DIExpression()), !dbg !6626
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6627
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6614, metadata !DIExpression()), !dbg !6628
  %_30 = load ptr, ptr %self, align 8, !dbg !6629, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6630
  %8 = load i64, ptr %6, align 8, !dbg !6630
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %8) #8, !dbg !6630
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc_847db2213ff1397c99bee57fe8755e99) #8, !dbg !6629
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !6629
  br i1 %_4, label %bb4, label %bb5, !dbg !6629

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6631
  %_12 = load i16, ptr %9, align 8, !dbg !6631, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6632
  %10 = load i64, ptr %5, align 8, !dbg !6632
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E(i64 %10, i16 %_12) #8, !dbg !6632
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6633
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6616, metadata !DIExpression()), !dbg !6634
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6635
  %11 = load i64, ptr %4, align 8, !dbg !6635
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %11) #8, !dbg !6635
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_eb04bc5e77d0660a5a05bd175a8fcf5f) #8, !dbg !6636
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6637
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6618, metadata !DIExpression()), !dbg !6638
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_14) #8, !dbg !6639
  br i1 %_16, label %bb10, label %bb11, !dbg !6639

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6640
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6641
  %13 = load i64, ptr %12, align 8, !dbg !6641, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6641
  %15 = load i64, ptr %14, align 8, !dbg !6641
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6641
  store i64 %13, ptr %16, align 8, !dbg !6641
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6641
  store i64 %15, ptr %17, align 8, !dbg !6641
  br label %bb20, !dbg !6642

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6644

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6645
  %_20 = load i16, ptr %18, align 8, !dbg !6645, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6646
  %19 = load i64, ptr %3, align 8, !dbg !6646
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h856c1afee6867978E(i64 %19, i16 %_20) #8, !dbg !6646
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6647
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6620, metadata !DIExpression()), !dbg !6648
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6649
  %20 = load i64, ptr %2, align 8, !dbg !6649
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE"(i64 %20) #8, !dbg !6649
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_f87be4396145c2d2498d14a386029ebb) #8, !dbg !6650
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6651
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6652, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %21) #8, !dbg !6652
  br i1 %_24, label %bb16, label %bb17, !dbg !6652

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6653
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6654
  %23 = load i64, ptr %22, align 8, !dbg !6654, !range !933, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6654
  %25 = load i64, ptr %24, align 8, !dbg !6654
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6654
  store i64 %23, ptr %26, align 8, !dbg !6654
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6654
  store i64 %25, ptr %27, align 8, !dbg !6654
  br label %bb20, !dbg !6655

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6657, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %28) #8, !dbg !6657
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h307c6fcb37f441e2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6658
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6659
  %29 = load ptr, ptr %_28, align 8, !dbg !6658, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h79d3c5879d3b2fb0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6658
  br label %bb20, !dbg !6658

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6660
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6661
  %31 = load i64, ptr %30, align 8, !dbg !6661, !range !933, !noundef !19
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6661
  %33 = load i64, ptr %32, align 8, !dbg !6661
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6661
  store i64 %31, ptr %34, align 8, !dbg !6661
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6661
  store i64 %33, ptr %35, align 8, !dbg !6661
  br label %bb20, !dbg !6655
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb01a45d701b8f2f2E"(ptr align 8 %0) unnamed_addr #0 !dbg !6662 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6666, metadata !DIExpression(DW_OP_deref)), !dbg !6668
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6667, metadata !DIExpression()), !dbg !6669
  %_4 = load ptr, ptr %_1, align 8, !dbg !6670, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6670, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_5) #8, !dbg !6670
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6671
  store i64 %_3, ptr %2, align 8, !dbg !6671
  store i64 2, ptr %1, align 8, !dbg !6671
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6672
  %4 = load i64, ptr %3, align 8, !dbg !6672, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6672
  %6 = load i64, ptr %5, align 8, !dbg !6672
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6672
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6672
  ret { i64, i64 } %8, !dbg !6672
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17hcf16cd3c4bcb01b6E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6673 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_59 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_58 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_51 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_50 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_49 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_38 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_37 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_36 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_24 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_22 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6677, metadata !DIExpression()), !dbg !6713
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6678, metadata !DIExpression()), !dbg !6714
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6685, metadata !DIExpression()), !dbg !6715
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6693, metadata !DIExpression()), !dbg !6716
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6701, metadata !DIExpression()), !dbg !6717
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6707, metadata !DIExpression()), !dbg !6718
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6711, metadata !DIExpression()), !dbg !6719
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6720
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6679, metadata !DIExpression()), !dbg !6721
  %_60 = load ptr, ptr %self, align 8, !dbg !6722, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6723
  %12 = load i64, ptr %10, align 8, !dbg !6723
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %12) #8, !dbg !6723
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_60, i16 %_7, ptr align 8 @alloc_a46e18a73d546c896d3f462841c399ef) #8, !dbg !6722
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6724
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6681, metadata !DIExpression()), !dbg !6725
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6726
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h57a62b5dee4032c7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6726
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6726
  %13 = load i64, ptr %_8, align 8, !dbg !6726, !range !3979, !noundef !19
  %14 = icmp eq i64 %13, 3, !dbg !6726
  %_12 = select i1 %14, i64 0, i64 1, !dbg !6726
  %15 = icmp eq i64 %_12, 0, !dbg !6726
  br i1 %15, label %bb6, label %bb8, !dbg !6726

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6726
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6726
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6727
  %_17 = load i16, ptr %17, align 8, !dbg !6727, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6728
  %18 = load i64, ptr %9, align 8, !dbg !6728
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %18, i16 %_17) #8, !dbg !6728
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6729
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6687, metadata !DIExpression()), !dbg !6730
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6731
  %19 = load i64, ptr %8, align 8, !dbg !6731
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %19) #8, !dbg !6731
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_16, i16 %_21, ptr align 8 @alloc_09704710cf3859e1e1842ff751253d24) #8, !dbg !6732
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !6733
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6689, metadata !DIExpression()), !dbg !6734
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_24, ptr align 8 %_19) #8, !dbg !6735
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17haf6cc96142f0c82aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_23, ptr %_24) #8, !dbg !6735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_22, ptr %_23) #8, !dbg !6735
  %20 = load i64, ptr %_22, align 8, !dbg !6735, !range !3979, !noundef !19
  %21 = icmp eq i64 %20, 3, !dbg !6735
  %_26 = select i1 %21, i64 0, i64 1, !dbg !6735
  %22 = icmp eq i64 %_26, 0, !dbg !6735
  br i1 %22, label %bb15, label %bb17, !dbg !6735

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6736
  %residual.0 = load i64, ptr %23, align 8, !dbg !6736, !range !933, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6736
  %residual.1 = load i64, ptr %24, align 8, !dbg !6736
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6736
  store i64 %residual.0, ptr %25, align 8, !dbg !6736
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6736
  store i64 %residual.1, ptr %26, align 8, !dbg !6736
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6683, metadata !DIExpression()), !dbg !6737
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_a6d4be8d29e3c7573bf3d2ab02298cf1) #8, !dbg !6738
  br label %bb38, !dbg !6738

bb7:                                              ; No predecessors!
  unreachable, !dbg !6726

bb38:                                             ; preds = %bb33, %bb35, %bb26, %bb17, %bb8
  ret void, !dbg !6739

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_22, i32 0, i32 1, !dbg !6735
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6735
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6740
  %_31 = load i16, ptr %28, align 8, !dbg !6740, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6741
  %29 = load i64, ptr %7, align 8, !dbg !6741
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %29, i16 %_31) #8, !dbg !6741
  store ptr %_30, ptr %p2.dbg.spill, align 8, !dbg !6742
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6695, metadata !DIExpression()), !dbg !6743
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6744
  %30 = load i64, ptr %6, align 8, !dbg !6744
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_35 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %30) #8, !dbg !6744
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_33 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_30, i16 %_35, ptr align 8 @alloc_b95eeeb05d1f87478b65a82402c29321) #8, !dbg !6745
  store ptr %_33, ptr %p2_entry.dbg.spill, align 8, !dbg !6746
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6697, metadata !DIExpression()), !dbg !6747
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_38, ptr align 8 %_33) #8, !dbg !6748
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h18bec756fe6fec71E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_37, ptr %_38) #8, !dbg !6748
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_36, ptr %_37) #8, !dbg !6748
  %31 = load i64, ptr %_36, align 8, !dbg !6748, !range !3979, !noundef !19
  %32 = icmp eq i64 %31, 3, !dbg !6748
  %_40 = select i1 %32, i64 0, i64 1, !dbg !6748
  %33 = icmp eq i64 %_40, 0, !dbg !6748
  br i1 %33, label %bb24, label %bb26, !dbg !6748

bb17:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6749
  %residual.03 = load i64, ptr %34, align 8, !dbg !6749, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6749
  %residual.14 = load i64, ptr %35, align 8, !dbg !6749
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6749
  store i64 %residual.03, ptr %36, align 8, !dbg !6749
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6749
  store i64 %residual.14, ptr %37, align 8, !dbg !6749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6691, metadata !DIExpression()), !dbg !6750
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_bb3f905d9d37b7ae630e9ed83ea7f1e1) #8, !dbg !6751
  br label %bb38, !dbg !6751

bb16:                                             ; No predecessors!
  unreachable, !dbg !6735

bb24:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_36, i32 0, i32 1, !dbg !6748
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6748
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6752
  %_45 = load i16, ptr %39, align 8, !dbg !6752, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6753
  %40 = load i64, ptr %5, align 8, !dbg !6753
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_44 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE(i64 %40, i16 %_45) #8, !dbg !6753
  store ptr %_44, ptr %p1.dbg.spill, align 8, !dbg !6754
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6703, metadata !DIExpression()), !dbg !6755
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6756
  %41 = load i64, ptr %4, align 8, !dbg !6756
; call x86_64::structures::paging::page::Page::p1_index
  %_48 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E(i64 %41) #8, !dbg !6756
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_47 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_44, i16 %_48, ptr align 8 @alloc_15b96c10bf032e9247bc18309a406a07) #8, !dbg !6757
  store ptr %_47, ptr %p1_entry.dbg.spill, align 8, !dbg !6758
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6705, metadata !DIExpression()), !dbg !6759
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_51, ptr align 8 %_47) #8, !dbg !6760
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf0e6512cba8cf504E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_50, ptr %_51) #8, !dbg !6760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_49, ptr %_50) #8, !dbg !6760
  %42 = load i64, ptr %_49, align 8, !dbg !6760, !range !3979, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6760
  %_54 = select i1 %43, i64 0, i64 1, !dbg !6760
  %44 = icmp eq i64 %_54, 0, !dbg !6760
  br i1 %44, label %bb33, label %bb35, !dbg !6760

bb26:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_36, i32 0, i32 0, !dbg !6761
  %residual.06 = load i64, ptr %45, align 8, !dbg !6761, !range !933, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_36, i32 0, i32 1, !dbg !6761
  %residual.17 = load i64, ptr %46, align 8, !dbg !6761
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6761
  store i64 %residual.06, ptr %47, align 8, !dbg !6761
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6761
  store i64 %residual.17, ptr %48, align 8, !dbg !6761
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6699, metadata !DIExpression()), !dbg !6762
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_6c54a6bce891aa9631d73f17b9556382) #8, !dbg !6763
  br label %bb38, !dbg !6763

bb25:                                             ; No predecessors!
  unreachable, !dbg !6748

bb33:                                             ; preds = %bb24
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_49, i32 0, i32 1, !dbg !6760
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6760
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h26b9b7dd8aa27cd5E(ptr align 8 %_47) #8, !dbg !6764
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6765
  %50 = load i64, ptr %3, align 8, !dbg !6765
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5ebdf5a60d794ffeE"(i64 %50) #8, !dbg !6765
  store i64 %51, ptr %2, align 8, !dbg !6765
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_59, ptr align 8 %2, i64 8, i1 false), !dbg !6765
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_58, ptr align 8 %frame, i64 8, i1 false), !dbg !6766
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_58, i32 0, i32 1, !dbg !6766
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_59, i64 8, i1 false), !dbg !6766
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6767
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_58, i64 16, i1 false), !dbg !6767
  store i64 0, ptr %0, align 8, !dbg !6767
  br label %bb38, !dbg !6739

bb35:                                             ; preds = %bb24
  %54 = getelementptr inbounds { i64, i64 }, ptr %_49, i32 0, i32 0, !dbg !6768
  %residual.09 = load i64, ptr %54, align 8, !dbg !6768, !range !933, !noundef !19
  %55 = getelementptr inbounds { i64, i64 }, ptr %_49, i32 0, i32 1, !dbg !6768
  %residual.110 = load i64, ptr %55, align 8, !dbg !6768
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6768
  store i64 %residual.09, ptr %56, align 8, !dbg !6768
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6768
  store i64 %residual.110, ptr %57, align 8, !dbg !6768
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6709, metadata !DIExpression()), !dbg !6769
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_d09bd99fb2647d90b7b69911fe2bd379) #8, !dbg !6770
  br label %bb38, !dbg !6770

bb34:                                             ; No predecessors!
  unreachable, !dbg !6760
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfd0477d03d5829fdE"(i1 zeroext %0) unnamed_addr #0 !dbg !6771 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6776, metadata !DIExpression()), !dbg !6777
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6775, metadata !DIExpression()), !dbg !6778
  %3 = load i8, ptr %err, align 1, !dbg !6779, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6779
  %_3 = zext i1 %4 to i64, !dbg !6779
  %5 = icmp eq i64 %_3, 0, !dbg !6780
  br i1 %5, label %bb3, label %bb1, !dbg !6780

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6781
  br label %bb4, !dbg !6781

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6782
  br label %bb4, !dbg !6782

bb2:                                              ; No predecessors!
  unreachable, !dbg !6779

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6783
  %7 = load i64, ptr %6, align 8, !dbg !6783, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6783
  %9 = load i64, ptr %8, align 8, !dbg !6783
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6783
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6783
  ret { i64, i64 } %11, !dbg !6783
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h76c5211725d5d249E"(i1 zeroext %0) unnamed_addr #0 !dbg !6784 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6789, metadata !DIExpression()), !dbg !6790
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6788, metadata !DIExpression()), !dbg !6791
  %3 = load i8, ptr %err, align 1, !dbg !6792, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6792
  %_3 = zext i1 %4 to i64, !dbg !6792
  %5 = icmp eq i64 %_3, 0, !dbg !6793
  br i1 %5, label %bb3, label %bb1, !dbg !6793

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6794
  br label %bb4, !dbg !6794

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6795
  br label %bb4, !dbg !6795

bb2:                                              ; No predecessors!
  unreachable, !dbg !6792

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6796
  %7 = load i64, ptr %6, align 8, !dbg !6796, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6796
  %9 = load i64, ptr %8, align 8, !dbg !6796
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6796
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6796
  ret { i64, i64 } %11, !dbg !6796
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hae52456188885ec8E"(i1 zeroext %0) unnamed_addr #0 !dbg !6797 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6802, metadata !DIExpression()), !dbg !6803
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6801, metadata !DIExpression()), !dbg !6804
  %3 = load i8, ptr %err, align 1, !dbg !6805, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6805
  %_3 = zext i1 %4 to i64, !dbg !6805
  %5 = icmp eq i64 %_3, 0, !dbg !6806
  br i1 %5, label %bb3, label %bb1, !dbg !6806

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6807
  br label %bb4, !dbg !6807

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6808
  br label %bb4, !dbg !6808

bb2:                                              ; No predecessors!
  unreachable, !dbg !6805

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6809
  %7 = load i64, ptr %6, align 8, !dbg !6809, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6809
  %9 = load i64, ptr %8, align 8, !dbg !6809
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6809
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6809
  ret { i64, i64 } %11, !dbg !6809
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd27dd0e3f60500ebE"(i1 zeroext %0) unnamed_addr #0 !dbg !6810 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6815, metadata !DIExpression()), !dbg !6816
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6814, metadata !DIExpression()), !dbg !6817
  %3 = load i8, ptr %err, align 1, !dbg !6818, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6818
  %_3 = zext i1 %4 to i64, !dbg !6818
  %5 = icmp eq i64 %_3, 0, !dbg !6819
  br i1 %5, label %bb3, label %bb1, !dbg !6819

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6820
  br label %bb4, !dbg !6820

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6821
  br label %bb4, !dbg !6821

bb2:                                              ; No predecessors!
  unreachable, !dbg !6818

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6822
  %7 = load i64, ptr %6, align 8, !dbg !6822, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6822
  %9 = load i64, ptr %8, align 8, !dbg !6822
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6822
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6822
  ret { i64, i64 } %11, !dbg !6822
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h654a8e2c8c913065E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6823 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6842, metadata !DIExpression()), !dbg !6853
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6843, metadata !DIExpression()), !dbg !6854
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6844, metadata !DIExpression()), !dbg !6855
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6856
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6845, metadata !DIExpression()), !dbg !6857
  %_43 = load ptr, ptr %self, align 8, !dbg !6858, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6859
  %13 = load i64, ptr %11, align 8, !dbg !6859
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %13) #8, !dbg !6859
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_5a3aa3fbb474d261700c8ec466f79a67) #8, !dbg !6858
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6858
  br i1 %_5, label %bb4, label %bb5, !dbg !6858

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6860
  %_13 = load i16, ptr %14, align 8, !dbg !6860, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6861
  %15 = load i64, ptr %10, align 8, !dbg !6861
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %15, i16 %_13) #8, !dbg !6861
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6862
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6847, metadata !DIExpression()), !dbg !6863
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6864
  %16 = load i64, ptr %9, align 8, !dbg !6864
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %16) #8, !dbg !6864
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_e685dda9827660b7deaa9a380c3411b3) #8, !dbg !6865
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_16) #8, !dbg !6865
  br i1 %_14, label %bb10, label %bb11, !dbg !6865

bb4:                                              ; preds = %start
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6866
  store i8 0, ptr %17, align 1, !dbg !6866
  store i8 1, ptr %0, align 8, !dbg !6866
  br label %bb28, !dbg !6867

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6869

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6870
  %_22 = load i16, ptr %18, align 8, !dbg !6870, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6871
  %19 = load i64, ptr %8, align 8, !dbg !6871
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %19, i16 %_22) #8, !dbg !6871
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6872
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6849, metadata !DIExpression()), !dbg !6873
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6874
  %20 = load i64, ptr %7, align 8, !dbg !6874
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %20) #8, !dbg !6874
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_fc003a6c84d0868f1a9676290344b16b) #8, !dbg !6875
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_25) #8, !dbg !6875
  br i1 %_23, label %bb16, label %bb17, !dbg !6875

bb10:                                             ; preds = %bb5
  %21 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6876
  store i8 0, ptr %21, align 1, !dbg !6876
  store i8 1, ptr %0, align 8, !dbg !6876
  br label %bb28, !dbg !6877

bb17:                                             ; preds = %bb11
  %22 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6879
  %_31 = load i16, ptr %22, align 8, !dbg !6879, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6880
  %23 = load i64, ptr %6, align 8, !dbg !6880
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE(i64 %23, i16 %_31) #8, !dbg !6880
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6881
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6851, metadata !DIExpression()), !dbg !6882
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6883
  %24 = load i64, ptr %5, align 8, !dbg !6883
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E(i64 %24) #8, !dbg !6883
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_b40a49ff5a4eb6956219ef66c31066ef) #8, !dbg !6884
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_34) #8, !dbg !6884
  br i1 %_32, label %bb22, label %bb23, !dbg !6884

bb16:                                             ; preds = %bb11
  %25 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6885
  store i8 0, ptr %25, align 1, !dbg !6885
  store i8 1, ptr %0, align 8, !dbg !6885
  br label %bb28, !dbg !6886

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6888
  %26 = load i64, ptr %4, align 8, !dbg !6888
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E(i64 %26) #8, !dbg !6888
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_8037e55f17d7de61d65ac9bdc9ec37cd) #8, !dbg !6889
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_40, i64 %flags) #8, !dbg !6889
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6890
  %27 = load i64, ptr %3, align 8, !dbg !6890
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5ebdf5a60d794ffeE"(i64 %27) #8, !dbg !6890
  store i64 %28, ptr %2, align 8, !dbg !6890
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6890
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6891
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_42, i64 8, i1 false), !dbg !6891
  store i8 0, ptr %0, align 8, !dbg !6891
  br label %bb28, !dbg !6869

bb22:                                             ; preds = %bb17
  %30 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6892
  store i8 0, ptr %30, align 1, !dbg !6892
  store i8 1, ptr %0, align 8, !dbg !6892
  br label %bb28, !dbg !6886
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haad0859ec480ae29E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6893 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6897, metadata !DIExpression()), !dbg !6904
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6898, metadata !DIExpression()), !dbg !6905
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6899, metadata !DIExpression()), !dbg !6906
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6907
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6900, metadata !DIExpression()), !dbg !6908
  %_12 = load ptr, ptr %self, align 8, !dbg !6909, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6910
  %4 = load i64, ptr %1, align 8, !dbg !6910
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %4) #8, !dbg !6910
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc_554d47ba3dd96d38c6b55421f57b2fc9) #8, !dbg !6909
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6911
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6902, metadata !DIExpression()), !dbg !6912
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !6913
  br i1 %_8, label %bb4, label %bb5, !dbg !6913

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_6, i64 %flags) #8, !dbg !6914
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6915
  store i8 2, ptr %2, align 1, !dbg !6916
  br label %bb8, !dbg !6917

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6918
  br label %bb8, !dbg !6917

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6917, !range !5828, !noundef !19
  ret i8 %5, !dbg !6917
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h2445e306d348a193E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6919 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6921, metadata !DIExpression()), !dbg !6930
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6922, metadata !DIExpression()), !dbg !6931
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6923, metadata !DIExpression()), !dbg !6932
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6933
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6924, metadata !DIExpression()), !dbg !6934
  %_20 = load ptr, ptr %self, align 8, !dbg !6935, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6936
  %6 = load i64, ptr %3, align 8, !dbg !6936
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %6) #8, !dbg !6936
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_20, i16 %_9, ptr align 8 @alloc_24ae9a1d3db735e6da83369d10e0036a) #8, !dbg !6935
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6935
  br i1 %_5, label %bb4, label %bb5, !dbg !6935

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6937
  %_12 = load i16, ptr %7, align 8, !dbg !6937, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6938
  %8 = load i64, ptr %2, align 8, !dbg !6938
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %8, i16 %_12) #8, !dbg !6938
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6939
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6926, metadata !DIExpression()), !dbg !6940
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6941
  %9 = load i64, ptr %1, align 8, !dbg !6941
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %9) #8, !dbg !6941
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_14 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_cca15b67c3dd04a9b473368257235a4f) #8, !dbg !6942
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6943
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6928, metadata !DIExpression()), !dbg !6944
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_14) #8, !dbg !6945
  br i1 %_16, label %bb10, label %bb11, !dbg !6945

bb4:                                              ; preds = %start
  store i8 0, ptr %4, align 1, !dbg !6946
  br label %bb14, !dbg !6947

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %10 = load i8, ptr %4, align 1, !dbg !6949, !range !5828, !noundef !19
  ret i8 %10, !dbg !6949

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_14, i64 %flags) #8, !dbg !6950
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6951
  store i8 2, ptr %4, align 1, !dbg !6952
  br label %bb14, !dbg !6949

bb10:                                             ; preds = %bb5
  store i8 0, ptr %4, align 1, !dbg !6953
  br label %bb14, !dbg !6947
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h1ca58bb1d6f7a884E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6954 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6956, metadata !DIExpression()), !dbg !6967
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6957, metadata !DIExpression()), !dbg !6968
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6958, metadata !DIExpression()), !dbg !6969
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6970
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6959, metadata !DIExpression()), !dbg !6971
  %_28 = load ptr, ptr %self, align 8, !dbg !6972, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6973
  %8 = load i64, ptr %5, align 8, !dbg !6973
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %8) #8, !dbg !6973
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_28, i16 %_9, ptr align 8 @alloc_95d3082b46ce33be3a3a7e7090e3345f) #8, !dbg !6972
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_7) #8, !dbg !6972
  br i1 %_5, label %bb4, label %bb5, !dbg !6972

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6974
  %_12 = load i16, ptr %9, align 8, !dbg !6974, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6975
  %10 = load i64, ptr %4, align 8, !dbg !6975
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %10, i16 %_12) #8, !dbg !6975
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6976
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6961, metadata !DIExpression()), !dbg !6977
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6978
  %11 = load i64, ptr %3, align 8, !dbg !6978
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_17 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %11) #8, !dbg !6978
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_15 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_11, i16 %_17, ptr align 8 @alloc_e416afab57d6779349ff214b89492bb1) #8, !dbg !6979
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_15) #8, !dbg !6979
  br i1 %_13, label %bb10, label %bb11, !dbg !6979

bb4:                                              ; preds = %start
  store i8 0, ptr %6, align 1, !dbg !6980
  br label %bb20, !dbg !6981

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %12 = load i8, ptr %6, align 1, !dbg !6983, !range !5828, !noundef !19
  ret i8 %12, !dbg !6983

bb11:                                             ; preds = %bb5
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6984
  %_20 = load i16, ptr %13, align 8, !dbg !6984, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6985
  %14 = load i64, ptr %2, align 8, !dbg !6985
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %14, i16 %_20) #8, !dbg !6985
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6986
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6963, metadata !DIExpression()), !dbg !6987
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6988
  %15 = load i64, ptr %1, align 8, !dbg !6988
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %15) #8, !dbg !6988
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_719d57aa1c35fb60b6ce6f0c01d9f3dd) #8, !dbg !6989
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !6990
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6965, metadata !DIExpression()), !dbg !6991
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_22) #8, !dbg !6992
  br i1 %_24, label %bb16, label %bb17, !dbg !6992

bb10:                                             ; preds = %bb5
  store i8 0, ptr %6, align 1, !dbg !6993
  br label %bb20, !dbg !6994

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %_22, i64 %flags) #8, !dbg !6996
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() #8, !dbg !6997
  store i8 2, ptr %6, align 1, !dbg !6998
  br label %bb20, !dbg !6983

bb16:                                             ; preds = %bb11
  store i8 0, ptr %6, align 1, !dbg !6999
  br label %bb20, !dbg !6994
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h69deb5780ca8ac6fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7000 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7004, metadata !DIExpression()), !dbg !7020
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7005, metadata !DIExpression()), !dbg !7021
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7018, metadata !DIExpression()), !dbg !7022
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7023
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7006, metadata !DIExpression()), !dbg !7024
  %_38 = load ptr, ptr %self, align 8, !dbg !7025, !nonnull !19, !align !3850, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7026
  %10 = load i64, ptr %8, align 8, !dbg !7026
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %10) #8, !dbg !7026
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_dc39e0fc4c45d45603654205fd6ae39d) #8, !dbg !7025
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !7025
  br i1 %_4, label %bb4, label %bb5, !dbg !7025

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7027
  %_12 = load i16, ptr %11, align 8, !dbg !7027, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7028
  %12 = load i64, ptr %7, align 8, !dbg !7028
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %12, i16 %_12) #8, !dbg !7028
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7029
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7008, metadata !DIExpression()), !dbg !7030
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7031
  %13 = load i64, ptr %6, align 8, !dbg !7031
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %13) #8, !dbg !7031
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_ea56b77608c36c273bfcb481822ed339) #8, !dbg !7032
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7033
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7010, metadata !DIExpression()), !dbg !7034
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_14) #8, !dbg !7035
  br i1 %_16, label %bb10, label %bb11, !dbg !7035

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7036
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7037
  %15 = load i64, ptr %14, align 8, !dbg !7037, !range !933, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7037
  %17 = load i64, ptr %16, align 8, !dbg !7037
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7037
  store i64 %15, ptr %18, align 8, !dbg !7037
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7037
  store i64 %17, ptr %19, align 8, !dbg !7037
  br label %bb26, !dbg !7038

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7040

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7041
  %_20 = load i16, ptr %20, align 8, !dbg !7041, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7042
  %21 = load i64, ptr %5, align 8, !dbg !7042
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %21, i16 %_20) #8, !dbg !7042
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7043
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7012, metadata !DIExpression()), !dbg !7044
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7045
  %22 = load i64, ptr %4, align 8, !dbg !7045
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %22) #8, !dbg !7045
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_cf421b563aef9c925f4b8b1b908a74c9) #8, !dbg !7046
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7047
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7014, metadata !DIExpression()), !dbg !7048
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_22) #8, !dbg !7049
  br i1 %_24, label %bb16, label %bb17, !dbg !7049

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7050
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7051
  %24 = load i64, ptr %23, align 8, !dbg !7051, !range !933, !noundef !19
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7051
  %26 = load i64, ptr %25, align 8, !dbg !7051
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7051
  store i64 %24, ptr %27, align 8, !dbg !7051
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7051
  store i64 %26, ptr %28, align 8, !dbg !7051
  br label %bb26, !dbg !7052

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7054
  %_28 = load i16, ptr %29, align 8, !dbg !7054, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7055
  %30 = load i64, ptr %3, align 8, !dbg !7055
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE(i64 %30, i16 %_28) #8, !dbg !7055
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7056
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7016, metadata !DIExpression()), !dbg !7057
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7058
  %31 = load i64, ptr %2, align 8, !dbg !7058
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E(i64 %31) #8, !dbg !7058
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_136fb5259484949fb644bba47ea6b267) #8, !dbg !7059
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7060
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7061, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %32) #8, !dbg !7061
  br i1 %_32, label %bb22, label %bb23, !dbg !7061

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7062
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7063
  %34 = load i64, ptr %33, align 8, !dbg !7063, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7063
  %36 = load i64, ptr %35, align 8, !dbg !7063
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7063
  store i64 %34, ptr %37, align 8, !dbg !7063
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7063
  store i64 %36, ptr %38, align 8, !dbg !7063
  br label %bb26, !dbg !7064

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7066, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %39) #8, !dbg !7066
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hfc0f0143513d8d23E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7067
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7068
  %40 = load ptr, ptr %_36, align 8, !dbg !7067, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hae97b2cf9f10b115E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7067
  br label %bb26, !dbg !7067

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7069
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7070
  %42 = load i64, ptr %41, align 8, !dbg !7070, !range !933, !noundef !19
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7070
  %44 = load i64, ptr %43, align 8, !dbg !7070
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7070
  store i64 %42, ptr %45, align 8, !dbg !7070
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7070
  store i64 %44, ptr %46, align 8, !dbg !7070
  br label %bb26, !dbg !7064
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hfecb7903f863088fE"(ptr align 8 %0) unnamed_addr #0 !dbg !7071 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7075, metadata !DIExpression(DW_OP_deref)), !dbg !7077
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7076, metadata !DIExpression()), !dbg !7078
  %_4 = load ptr, ptr %_1, align 8, !dbg !7079, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !7079, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_5) #8, !dbg !7079
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7080
  store i64 %_3, ptr %2, align 8, !dbg !7080
  store i64 2, ptr %1, align 8, !dbg !7080
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7081
  %4 = load i64, ptr %3, align 8, !dbg !7081, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7081
  %6 = load i64, ptr %5, align 8, !dbg !7081
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !7081
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7081
  ret { i64, i64 } %8, !dbg !7081
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hf6383f079f22fbd8E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7082 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7104, metadata !DIExpression()), !dbg !7148
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7105, metadata !DIExpression()), !dbg !7149
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7106, metadata !DIExpression()), !dbg !7150
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7118, metadata !DIExpression()), !dbg !7151
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7130, metadata !DIExpression()), !dbg !7152
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7140, metadata !DIExpression()), !dbg !7153
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7142, metadata !DIExpression()), !dbg !7154
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0f6aecc78a01e585E"(i64 %addr) #8, !dbg !7155
  store i64 %4, ptr %3, align 8, !dbg !7155
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7155
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7156
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7108, metadata !DIExpression()), !dbg !7157
  %_81 = load ptr, ptr %self, align 8, !dbg !7158, !nonnull !19, !align !3850, !noundef !19
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E(i64 %addr) #8, !dbg !7159
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_a40ebee9ad49b68aa0dc3456de13faf7) #8, !dbg !7158
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7160
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7110, metadata !DIExpression()), !dbg !7161
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_6) #8, !dbg !7162
  br i1 %_9, label %bb5, label %bb6, !dbg !7162

bb6:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_6) #8, !dbg !7163
  store i64 %5, ptr %_12, align 8, !dbg !7163
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_12, i64 128) #8, !dbg !7163
  br i1 %_10, label %bb9, label %bb10, !dbg !7163

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7164
  br label %bb62, !dbg !7165

bb62:                                             ; preds = %bb57, %bb55, %bb47, %bb35, %bb31, %bb19, %bb15, %bb5
  ret void, !dbg !7167

bb10:                                             ; preds = %bb6
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7168
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7169
  %_17 = load i16, ptr %6, align 8, !dbg !7169, !noundef !19
  %7 = load i64, ptr %_16, align 8, !dbg !7170
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %7, i16 %_17) #8, !dbg !7170
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7171
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7112, metadata !DIExpression()), !dbg !7172
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %addr) #8, !dbg !7173
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_d6b4a2310fd43a7a797dc17486c03491) #8, !dbg !7174
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7175
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7114, metadata !DIExpression()), !dbg !7176
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_19) #8, !dbg !7177
  br i1 %_21, label %bb15, label %bb16, !dbg !7177

bb9:                                              ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_c78e924e61680956781e382d4af9d620, i64 35, ptr align 8 @alloc_f1adc33c93ed5600a72cf7a31eed4c9b) #9, !dbg !7178
  unreachable, !dbg !7178

bb16:                                             ; preds = %bb10
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_19) #8, !dbg !7179
  store i64 %8, ptr %_24, align 8, !dbg !7179
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_24, i64 128) #8, !dbg !7179
  br i1 %_22, label %bb19, label %bb26, !dbg !7179

bb15:                                             ; preds = %bb10
  store i64 3, ptr %0, align 8, !dbg !7180
  br label %bb62, !dbg !7181

bb26:                                             ; preds = %bb16
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7183
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7184
  %_39 = load i16, ptr %9, align 8, !dbg !7184, !noundef !19
  %10 = load i64, ptr %_38, align 8, !dbg !7185
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %10, i16 %_39) #8, !dbg !7185
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7186
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7124, metadata !DIExpression()), !dbg !7187
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE(i64 %addr) #8, !dbg !7188
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_3226adcad15739cf69b86a3a574ba300) #8, !dbg !7189
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7190
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7126, metadata !DIExpression()), !dbg !7191
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_41) #8, !dbg !7192
  br i1 %_43, label %bb31, label %bb32, !dbg !7192

bb19:                                             ; preds = %bb16
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %addr) #8, !dbg !7193
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_f1621c7b04a73c34a9b97327a9cdcf28) #8, !dbg !7194
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7195
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7116, metadata !DIExpression()), !dbg !7196
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_26) #8, !dbg !7197
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha1789cdb29576252E"(i64 %_29) #8, !dbg !7198
  store i64 %11, ptr %2, align 8, !dbg !7198
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7198
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %addr) #8, !dbg !7199
  %offset = and i64 %_31, 1073741823, !dbg !7199
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7199
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7120, metadata !DIExpression()), !dbg !7200
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_26) #8, !dbg !7201
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7201
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7122, metadata !DIExpression()), !dbg !7202
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7203
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7204
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7204
  store i64 2, ptr %_33, align 8, !dbg !7204
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7205
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7205
  store i64 %offset, ptr %13, align 8, !dbg !7205
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7205
  store i64 %flags, ptr %14, align 8, !dbg !7205
  br label %bb62, !dbg !7181

bb32:                                             ; preds = %bb26
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_41) #8, !dbg !7206
  store i64 %15, ptr %_46, align 8, !dbg !7206
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_46, i64 128) #8, !dbg !7206
  br i1 %_44, label %bb35, label %bb42, !dbg !7206

bb31:                                             ; preds = %bb26
  store i64 3, ptr %0, align 8, !dbg !7207
  br label %bb62, !dbg !7208

bb42:                                             ; preds = %bb32
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7210
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7211
  %_61 = load i16, ptr %16, align 8, !dbg !7211, !noundef !19
  %17 = load i64, ptr %_60, align 8, !dbg !7212
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE(i64 %17, i16 %_61) #8, !dbg !7212
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7213
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7136, metadata !DIExpression()), !dbg !7214
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd23921bdd163352fE(i64 %addr) #8, !dbg !7215
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_6bfe5c08b0dc0dbca86154a2f69d5afc) #8, !dbg !7216
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7217
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7138, metadata !DIExpression()), !dbg !7218
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %_63) #8, !dbg !7219
  br i1 %_65, label %bb47, label %bb48, !dbg !7219

bb35:                                             ; preds = %bb32
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE(i64 %addr) #8, !dbg !7220
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_90b18f741a4445f3d91dc225716a7ed4) #8, !dbg !7221
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7222
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7128, metadata !DIExpression()), !dbg !7223
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_48) #8, !dbg !7224
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha85d4399817825cdE"(i64 %_51) #8, !dbg !7225
  store i64 %18, ptr %1, align 8, !dbg !7225
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7225
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %addr) #8, !dbg !7226
  %offset4 = and i64 %_53, 2097151, !dbg !7226
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7226
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7132, metadata !DIExpression()), !dbg !7227
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_48) #8, !dbg !7228
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7228
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7134, metadata !DIExpression()), !dbg !7229
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7230
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7231
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7231
  store i64 1, ptr %_55, align 8, !dbg !7231
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7232
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7232
  store i64 %offset4, ptr %20, align 8, !dbg !7232
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7232
  store i64 %flags6, ptr %21, align 8, !dbg !7232
  br label %bb62, !dbg !7208

bb48:                                             ; preds = %bb42
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_63) #8, !dbg !7233
  store i64 %22, ptr %_68, align 8, !dbg !7233
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_68, i64 128) #8, !dbg !7233
  br i1 %_66, label %bb51, label %bb52, !dbg !7233

bb47:                                             ; preds = %bb42
  store i64 3, ptr %0, align 8, !dbg !7234
  br label %bb62, !dbg !7235

bb52:                                             ; preds = %bb48
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_63) #8, !dbg !7237
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hfc0f0143513d8d23E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7238
  %_72 = load i64, ptr %_70, align 8, !dbg !7238, !range !1877, !noundef !19
  %23 = icmp eq i64 %_72, 0, !dbg !7239
  br i1 %23, label %bb57, label %bb55, !dbg !7239

bb51:                                             ; preds = %bb48
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @alloc_0ccea8426a9852cada35fd2a120d740c, i64 35, ptr align 8 @alloc_b875f0e56c09603e1ccf0dc7f167cf82) #9, !dbg !7240
  unreachable, !dbg !7240

bb57:                                             ; preds = %bb52
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7241
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7241
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17hcf1986fe50cfe31cE(i64 %addr) #8, !dbg !7242
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h3d5517bba1e4415fE"(i16 %_76) #8, !dbg !7243
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7243
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7144, metadata !DIExpression()), !dbg !7244
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %_63) #8, !dbg !7245
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7245
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7146, metadata !DIExpression()), !dbg !7246
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7247
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7247
  store i64 0, ptr %_78, align 8, !dbg !7247
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7248
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7248
  store i64 %offset8, ptr %26, align 8, !dbg !7248
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7248
  store i64 %flags10, ptr %27, align 8, !dbg !7248
  br label %bb62, !dbg !7167

bb55:                                             ; preds = %bb52
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %_63) #8, !dbg !7249
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7250
  store i64 %_74, ptr %28, align 8, !dbg !7250
  store i64 4, ptr %0, align 8, !dbg !7250
  br label %bb62, !dbg !7235

bb56:                                             ; No predecessors!
  unreachable, !dbg !7238
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hbf8c2fbae3770355E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7251 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7257, metadata !DIExpression()), !dbg !7259
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7258, metadata !DIExpression()), !dbg !7260
  %1 = load i8, ptr %self, align 1, !dbg !7261, !range !1598, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !7261
  %_3 = zext i1 %2 to i64, !dbg !7261
  %3 = icmp eq i64 %_3, 0, !dbg !7262
  br i1 %3, label %bb3, label %bb1, !dbg !7262

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_cf4092a84ebf8f9dc087622765334d71, i64 1, ptr align 8 @alloc_2bfeba76c1438a46208a034153050220, i64 0) #8, !dbg !7263
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_4) #8, !dbg !7263
  %5 = zext i1 %4 to i8, !dbg !7263
  store i8 %5, ptr %0, align 1, !dbg !7263
  br label %bb6, !dbg !7263

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %_7, ptr align 8 @alloc_e1be48dcd1b878e5f7113058b0befe16, i64 1, ptr align 8 @alloc_2bfeba76c1438a46208a034153050220, i64 0) #8, !dbg !7264
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_7) #8, !dbg !7264
  %7 = zext i1 %6 to i8, !dbg !7264
  store i8 %7, ptr %0, align 1, !dbg !7264
  br label %bb6, !dbg !7264

bb2:                                              ; No predecessors!
  unreachable, !dbg !7261

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7265, !range !1598, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !7265
  ret i1 %9, !dbg !7265
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7266 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7270, metadata !DIExpression()), !dbg !7272
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7271, metadata !DIExpression()), !dbg !7273
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7274
  %4 = load i64, ptr %2, align 8, !dbg !7274
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h5b11a0d4bce1267aE(i64 %4, i16 %recursive_index) #8, !dbg !7274
  store i64 %5, ptr %1, align 8, !dbg !7274
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7274
  %6 = load i64, ptr %_4, align 8, !dbg !7274
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7274
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7274
  ret ptr %7, !dbg !7275
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7276 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7280, metadata !DIExpression()), !dbg !7282
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7281, metadata !DIExpression()), !dbg !7283
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7284
  %4 = load i64, ptr %2, align 8, !dbg !7284
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hed8f3f672fb409fcE(i64 %4, i16 %recursive_index) #8, !dbg !7284
  store i64 %5, ptr %1, align 8, !dbg !7284
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7284
  %6 = load i64, ptr %_4, align 8, !dbg !7284
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7284
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7284
  ret ptr %7, !dbg !7285
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hea60dd0afdf11b12E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7286 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7290, metadata !DIExpression()), !dbg !7292
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7291, metadata !DIExpression()), !dbg !7293
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7294
  %4 = load i64, ptr %2, align 8, !dbg !7294
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17ha856472c96399708E(i64 %4, i16 %recursive_index) #8, !dbg !7294
  store i64 %5, ptr %1, align 8, !dbg !7294
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7294
  %6 = load i64, ptr %_4, align 8, !dbg !7294
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7294
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7294
  ret ptr %7, !dbg !7295
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h5b11a0d4bce1267aE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7296 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7300, metadata !DIExpression()), !dbg !7302
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7301, metadata !DIExpression()), !dbg !7303
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7304
  %5 = load i64, ptr %2, align 8, !dbg !7304
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %5) #8, !dbg !7304
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7305
  store i64 %6, ptr %1, align 8, !dbg !7305
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7305
  %7 = load i64, ptr %3, align 8, !dbg !7306
  ret i64 %7, !dbg !7306
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17ha856472c96399708E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7307 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7311, metadata !DIExpression()), !dbg !7313
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7312, metadata !DIExpression()), !dbg !7314
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7315
  %5 = load i64, ptr %2, align 8, !dbg !7315
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %5) #8, !dbg !7315
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7316
  store i64 %6, ptr %1, align 8, !dbg !7316
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7316
  %7 = load i64, ptr %3, align 8, !dbg !7317
  ret i64 %7, !dbg !7317
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hed8f3f672fb409fcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7318 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7322, metadata !DIExpression()), !dbg !7324
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7323, metadata !DIExpression()), !dbg !7325
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7326
  %5 = load i64, ptr %2, align 8, !dbg !7326
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %5) #8, !dbg !7326
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7327
  store i64 %6, ptr %1, align 8, !dbg !7327
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7327
  %7 = load i64, ptr %3, align 8, !dbg !7328
  ret i64 %7, !dbg !7328
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7329 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7331, metadata !DIExpression()), !dbg !7333
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7332, metadata !DIExpression()), !dbg !7334
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7335
  %4 = load i64, ptr %2, align 8, !dbg !7335
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9a0b126ae6e7441E(i64 %4, i16 %recursive_index) #8, !dbg !7335
  store i64 %5, ptr %1, align 8, !dbg !7335
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7335
  %6 = load i64, ptr %_4, align 8, !dbg !7335
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7335
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7335
  ret ptr %7, !dbg !7336
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h856c1afee6867978E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7337 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7339, metadata !DIExpression()), !dbg !7341
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7340, metadata !DIExpression()), !dbg !7342
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7343
  %4 = load i64, ptr %2, align 8, !dbg !7343
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h96ecb954109467a3E(i64 %4, i16 %recursive_index) #8, !dbg !7343
  store i64 %5, ptr %1, align 8, !dbg !7343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7343
  %6 = load i64, ptr %_4, align 8, !dbg !7343
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7343
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7343
  ret ptr %7, !dbg !7344
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h96ecb954109467a3E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7345 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7347, metadata !DIExpression()), !dbg !7349
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7348, metadata !DIExpression()), !dbg !7350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7351
  %6 = load i64, ptr %3, align 8, !dbg !7351
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %6) #8, !dbg !7351
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7352
  %7 = load i64, ptr %2, align 8, !dbg !7352
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %7) #8, !dbg !7352
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7353
  store i64 %8, ptr %1, align 8, !dbg !7353
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7353
  %9 = load i64, ptr %4, align 8, !dbg !7354
  ret i64 %9, !dbg !7354
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9a0b126ae6e7441E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7355 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7357, metadata !DIExpression()), !dbg !7359
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7358, metadata !DIExpression()), !dbg !7360
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7361
  %6 = load i64, ptr %3, align 8, !dbg !7361
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %6) #8, !dbg !7361
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7362
  %7 = load i64, ptr %2, align 8, !dbg !7362
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %7) #8, !dbg !7362
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7363
  store i64 %8, ptr %1, align 8, !dbg !7363
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7363
  %9 = load i64, ptr %4, align 8, !dbg !7364
  ret i64 %9, !dbg !7364
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7365 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7367, metadata !DIExpression()), !dbg !7369
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7368, metadata !DIExpression()), !dbg !7370
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7371
  %4 = load i64, ptr %2, align 8, !dbg !7371
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17he72f278dfe407d3aE(i64 %4, i16 %recursive_index) #8, !dbg !7371
  store i64 %5, ptr %1, align 8, !dbg !7371
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7371
  %6 = load i64, ptr %_4, align 8, !dbg !7371
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %6) #8, !dbg !7371
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E(i64 %_3) #8, !dbg !7371
  ret ptr %7, !dbg !7372
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17he72f278dfe407d3aE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7373 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7375, metadata !DIExpression()), !dbg !7377
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7376, metadata !DIExpression()), !dbg !7378
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7379
  %7 = load i64, ptr %4, align 8, !dbg !7379
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %7) #8, !dbg !7379
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7380
  %8 = load i64, ptr %3, align 8, !dbg !7380
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %8) #8, !dbg !7380
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7381
  %9 = load i64, ptr %2, align 8, !dbg !7381
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %9) #8, !dbg !7381
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7382
  store i64 %10, ptr %1, align 8, !dbg !7382
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7382
  %11 = load i64, ptr %5, align 8, !dbg !7383
  ret i64 %11, !dbg !7383
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h948ac54d00c8ab7cE(ptr align 8 %self) unnamed_addr #1 !dbg !7384 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7389, metadata !DIExpression()), !dbg !7396
  %_2 = load i64, ptr %self, align 8, !dbg !7397, !range !933, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7398

bb2:                                              ; preds = %start
  unreachable, !dbg !7397

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7399
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7399
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7390, metadata !DIExpression()), !dbg !7400
  %1 = load i64, ptr %frame3, align 8, !dbg !7401, !noundef !19
  store i64 %1, ptr %0, align 8, !dbg !7401
  br label %bb5, !dbg !7402

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7403
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7403
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7392, metadata !DIExpression()), !dbg !7404
  %2 = load i64, ptr %frame1, align 8, !dbg !7405, !noundef !19
  store i64 %2, ptr %0, align 8, !dbg !7405
  br label %bb5, !dbg !7406

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7407
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7407
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7394, metadata !DIExpression()), !dbg !7408
  %3 = load i64, ptr %frame, align 8, !dbg !7409, !noundef !19
  store i64 %3, ptr %0, align 8, !dbg !7409
  br label %bb5, !dbg !7410

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7411, !noundef !19
  ret i64 %4, !dbg !7411
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h11841699d908b8c4E(ptr align 8 %self) unnamed_addr #1 !dbg !7412 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7416, metadata !DIExpression()), !dbg !7417
  %_2 = load i64, ptr %self, align 8, !dbg !7418, !range !933, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7419

bb2:                                              ; preds = %start
  unreachable, !dbg !7418

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7420
  br label %bb5, !dbg !7420

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7421
  br label %bb5, !dbg !7421

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7422
  br label %bb5, !dbg !7422

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7423, !noundef !19
  ret i64 %1, !dbg !7423
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h52852baea4242df0E"(i64 %0) unnamed_addr #0 !dbg !7424 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7428, metadata !DIExpression()), !dbg !7429
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7430
  %3 = load i64, ptr %1, align 8, !dbg !7431
  ret i64 %3, !dbg !7431
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5ebdf5a60d794ffeE"(i64 %0) unnamed_addr #0 !dbg !7432 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7436, metadata !DIExpression()), !dbg !7437
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7438
  %3 = load i64, ptr %1, align 8, !dbg !7439
  ret i64 %3, !dbg !7439
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h892c8dec8a340122E"(i64 %0) unnamed_addr #0 !dbg !7440 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7444, metadata !DIExpression()), !dbg !7445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7446
  %3 = load i64, ptr %1, align 8, !dbg !7447
  ret i64 %3, !dbg !7447
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E() unnamed_addr #0 !dbg !7448 {
start:
  ret void, !dbg !7449
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0f6aecc78a01e585E"(i64 %address) unnamed_addr #0 !dbg !7450 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7455, metadata !DIExpression()), !dbg !7456
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17hcc43e2b85a81eb09E(i64 %address, i64 4096) #8, !dbg !7457
  store i64 %_2, ptr %0, align 8, !dbg !7458
  %1 = load i64, ptr %0, align 8, !dbg !7459
  ret i64 %1, !dbg !7459
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7460 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7464, metadata !DIExpression()), !dbg !7470
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7465, metadata !DIExpression()), !dbg !7471
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7466, metadata !DIExpression()), !dbg !7472
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7467, metadata !DIExpression()), !dbg !7473
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7468, metadata !DIExpression()), !dbg !7474
  store i64 0, ptr %addr, align 8, !dbg !7475
  store i64 39, ptr %_8, align 8, !dbg !7476
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7476
  store i64 48, ptr %2, align 8, !dbg !7476
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E"(i16 %p4_index) #8, !dbg !7477
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7478
  %4 = load i64, ptr %3, align 8, !dbg !7478, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7478
  %6 = load i64, ptr %5, align 8, !dbg !7478, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9, ptr align 8 @alloc_02b1efa620c1a4072f48822003f1e105) #8, !dbg !7478
  store i64 30, ptr %_12, align 8, !dbg !7479
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7479
  store i64 39, ptr %7, align 8, !dbg !7479
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E"(i16 %p3_index) #8, !dbg !7480
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7481
  %9 = load i64, ptr %8, align 8, !dbg !7481, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7481
  %11 = load i64, ptr %10, align 8, !dbg !7481, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13, ptr align 8 @alloc_6a4c85d651acda1f55a6bbe1579992a6) #8, !dbg !7481
  store i64 21, ptr %_16, align 8, !dbg !7482
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7482
  store i64 30, ptr %12, align 8, !dbg !7482
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E"(i16 %p2_index) #8, !dbg !7483
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7484
  %14 = load i64, ptr %13, align 8, !dbg !7484, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7484
  %16 = load i64, ptr %15, align 8, !dbg !7484, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17, ptr align 8 @alloc_b4f4d2276d4edda75987710b17f3d410) #8, !dbg !7484
  store i64 12, ptr %_20, align 8, !dbg !7485
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7485
  store i64 21, ptr %17, align 8, !dbg !7485
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E"(i16 %p1_index) #8, !dbg !7486
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7487
  %19 = load i64, ptr %18, align 8, !dbg !7487, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7487
  %21 = load i64, ptr %20, align 8, !dbg !7487, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21, ptr align 8 @alloc_3d993122ea80047fbe17b5a25c4268e9) #8, !dbg !7487
  %_23 = load i64, ptr %addr, align 8, !dbg !7488, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E(i64 %_23) #8, !dbg !7489
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0f6aecc78a01e585E"(i64 %_22) #8, !dbg !7490
  store i64 %22, ptr %0, align 8, !dbg !7490
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7490
  %23 = load i64, ptr %1, align 8, !dbg !7491
  ret i64 %23, !dbg !7491
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E(i64 %0) unnamed_addr #0 !dbg !7492 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7496, metadata !DIExpression()), !dbg !7497
  %_2 = load i64, ptr %self, align 8, !dbg !7498, !noundef !19
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd23921bdd163352fE(i64 %_2) #8, !dbg !7498
  ret i16 %2, !dbg !7499
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hc81c4951f919c064E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7500 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7506, metadata !DIExpression()), !dbg !7508
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7507, metadata !DIExpression()), !dbg !7509
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_2d636577b1ac27f6cfd59550284123a8, i64 1, ptr align 8 @alloc_2bfeba76c1438a46208a034153050220, i64 0) #8, !dbg !7510
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8 %f, ptr %_3) #8, !dbg !7510
  ret i1 %0, !dbg !7511
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E(ptr align 8 %self) unnamed_addr #0 !dbg !7512 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7517, metadata !DIExpression()), !dbg !7518
  %_2 = load i64, ptr %self, align 8, !dbg !7519, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !7519
  ret i1 %0, !dbg !7520
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h26b9b7dd8aa27cd5E(ptr align 8 %self) unnamed_addr #0 !dbg !7521 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7525, metadata !DIExpression()), !dbg !7526
  store i64 0, ptr %self, align 8, !dbg !7527
  ret void, !dbg !7528
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %self) unnamed_addr #0 !dbg !7529 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7533, metadata !DIExpression()), !dbg !7534
  %_2 = load i64, ptr %self, align 8, !dbg !7535, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h61d03c1113a7e360E(i64 %_2) #8, !dbg !7536
  ret i64 %0, !dbg !7537
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %self) unnamed_addr #0 !dbg !7538 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7542, metadata !DIExpression()), !dbg !7543
  %_3 = load i64, ptr %self, align 8, !dbg !7544, !noundef !19
  %_2 = and i64 %_3, 4503599627366400, !dbg !7544
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17hd5615c17f7b864b9E(i64 %_2) #8, !dbg !7545
  ret i64 %0, !dbg !7546
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7547 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca i64, align 8
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7551, metadata !DIExpression()), !dbg !7552
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %self) #8, !dbg !7553
  store i64 %2, ptr %_5, align 8, !dbg !7553
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_5, i64 1) #8, !dbg !7553
  %_2 = xor i1 %_3, true, !dbg !7554
  br i1 %_2, label %bb3, label %bb4, !dbg !7554

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %self) #8, !dbg !7555
  store i64 %3, ptr %_9, align 8, !dbg !7555
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %_9, i64 128) #8, !dbg !7555
  br i1 %_7, label %bb7, label %bb8, !dbg !7555

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7556
  store i8 0, ptr %4, align 1, !dbg !7556
  store i8 1, ptr %0, align 8, !dbg !7556
  br label %bb11, !dbg !7557

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7558

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %self) #8, !dbg !7559
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %5 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0f25e616320e9346E"(i64 %_12) #8, !dbg !7560
  store i64 %5, ptr %1, align 8, !dbg !7560
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7560
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7561
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %_11, i64 8, i1 false), !dbg !7561
  store i8 0, ptr %0, align 8, !dbg !7561
  br label %bb11, !dbg !7562

bb7:                                              ; preds = %bb4
  %7 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7563
  store i8 1, ptr %7, align 1, !dbg !7563
  store i8 1, ptr %0, align 8, !dbg !7563
  br label %bb11, !dbg !7562
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7568, metadata !DIExpression()), !dbg !7570
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7569, metadata !DIExpression()), !dbg !7571
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %self) #8, !dbg !7572
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E(i64 %_4) #8, !dbg !7572
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h809379d7ad38bedfE(ptr align 8 %flags) #8, !dbg !7573
  %1 = or i64 %_3, %_6, !dbg !7574
  store i64 %1, ptr %self, align 8, !dbg !7574
  ret void, !dbg !7575
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hef640aaa00c04085E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7576 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7581, metadata !DIExpression()), !dbg !7585
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7582, metadata !DIExpression()), !dbg !7586
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7583, metadata !DIExpression()), !dbg !7587
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_0d3e9a50b611cb479d90fdc93dee9ac7, i64 14) #8, !dbg !7588
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE(ptr align 8 %self) #8, !dbg !7589
  store i64 %0, ptr %_10, align 8, !dbg !7589
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %f1, ptr align 1 @alloc_ec8378693ab2e196cf6ae8c2fbf0b2d3, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7590
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E(ptr align 8 %self) #8, !dbg !7591
  store i64 %1, ptr %_16, align 8, !dbg !7591
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8 %f1, ptr align 1 @alloc_1d4b0c5fd01ee89daeb613dbbc4e6407, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7592
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8 %f1) #8, !dbg !7593
  ret i1 %2, !dbg !7594
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h5a028ccba95e2c8aE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7595 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7598
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7598
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7599
  ret void, !dbg !7600
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7601 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7606, metadata !DIExpression()), !dbg !7608
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7607, metadata !DIExpression()), !dbg !7609
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h14fb4d68c2ebbc6bE"(i16 %index) #8, !dbg !7610
  %_5 = icmp ult i64 %_3, 512, !dbg !7611
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7611
  br i1 %1, label %bb2, label %panic, !dbg !7611

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7612
  ret ptr %2, !dbg !7613

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h8262b2c43d637f25E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7611
  unreachable, !dbg !7611
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7614 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7619, metadata !DIExpression()), !dbg !7621
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7620, metadata !DIExpression()), !dbg !7622
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h14fb4d68c2ebbc6bE"(i16 %index) #8, !dbg !7623
  %_5 = icmp ult i64 %_3, 512, !dbg !7624
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7624
  br i1 %1, label %bb2, label %panic, !dbg !7624

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7625
  ret ptr %2, !dbg !7626

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h8262b2c43d637f25E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7624
  unreachable, !dbg !7624
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hf1233d1804bd1968E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7627 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h5a028ccba95e2c8aE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7629
  ret void, !dbg !7630
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h12a1f3e6bad40502E"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7631 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7636, metadata !DIExpression()), !dbg !7638
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7637, metadata !DIExpression()), !dbg !7639
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdf1bcddcc1be7907E"(ptr align 8 %self, ptr align 8 @alloc_90a864f5c9e086f1b3aa2bfd06d1845e) #8, !dbg !7640
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7640
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7640
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d2ae7c04a5ea3feE"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7640
  ret i1 %1, !dbg !7641
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E(i16 %index) unnamed_addr #0 !dbg !7642 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7646, metadata !DIExpression()), !dbg !7647
  %_2 = urem i16 %index, 512, !dbg !7648
  store i16 %_2, ptr %0, align 2, !dbg !7649
  %1 = load i16, ptr %0, align 2, !dbg !7650, !noundef !19
  ret i16 %1, !dbg !7650
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E"(i16 %index) unnamed_addr #0 !dbg !7651 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7656, metadata !DIExpression()), !dbg !7657
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5071, metadata !DIExpression()), !dbg !7658
  %0 = zext i16 %index to i64, !dbg !7660
  ret i64 %0, !dbg !7661
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h14fb4d68c2ebbc6bE"(i16 %index) unnamed_addr #0 !dbg !7662 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7667, metadata !DIExpression()), !dbg !7668
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7669, metadata !DIExpression()), !dbg !7675
  %0 = zext i16 %index to i64, !dbg !7677
  ret i64 %0, !dbg !7678
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hac2e1616ae5aee82E(i16 %offset) unnamed_addr #0 !dbg !7679 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7683, metadata !DIExpression()), !dbg !7684
  %_2 = urem i16 %offset, 4096, !dbg !7685
  store i16 %_2, ptr %0, align 2, !dbg !7686
  %1 = load i16, ptr %0, align 2, !dbg !7687, !noundef !19
  ret i16 %1, !dbg !7687
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h3d5517bba1e4415fE"(i16 %offset) unnamed_addr #0 !dbg !7688 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7693, metadata !DIExpression()), !dbg !7694
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5071, metadata !DIExpression()), !dbg !7695
  %0 = zext i16 %offset to i64, !dbg !7697
  ret i64 %0, !dbg !7698
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h0a36ab72e304ddd1E(i8 %0) unnamed_addr #1 !dbg !7699 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7716, metadata !DIExpression()), !dbg !7717
  %2 = load i8, ptr %self, align 1, !dbg !7718, !range !7719, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !7718
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7720

bb2:                                              ; preds = %start
  unreachable, !dbg !7718

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7721
  br label %bb6, !dbg !7721

bb5:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7722
  br label %bb6, !dbg !7723

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7724
  br label %bb6, !dbg !7725

bb3:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7726
  br label %bb6, !dbg !7727

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %3 = load i8, ptr %1, align 1, !dbg !7728, !range !3169, !noundef !19
  ret i8 %3, !dbg !7728
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h8e3b9756373a8eecE(i8 %0) unnamed_addr #1 !dbg !7729 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7733, metadata !DIExpression()), !dbg !7734
  %1 = load i8, ptr %self, align 1, !dbg !7735, !range !7719, !noundef !19
  %_5 = zext i8 %1 to i64, !dbg !7735
  %_6 = icmp sge i64 4, %_5, !dbg !7735
  call void @llvm.assume(i1 %_6), !dbg !7735
  %_7 = icmp sle i64 1, %_5, !dbg !7735
  call void @llvm.assume(i1 %_7), !dbg !7735
  %_4 = trunc i64 %_5 to i8, !dbg !7735
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7735
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7735
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7735
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7735
  br i1 %3, label %panic, label %bb1, !dbg !7735

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7736
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7736
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7736
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7736
  br i1 %5, label %panic1, label %bb2, !dbg !7736

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_41cab5fb91456538ac03692483029eb8) #9, !dbg !7735
  unreachable, !dbg !7735

bb2:                                              ; preds = %bb1
  %6 = and i8 %_9.0, -64, !dbg !7737
  %_10.1 = icmp ne i8 %6, 0, !dbg !7737
  %7 = zext i8 %_9.0 to i64, !dbg !7737
  %8 = and i64 %7, 63, !dbg !7737
  %_10.0 = shl i64 1, %8, !dbg !7737
  %9 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7737
  br i1 %9, label %panic2, label %bb3, !dbg !7737

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_1599123a2767cf52fefcd779a0d06d42) #9, !dbg !7736
  unreachable, !dbg !7736

bb3:                                              ; preds = %bb2
  ret i64 %_10.0, !dbg !7738

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_d836caf1d818ce06feb293597d5608a2) #9, !dbg !7737
  unreachable, !dbg !7737
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h15b9b4c28fd545cbE(i8 %0) unnamed_addr #1 !dbg !7739 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7741, metadata !DIExpression()), !dbg !7742
  %1 = load i8, ptr %self, align 1, !dbg !7743, !range !7719, !noundef !19
  %_6 = zext i8 %1 to i64, !dbg !7743
  %_7 = icmp sge i64 4, %_6, !dbg !7743
  call void @llvm.assume(i1 %_7), !dbg !7743
  %_8 = icmp sle i64 1, %_6, !dbg !7743
  call void @llvm.assume(i1 %_8), !dbg !7743
  %_5 = trunc i64 %_6 to i8, !dbg !7743
  %_9.0 = sub i8 %_5, 1, !dbg !7744
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7744
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7744
  br i1 %2, label %panic, label %bb1, !dbg !7744

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7745
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7745
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7745
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7745
  br i1 %4, label %panic1, label %bb2, !dbg !7745

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_64f813070c77ba96ca2d21dd76c2a2f6) #9, !dbg !7744
  unreachable, !dbg !7744

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7746
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7746
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7746
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7746
  br i1 %6, label %panic2, label %bb3, !dbg !7746

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_5f3a31e89eb1c48bb45bc0c7d180ad7c) #9, !dbg !7745
  unreachable, !dbg !7745

bb3:                                              ; preds = %bb2
  %7 = and i8 %_11.0, -64, !dbg !7747
  %_12.1 = icmp ne i8 %7, 0, !dbg !7747
  %8 = zext i8 %_11.0 to i64, !dbg !7747
  %9 = and i64 %8, 63, !dbg !7747
  %_12.0 = shl i64 1, %9, !dbg !7747
  %10 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !7747
  br i1 %10, label %panic3, label %bb4, !dbg !7747

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_2a4129ed8f0dc20ea983f5c59c248c31) #9, !dbg !7746
  unreachable, !dbg !7746

bb4:                                              ; preds = %bb3
  ret i64 %_12.0, !dbg !7748

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_bb03589573a52d884d26f8114ccc400a) #9, !dbg !7747
  unreachable, !dbg !7747
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h33818dc1c31ed11fE(i16 %value) unnamed_addr #0 !dbg !7749 {
start:
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7753, metadata !DIExpression()), !dbg !7756
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7754, metadata !DIExpression()), !dbg !7757
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7758

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7759
; call core::fmt::ArgumentV1::new_display
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2986f9aa03438597E(ptr align 2 %i) #8, !dbg !7760
  %_9.0 = extractvalue { ptr, ptr } %1, 0, !dbg !7760
  %_9.1 = extractvalue { ptr, ptr } %1, 1, !dbg !7760
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7760
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !7760
  store ptr %_9.0, ptr %3, align 8, !dbg !7760
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !7760
  store ptr %_9.1, ptr %4, align 8, !dbg !7760
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_ab8cbe036cf59b6108f14d5b880cc513, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7760
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h110b4081507dd9c0E(ptr %_4, ptr align 8 @alloc_4efae7738dd83e7bcb1113c757509454) #9, !dbg !7760
  unreachable, !dbg !7760

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !7761
  br label %bb8, !dbg !7761

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !7762
  br label %bb8, !dbg !7762

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !7763
  br label %bb8, !dbg !7763

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !7764
  br label %bb8, !dbg !7764

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %5 = load i8, ptr %0, align 1, !dbg !7765, !range !3173, !noundef !19
  ret i8 %5, !dbg !7765
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h7187d72e01a0b8bfE"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7766 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7771, metadata !DIExpression()), !dbg !7773
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7772, metadata !DIExpression()), !dbg !7773
  %_3 = load i64, ptr %self, align 8, !dbg !7774, !noundef !19
  %_4 = load i64, ptr %other, align 8, !dbg !7774, !noundef !19
  %0 = icmp eq i64 %_3, %_4, !dbg !7774
  ret i1 %0, !dbg !7775
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h5b544a0d504c17a4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7776 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7787, metadata !DIExpression()), !dbg !7789
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7788, metadata !DIExpression()), !dbg !7789
  store ptr %self, ptr %_6, align 8, !dbg !7790
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_dcb59ca3a62018f86488938fce3670d4, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7789
  ret i1 %0, !dbg !7791
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hec4d0897424be4d8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7792 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7801, metadata !DIExpression()), !dbg !7803
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7802, metadata !DIExpression()), !dbg !7803
  store ptr %self, ptr %_6, align 8, !dbg !7804
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_2676685651d94ea9b2ed4f090732c397, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7803
  ret i1 %0, !dbg !7805
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17haa4b12df7ab308e1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7806 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7815, metadata !DIExpression()), !dbg !7817
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7816, metadata !DIExpression()), !dbg !7817
  store ptr %self, ptr %_6, align 8, !dbg !7818
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_1350805718309ab686aaca51805271a3, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7817
  ret i1 %0, !dbg !7819
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h8313271fca3d66f2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7820 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7831, metadata !DIExpression()), !dbg !7833
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7832, metadata !DIExpression()), !dbg !7833
  store ptr %self, ptr %_6, align 8, !dbg !7834
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_5897eac0efaf3c95985d5382bb296e80, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7833
  ret i1 %0, !dbg !7835
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h776ac52e216aeebaE"() unnamed_addr #1 !dbg !7836 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7840, metadata !DIExpression()), !dbg !7842
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7843, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7843
  %_2 = load i16, ptr %segment, align 2, !dbg !7845, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7846
  %2 = load i16, ptr %0, align 2, !dbg !7847, !noundef !19
  ret i16 %2, !dbg !7847
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6725166aa2707bc3E"(i16 %sel) unnamed_addr #1 !dbg !7848 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7851, metadata !DIExpression()), !dbg !7852
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7853, !srcloc !7854
  ret void, !dbg !7855
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h29b40ec6eb92d459E"() unnamed_addr #1 !dbg !7856 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7858, metadata !DIExpression()), !dbg !7860
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7861, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7861
  %_2 = load i16, ptr %segment, align 2, !dbg !7862, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7863
  %2 = load i16, ptr %0, align 2, !dbg !7864, !noundef !19
  ret i16 %2, !dbg !7864
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h26486f35e7fdab4fE"(i16 %sel) unnamed_addr #1 !dbg !7865 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7868, metadata !DIExpression()), !dbg !7869
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7870, !srcloc !7854
  ret void, !dbg !7871
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h515c101c19e77a66E"() unnamed_addr #1 !dbg !7872 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7874, metadata !DIExpression()), !dbg !7876
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7877, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7877
  %_2 = load i16, ptr %segment, align 2, !dbg !7878, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7879
  %2 = load i16, ptr %0, align 2, !dbg !7880, !noundef !19
  ret i16 %2, !dbg !7880
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h1aa3314cb6711ab6E"(i16 %sel) unnamed_addr #1 !dbg !7881 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7884, metadata !DIExpression()), !dbg !7885
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7886, !srcloc !7854
  ret void, !dbg !7887
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17habd037a489d4b1c2E"() unnamed_addr #1 !dbg !7888 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7890, metadata !DIExpression()), !dbg !7892
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7893, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7893
  %_2 = load i16, ptr %segment, align 2, !dbg !7894, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7895
  %2 = load i16, ptr %0, align 2, !dbg !7896, !noundef !19
  ret i16 %2, !dbg !7896
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hb88210bd43f282a1E"(i16 %sel) unnamed_addr #1 !dbg !7897 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7900, metadata !DIExpression()), !dbg !7901
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7902, !srcloc !7854
  ret void, !dbg !7903
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h0b3d68b65fefc8a1E"() unnamed_addr #1 !dbg !7904 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7906, metadata !DIExpression()), !dbg !7908
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7909, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7909
  %_2 = load i16, ptr %segment, align 2, !dbg !7910, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7911
  %2 = load i16, ptr %0, align 2, !dbg !7912, !noundef !19
  ret i16 %2, !dbg !7912
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h4d460f9605b77b55E"() unnamed_addr #1 !dbg !7913 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7918, metadata !DIExpression()), !dbg !7920
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !7921, !srcloc !7922
  store i64 %0, ptr %val, align 8, !dbg !7921
  %_2 = load i64, ptr %val, align 8, !dbg !7923, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h95ba90a322eff89cE(i64 %_2) #8, !dbg !7924
  ret i64 %1, !dbg !7925
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h42d68a03b222bc7fE"(i64 %base) unnamed_addr #1 !dbg !7926 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7930, metadata !DIExpression()), !dbg !7931
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %base) #8, !dbg !7932
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7933, !srcloc !7934
  ret void, !dbg !7935
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h8a0b7c0e39539305E"(i16 %sel) unnamed_addr #1 !dbg !7936 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7939, metadata !DIExpression()), !dbg !7940
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7941, !srcloc !7854
  ret void, !dbg !7942
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h676cf2fef9991e56E"() unnamed_addr #1 !dbg !7943 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7945, metadata !DIExpression()), !dbg !7947
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !7948, !srcloc !7844
  store i16 %1, ptr %segment, align 2, !dbg !7948
  %_2 = load i16, ptr %segment, align 2, !dbg !7949, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7950
  %2 = load i16, ptr %0, align 2, !dbg !7951, !noundef !19
  ret i16 %2, !dbg !7951
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hc671f5ebffe48014E"() unnamed_addr #1 !dbg !7952 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7955, metadata !DIExpression()), !dbg !7957
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !7958, !srcloc !7922
  store i64 %0, ptr %val, align 8, !dbg !7958
  %_2 = load i64, ptr %val, align 8, !dbg !7959, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h95ba90a322eff89cE(i64 %_2) #8, !dbg !7960
  ret i64 %1, !dbg !7961
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h8f4f42789b0662ebE"(i64 %base) unnamed_addr #1 !dbg !7962 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7964, metadata !DIExpression()), !dbg !7965
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE(i64 %base) #8, !dbg !7966
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7967, !srcloc !7934
  ret void, !dbg !7968
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h67748e88839d2f31E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7969 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7993, metadata !DIExpression()), !dbg !8000
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7994, metadata !DIExpression()), !dbg !8000
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !7997, metadata !DIExpression()), !dbg !8001
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !7998, metadata !DIExpression()), !dbg !8002
  %1 = load i16, ptr %self, align 8, !dbg !8000, !range !8003, !noundef !19
  %_3 = zext i16 %1 to i64, !dbg !8000
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8000

bb2:                                              ; preds = %start
  unreachable, !dbg !8000

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8004
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8004
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !7995, metadata !DIExpression()), !dbg !8005
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8006
  store ptr %2, ptr %__self_1, align 8, !dbg !8006
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h5985260fb28ebc73E(ptr align 8 %f, ptr align 1 @alloc_be152402c4460a709dee49f7fd9bf48a, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8007
  %4 = zext i1 %3 to i8, !dbg !8007
  store i8 %4, ptr %0, align 1, !dbg !8007
  br label %bb6, !dbg !8007

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8008
  store ptr %5, ptr %__self_0, align 8, !dbg !8008
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_cd1822f8510ec7f041979b4bb7c50ecc, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8009
  %7 = zext i1 %6 to i8, !dbg !8009
  store i8 %7, ptr %0, align 1, !dbg !8009
  br label %bb6, !dbg !8009

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7f1f1247296e088ad91928606e68e298, i64 3) #8, !dbg !8000
  %9 = zext i1 %8 to i8, !dbg !8000
  store i8 %9, ptr %0, align 1, !dbg !8000
  br label %bb6, !dbg !8000

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7ec4e2c8afb296710adcb8dd98b7d2df, i64 15) #8, !dbg !8000
  %11 = zext i1 %10 to i8, !dbg !8000
  store i8 %11, ptr %0, align 1, !dbg !8000
  br label %bb6, !dbg !8000

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8010, !range !1598, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !8010
  ret i1 %13, !dbg !8010
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17ha285ffce91976553E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8011 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8021, metadata !DIExpression()), !dbg !8023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8022, metadata !DIExpression()), !dbg !8023
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8024
  store ptr %0, ptr %_10, align 8, !dbg !8024
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8 %f, ptr align 1 @alloc_ad26cb30e0835227e0fa4bfc9aa4d57e, i64 17, ptr align 1 @alloc_bb74198d4cebd3fd12a90d7b764938d2, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_4c5d53c0c5c3b94c2652a27a790b6317, i64 4, ptr align 1 %_10, ptr align 8 @vtable.4) #8, !dbg !8023
  ret i1 %1, !dbg !8025
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d0c0dc1f789f5b6E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8026 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8031, metadata !DIExpression()), !dbg !8033
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8032, metadata !DIExpression()), !dbg !8033
  store ptr %self, ptr %_6, align 8, !dbg !8034
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_3159fd77146778ca28d47dc9f1f2aa30, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8033
  ret i1 %0, !dbg !8035
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17he419fb44a7823facE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8045, metadata !DIExpression()), !dbg !8047
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8046, metadata !DIExpression()), !dbg !8047
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e15564537aebb426a9d447ed9de73a10, i64 3) #8, !dbg !8047
  ret i1 %0, !dbg !8048
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17had2168c4a7dcfc36E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8049 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_221 = alloca i8, align 1
  %_213 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8059, metadata !DIExpression()), !dbg !8182
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8060, metadata !DIExpression()), !dbg !8183
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8061, metadata !DIExpression()), !dbg !8184
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8063, metadata !DIExpression()), !dbg !8185
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8078, metadata !DIExpression()), !dbg !8186
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8080, metadata !DIExpression()), !dbg !8187
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8082, metadata !DIExpression()), !dbg !8188
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8084, metadata !DIExpression()), !dbg !8189
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8086, metadata !DIExpression()), !dbg !8190
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8088, metadata !DIExpression()), !dbg !8191
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8090, metadata !DIExpression()), !dbg !8192
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8092, metadata !DIExpression()), !dbg !8193
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8094, metadata !DIExpression()), !dbg !8194
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8096, metadata !DIExpression()), !dbg !8195
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8098, metadata !DIExpression()), !dbg !8196
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8100, metadata !DIExpression()), !dbg !8197
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8102, metadata !DIExpression()), !dbg !8198
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8104, metadata !DIExpression()), !dbg !8199
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8106, metadata !DIExpression()), !dbg !8200
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8108, metadata !DIExpression()), !dbg !8201
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8110, metadata !DIExpression()), !dbg !8202
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8112, metadata !DIExpression()), !dbg !8203
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8114, metadata !DIExpression()), !dbg !8204
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8116, metadata !DIExpression()), !dbg !8205
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8118, metadata !DIExpression()), !dbg !8206
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8120, metadata !DIExpression()), !dbg !8207
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8122, metadata !DIExpression()), !dbg !8208
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8124, metadata !DIExpression()), !dbg !8209
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8126, metadata !DIExpression()), !dbg !8210
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8128, metadata !DIExpression()), !dbg !8211
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8130, metadata !DIExpression()), !dbg !8212
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8132, metadata !DIExpression()), !dbg !8213
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8134, metadata !DIExpression()), !dbg !8214
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8136, metadata !DIExpression()), !dbg !8215
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8138, metadata !DIExpression()), !dbg !8216
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8140, metadata !DIExpression()), !dbg !8217
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8142, metadata !DIExpression()), !dbg !8218
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8144, metadata !DIExpression()), !dbg !8219
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8146, metadata !DIExpression()), !dbg !8220
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8148, metadata !DIExpression()), !dbg !8221
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8150, metadata !DIExpression()), !dbg !8222
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8152, metadata !DIExpression()), !dbg !8223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8154, metadata !DIExpression()), !dbg !8224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8156, metadata !DIExpression()), !dbg !8225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8158, metadata !DIExpression()), !dbg !8226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8160, metadata !DIExpression()), !dbg !8227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8162, metadata !DIExpression()), !dbg !8228
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8164, metadata !DIExpression()), !dbg !8229
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8166, metadata !DIExpression()), !dbg !8230
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8168, metadata !DIExpression()), !dbg !8231
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8170, metadata !DIExpression()), !dbg !8232
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8172, metadata !DIExpression()), !dbg !8233
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8174, metadata !DIExpression()), !dbg !8234
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8176, metadata !DIExpression()), !dbg !8235
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8178, metadata !DIExpression()), !dbg !8236
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8180, metadata !DIExpression()), !dbg !8237
  store i8 1, ptr %first, align 1, !dbg !8238
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h9acabc3317603b10E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_4, label %bb2, label %bb13, !dbg !8239

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17ha3f5a24285f9c93aE"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_21, label %bb15, label %bb26, !dbg !8239

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8240
  %_5 = xor i1 %_6, true, !dbg !8241
  br i1 %_5, label %bb3, label %bb8, !dbg !8241

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_d48bdf138c972c5916bfe1d9e3356f04, i64 21) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !8243
  %3 = zext i1 %2 to i8, !dbg !8243
  store i8 %3, ptr %_14, align 1, !dbg !8243
  %4 = load i8, ptr %_14, align 1, !dbg !8243, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8243
  %_17 = zext i1 %5 to i64, !dbg !8243
  %6 = icmp eq i64 %_17, 0, !dbg !8243
  br i1 %6, label %bb13, label %bb12, !dbg !8243

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !8244
  %8 = zext i1 %7 to i8, !dbg !8244
  store i8 %8, ptr %_7, align 1, !dbg !8244
  %9 = load i8, ptr %_7, align 1, !dbg !8244, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8244
  %_10 = zext i1 %10 to i64, !dbg !8244
  %11 = icmp eq i64 %_10, 0, !dbg !8244
  br i1 %11, label %bb8, label %bb7, !dbg !8244

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8245
  %13 = zext i1 %12 to i8, !dbg !8245
  store i8 %13, ptr %0, align 1, !dbg !8245
  br label %bb169, !dbg !8245

bb6:                                              ; No predecessors!
  unreachable, !dbg !8244

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8246, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8246
  ret i1 %15, !dbg !8246

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8247
  %17 = zext i1 %16 to i8, !dbg !8247
  store i8 %17, ptr %0, align 1, !dbg !8247
  br label %bb169, !dbg !8247

bb11:                                             ; No predecessors!
  unreachable, !dbg !8243

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_38 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h0e72f4d3fea51f20E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_38, label %bb28, label %bb39, !dbg !8239

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !8240
  %_22 = xor i1 %_23, true, !dbg !8241
  br i1 %_22, label %bb16, label %bb21, !dbg !8241

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bfe575a7a5c1aa2f52da29c2735b8ffe, i64 19) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !8243
  %20 = zext i1 %19 to i8, !dbg !8243
  store i8 %20, ptr %_31, align 1, !dbg !8243
  %21 = load i8, ptr %_31, align 1, !dbg !8243, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !8243
  %_34 = zext i1 %22 to i64, !dbg !8243
  %23 = icmp eq i64 %_34, 0, !dbg !8243
  br i1 %23, label %bb26, label %bb25, !dbg !8243

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !8244
  %25 = zext i1 %24 to i8, !dbg !8244
  store i8 %25, ptr %_24, align 1, !dbg !8244
  %26 = load i8, ptr %_24, align 1, !dbg !8244, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !8244
  %_27 = zext i1 %27 to i64, !dbg !8244
  %28 = icmp eq i64 %_27, 0, !dbg !8244
  br i1 %28, label %bb21, label %bb20, !dbg !8244

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8248
  %30 = zext i1 %29 to i8, !dbg !8248
  store i8 %30, ptr %0, align 1, !dbg !8248
  br label %bb169, !dbg !8248

bb19:                                             ; No predecessors!
  unreachable, !dbg !8244

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8249
  %32 = zext i1 %31 to i8, !dbg !8249
  store i8 %32, ptr %0, align 1, !dbg !8249
  br label %bb169, !dbg !8249

bb24:                                             ; No predecessors!
  unreachable, !dbg !8243

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_55 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h58ee23316bdd5eabE"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_55, label %bb41, label %bb52, !dbg !8239

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !8240
  %_39 = xor i1 %_40, true, !dbg !8241
  br i1 %_39, label %bb29, label %bb34, !dbg !8241

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5487717445b74b3d479b5884725fde69, i64 19) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !8243
  %35 = zext i1 %34 to i8, !dbg !8243
  store i8 %35, ptr %_48, align 1, !dbg !8243
  %36 = load i8, ptr %_48, align 1, !dbg !8243, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !8243
  %_51 = zext i1 %37 to i64, !dbg !8243
  %38 = icmp eq i64 %_51, 0, !dbg !8243
  br i1 %38, label %bb39, label %bb38, !dbg !8243

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !8244
  %40 = zext i1 %39 to i8, !dbg !8244
  store i8 %40, ptr %_41, align 1, !dbg !8244
  %41 = load i8, ptr %_41, align 1, !dbg !8244, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8244
  %_44 = zext i1 %42 to i64, !dbg !8244
  %43 = icmp eq i64 %_44, 0, !dbg !8244
  br i1 %43, label %bb34, label %bb33, !dbg !8244

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8250
  %45 = zext i1 %44 to i8, !dbg !8250
  store i8 %45, ptr %0, align 1, !dbg !8250
  br label %bb169, !dbg !8250

bb32:                                             ; No predecessors!
  unreachable, !dbg !8244

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8251
  %47 = zext i1 %46 to i8, !dbg !8251
  store i8 %47, ptr %0, align 1, !dbg !8251
  br label %bb169, !dbg !8251

bb37:                                             ; No predecessors!
  unreachable, !dbg !8243

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_72 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h526bd77072871cddE"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_72, label %bb54, label %bb65, !dbg !8239

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !8240
  %_56 = xor i1 %_57, true, !dbg !8241
  br i1 %_56, label %bb42, label %bb47, !dbg !8241

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_8a29787892fa45b3703ac1843dd4fefa, i64 13) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !8243
  %50 = zext i1 %49 to i8, !dbg !8243
  store i8 %50, ptr %_65, align 1, !dbg !8243
  %51 = load i8, ptr %_65, align 1, !dbg !8243, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !8243
  %_68 = zext i1 %52 to i64, !dbg !8243
  %53 = icmp eq i64 %_68, 0, !dbg !8243
  br i1 %53, label %bb52, label %bb51, !dbg !8243

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !8244
  %55 = zext i1 %54 to i8, !dbg !8244
  store i8 %55, ptr %_58, align 1, !dbg !8244
  %56 = load i8, ptr %_58, align 1, !dbg !8244, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !8244
  %_61 = zext i1 %57 to i64, !dbg !8244
  %58 = icmp eq i64 %_61, 0, !dbg !8244
  br i1 %58, label %bb47, label %bb46, !dbg !8244

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8252
  %60 = zext i1 %59 to i8, !dbg !8252
  store i8 %60, ptr %0, align 1, !dbg !8252
  br label %bb169, !dbg !8252

bb45:                                             ; No predecessors!
  unreachable, !dbg !8244

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8253
  %62 = zext i1 %61 to i8, !dbg !8253
  store i8 %62, ptr %0, align 1, !dbg !8253
  br label %bb169, !dbg !8253

bb50:                                             ; No predecessors!
  unreachable, !dbg !8243

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_89 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h937a8068857d9bb3E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_89, label %bb67, label %bb78, !dbg !8239

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !8240
  %_73 = xor i1 %_74, true, !dbg !8241
  br i1 %_73, label %bb55, label %bb60, !dbg !8241

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0f3ff0ff5af9423c08e8a2b690ab3d39, i64 14) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !8243
  %65 = zext i1 %64 to i8, !dbg !8243
  store i8 %65, ptr %_82, align 1, !dbg !8243
  %66 = load i8, ptr %_82, align 1, !dbg !8243, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !8243
  %_85 = zext i1 %67 to i64, !dbg !8243
  %68 = icmp eq i64 %_85, 0, !dbg !8243
  br i1 %68, label %bb65, label %bb64, !dbg !8243

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !8244
  %70 = zext i1 %69 to i8, !dbg !8244
  store i8 %70, ptr %_75, align 1, !dbg !8244
  %71 = load i8, ptr %_75, align 1, !dbg !8244, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !8244
  %_78 = zext i1 %72 to i64, !dbg !8244
  %73 = icmp eq i64 %_78, 0, !dbg !8244
  br i1 %73, label %bb60, label %bb59, !dbg !8244

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8254
  %75 = zext i1 %74 to i8, !dbg !8254
  store i8 %75, ptr %0, align 1, !dbg !8254
  br label %bb169, !dbg !8254

bb58:                                             ; No predecessors!
  unreachable, !dbg !8244

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8255
  %77 = zext i1 %76 to i8, !dbg !8255
  store i8 %77, ptr %0, align 1, !dbg !8255
  br label %bb169, !dbg !8255

bb63:                                             ; No predecessors!
  unreachable, !dbg !8243

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_106 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h4dd875f13ea0a181E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_106, label %bb80, label %bb91, !dbg !8239

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !8240
  %_90 = xor i1 %_91, true, !dbg !8241
  br i1 %_90, label %bb68, label %bb73, !dbg !8241

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_4e4402ef7b5f6961e6a84ebe85afc512, i64 13) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !8243
  %80 = zext i1 %79 to i8, !dbg !8243
  store i8 %80, ptr %_99, align 1, !dbg !8243
  %81 = load i8, ptr %_99, align 1, !dbg !8243, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !8243
  %_102 = zext i1 %82 to i64, !dbg !8243
  %83 = icmp eq i64 %_102, 0, !dbg !8243
  br i1 %83, label %bb78, label %bb77, !dbg !8243

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !8244
  %85 = zext i1 %84 to i8, !dbg !8244
  store i8 %85, ptr %_92, align 1, !dbg !8244
  %86 = load i8, ptr %_92, align 1, !dbg !8244, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !8244
  %_95 = zext i1 %87 to i64, !dbg !8244
  %88 = icmp eq i64 %_95, 0, !dbg !8244
  br i1 %88, label %bb73, label %bb72, !dbg !8244

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8256
  %90 = zext i1 %89 to i8, !dbg !8256
  store i8 %90, ptr %0, align 1, !dbg !8256
  br label %bb169, !dbg !8256

bb71:                                             ; No predecessors!
  unreachable, !dbg !8244

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8257
  %92 = zext i1 %91 to i8, !dbg !8257
  store i8 %92, ptr %0, align 1, !dbg !8257
  br label %bb169, !dbg !8257

bb76:                                             ; No predecessors!
  unreachable, !dbg !8243

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_123 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h21813fdd90d3a917E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_123, label %bb93, label %bb104, !dbg !8239

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !8240
  %_107 = xor i1 %_108, true, !dbg !8241
  br i1 %_107, label %bb81, label %bb86, !dbg !8241

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_eeccbaeebff2dc0e01c57969327a69eb, i64 13) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !8243
  %95 = zext i1 %94 to i8, !dbg !8243
  store i8 %95, ptr %_116, align 1, !dbg !8243
  %96 = load i8, ptr %_116, align 1, !dbg !8243, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !8243
  %_119 = zext i1 %97 to i64, !dbg !8243
  %98 = icmp eq i64 %_119, 0, !dbg !8243
  br i1 %98, label %bb91, label %bb90, !dbg !8243

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !8244
  %100 = zext i1 %99 to i8, !dbg !8244
  store i8 %100, ptr %_109, align 1, !dbg !8244
  %101 = load i8, ptr %_109, align 1, !dbg !8244, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !8244
  %_112 = zext i1 %102 to i64, !dbg !8244
  %103 = icmp eq i64 %_112, 0, !dbg !8244
  br i1 %103, label %bb86, label %bb85, !dbg !8244

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8258
  %105 = zext i1 %104 to i8, !dbg !8258
  store i8 %105, ptr %0, align 1, !dbg !8258
  br label %bb169, !dbg !8258

bb84:                                             ; No predecessors!
  unreachable, !dbg !8244

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8259
  %107 = zext i1 %106 to i8, !dbg !8259
  store i8 %107, ptr %0, align 1, !dbg !8259
  br label %bb169, !dbg !8259

bb89:                                             ; No predecessors!
  unreachable, !dbg !8243

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_140 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h86ef8608b8619e0dE"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_140, label %bb106, label %bb117, !dbg !8239

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !8240
  %_124 = xor i1 %_125, true, !dbg !8241
  br i1 %_124, label %bb94, label %bb99, !dbg !8241

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_9ffa3c10c1e8f3c68cb89931ab1d5793, i64 14) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !8243
  %110 = zext i1 %109 to i8, !dbg !8243
  store i8 %110, ptr %_133, align 1, !dbg !8243
  %111 = load i8, ptr %_133, align 1, !dbg !8243, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !8243
  %_136 = zext i1 %112 to i64, !dbg !8243
  %113 = icmp eq i64 %_136, 0, !dbg !8243
  br i1 %113, label %bb104, label %bb103, !dbg !8243

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !8244
  %115 = zext i1 %114 to i8, !dbg !8244
  store i8 %115, ptr %_126, align 1, !dbg !8244
  %116 = load i8, ptr %_126, align 1, !dbg !8244, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !8244
  %_129 = zext i1 %117 to i64, !dbg !8244
  %118 = icmp eq i64 %_129, 0, !dbg !8244
  br i1 %118, label %bb99, label %bb98, !dbg !8244

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8260
  %120 = zext i1 %119 to i8, !dbg !8260
  store i8 %120, ptr %0, align 1, !dbg !8260
  br label %bb169, !dbg !8260

bb97:                                             ; No predecessors!
  unreachable, !dbg !8244

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8261
  %122 = zext i1 %121 to i8, !dbg !8261
  store i8 %122, ptr %0, align 1, !dbg !8261
  br label %bb169, !dbg !8261

bb102:                                            ; No predecessors!
  unreachable, !dbg !8243

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_157 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h49f7d6108904cd53E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_157, label %bb119, label %bb130, !dbg !8239

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !8240
  %_141 = xor i1 %_142, true, !dbg !8241
  br i1 %_141, label %bb107, label %bb112, !dbg !8241

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f4b1763da22b6d4d4ed3c8b6806063ca, i64 17) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !8243
  %125 = zext i1 %124 to i8, !dbg !8243
  store i8 %125, ptr %_150, align 1, !dbg !8243
  %126 = load i8, ptr %_150, align 1, !dbg !8243, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !8243
  %_153 = zext i1 %127 to i64, !dbg !8243
  %128 = icmp eq i64 %_153, 0, !dbg !8243
  br i1 %128, label %bb117, label %bb116, !dbg !8243

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !8244
  %130 = zext i1 %129 to i8, !dbg !8244
  store i8 %130, ptr %_143, align 1, !dbg !8244
  %131 = load i8, ptr %_143, align 1, !dbg !8244, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !8244
  %_146 = zext i1 %132 to i64, !dbg !8244
  %133 = icmp eq i64 %_146, 0, !dbg !8244
  br i1 %133, label %bb112, label %bb111, !dbg !8244

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8262
  %135 = zext i1 %134 to i8, !dbg !8262
  store i8 %135, ptr %0, align 1, !dbg !8262
  br label %bb169, !dbg !8262

bb110:                                            ; No predecessors!
  unreachable, !dbg !8244

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8263
  %137 = zext i1 %136 to i8, !dbg !8263
  store i8 %137, ptr %0, align 1, !dbg !8263
  br label %bb169, !dbg !8263

bb115:                                            ; No predecessors!
  unreachable, !dbg !8243

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_174 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17hec646cdf7f578070E"(ptr align 8 %self) #8, !dbg !8239
  br i1 %_174, label %bb132, label %bb143, !dbg !8239

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !8240
  %_158 = xor i1 %_159, true, !dbg !8241
  br i1 %_158, label %bb120, label %bb125, !dbg !8241

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_287bb38a11d0d2aff880fe1c6db622ec, i64 13) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !8243
  %140 = zext i1 %139 to i8, !dbg !8243
  store i8 %140, ptr %_167, align 1, !dbg !8243
  %141 = load i8, ptr %_167, align 1, !dbg !8243, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !8243
  %_170 = zext i1 %142 to i64, !dbg !8243
  %143 = icmp eq i64 %_170, 0, !dbg !8243
  br i1 %143, label %bb130, label %bb129, !dbg !8243

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !8244
  %145 = zext i1 %144 to i8, !dbg !8244
  store i8 %145, ptr %_160, align 1, !dbg !8244
  %146 = load i8, ptr %_160, align 1, !dbg !8244, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !8244
  %_163 = zext i1 %147 to i64, !dbg !8244
  %148 = icmp eq i64 %_163, 0, !dbg !8244
  br i1 %148, label %bb125, label %bb124, !dbg !8244

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8264
  %150 = zext i1 %149 to i8, !dbg !8264
  store i8 %150, ptr %0, align 1, !dbg !8264
  br label %bb169, !dbg !8264

bb123:                                            ; No predecessors!
  unreachable, !dbg !8244

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8265
  %152 = zext i1 %151 to i8, !dbg !8265
  store i8 %152, ptr %0, align 1, !dbg !8265
  br label %bb169, !dbg !8265

bb128:                                            ; No predecessors!
  unreachable, !dbg !8243

bb143:                                            ; preds = %bb138, %bb130
  %_192 = load i64, ptr %self, align 8, !dbg !8266, !noundef !19
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h6fd4dc05dd813249E() #8, !dbg !8267
  store i64 %153, ptr %_196, align 8, !dbg !8267
; call x86_64::registers::control::Cr0Flags::bits
  %_194 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17hf23404c8f7de207dE(ptr align 8 %_196) #8, !dbg !8267
  %_193 = xor i64 %_194, -1, !dbg !8268
  %154 = and i64 %_192, %_193, !dbg !8266
  store i64 %154, ptr %extra_bits, align 8, !dbg !8266
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8269, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !8269
  br i1 %156, label %bb162, label %bb146, !dbg !8269

bb132:                                            ; preds = %bb130
  %157 = load i8, ptr %first, align 1, !dbg !8240, !range !1598, !noundef !19
  %_176 = trunc i8 %157 to i1, !dbg !8240
  %_175 = xor i1 %_176, true, !dbg !8241
  br i1 %_175, label %bb133, label %bb138, !dbg !8241

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !8242
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5209c28a1836492e0af12d37a06e345f, i64 6) #8, !dbg !8243
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !8243
  %159 = zext i1 %158 to i8, !dbg !8243
  store i8 %159, ptr %_184, align 1, !dbg !8243
  %160 = load i8, ptr %_184, align 1, !dbg !8243, !range !1598, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !8243
  %_187 = zext i1 %161 to i64, !dbg !8243
  %162 = icmp eq i64 %_187, 0, !dbg !8243
  br i1 %162, label %bb143, label %bb142, !dbg !8243

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8244
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !8244
  %164 = zext i1 %163 to i8, !dbg !8244
  store i8 %164, ptr %_177, align 1, !dbg !8244
  %165 = load i8, ptr %_177, align 1, !dbg !8244, !range !1598, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !8244
  %_180 = zext i1 %166 to i64, !dbg !8244
  %167 = icmp eq i64 %_180, 0, !dbg !8244
  br i1 %167, label %bb138, label %bb137, !dbg !8244

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8270
  %169 = zext i1 %168 to i8, !dbg !8270
  store i8 %169, ptr %0, align 1, !dbg !8270
  br label %bb169, !dbg !8270

bb136:                                            ; No predecessors!
  unreachable, !dbg !8244

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8271
  %171 = zext i1 %170 to i8, !dbg !8271
  store i8 %171, ptr %0, align 1, !dbg !8271
  br label %bb169, !dbg !8271

bb141:                                            ; No predecessors!
  unreachable, !dbg !8243

bb162:                                            ; preds = %bb155, %bb143
  %172 = load i8, ptr %first, align 1, !dbg !8272, !range !1598, !noundef !19
  %_220 = trunc i8 %172 to i1, !dbg !8272
  br i1 %_220, label %bb163, label %bb168, !dbg !8272

bb146:                                            ; preds = %bb143
  %173 = load i8, ptr %first, align 1, !dbg !8273, !range !1598, !noundef !19
  %_198 = trunc i8 %173 to i1, !dbg !8273
  %_197 = xor i1 %_198, true, !dbg !8274
  br i1 %_197, label %bb147, label %bb152, !dbg !8274

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8275
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !8276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_207) #8, !dbg !8276
  %175 = zext i1 %174 to i8, !dbg !8276
  store i8 %175, ptr %_206, align 1, !dbg !8276
  %176 = load i8, ptr %_206, align 1, !dbg !8276, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !8276
  %_209 = zext i1 %177 to i64, !dbg !8276
  %178 = icmp eq i64 %_209, 0, !dbg !8276
  br i1 %178, label %bb155, label %bb157, !dbg !8276

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8277
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_200) #8, !dbg !8277
  %180 = zext i1 %179 to i8, !dbg !8277
  store i8 %180, ptr %_199, align 1, !dbg !8277
  %181 = load i8, ptr %_199, align 1, !dbg !8277, !range !1598, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !8277
  %_202 = zext i1 %182 to i64, !dbg !8277
  %183 = icmp eq i64 %_202, 0, !dbg !8277
  br i1 %183, label %bb152, label %bb151, !dbg !8277

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8278
  %185 = zext i1 %184 to i8, !dbg !8278
  store i8 %185, ptr %0, align 1, !dbg !8278
  br label %bb169, !dbg !8278

bb150:                                            ; No predecessors!
  unreachable, !dbg !8277

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_214 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8279
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_214) #8, !dbg !8279
  %187 = zext i1 %186 to i8, !dbg !8279
  store i8 %187, ptr %_213, align 1, !dbg !8279
  %188 = load i8, ptr %_213, align 1, !dbg !8279, !range !1598, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !8279
  %_216 = zext i1 %189 to i64, !dbg !8279
  %190 = icmp eq i64 %_216, 0, !dbg !8279
  br i1 %190, label %bb162, label %bb161, !dbg !8279

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8280
  %192 = zext i1 %191 to i8, !dbg !8280
  store i8 %192, ptr %0, align 1, !dbg !8280
  br label %bb169, !dbg !8280

bb156:                                            ; No predecessors!
  unreachable, !dbg !8276

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8281
  %194 = zext i1 %193 to i8, !dbg !8281
  store i8 %194, ptr %0, align 1, !dbg !8281
  br label %bb169, !dbg !8281

bb160:                                            ; No predecessors!
  unreachable, !dbg !8279

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !8282
  br label %bb169, !dbg !8246

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_222 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !8283
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_222) #8, !dbg !8283
  %196 = zext i1 %195 to i8, !dbg !8283
  store i8 %196, ptr %_221, align 1, !dbg !8283
  %197 = load i8, ptr %_221, align 1, !dbg !8283, !range !1598, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !8283
  %_224 = zext i1 %198 to i64, !dbg !8283
  %199 = icmp eq i64 %_224, 0, !dbg !8283
  br i1 %199, label %bb168, label %bb167, !dbg !8283

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_6d83842731ac6ee32e0699472e3094cd) #8, !dbg !8284
  %201 = zext i1 %200 to i8, !dbg !8284
  store i8 %201, ptr %0, align 1, !dbg !8284
  br label %bb169, !dbg !8284

bb166:                                            ; No predecessors!
  unreachable, !dbg !8283
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3c93ea5c18f608cdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8285 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8288, metadata !DIExpression()), !dbg !8290
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8289, metadata !DIExpression()), !dbg !8291
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8292
  ret i1 %0, !dbg !8293
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hdda8eda456fd172eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8294 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8297, metadata !DIExpression()), !dbg !8299
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8298, metadata !DIExpression()), !dbg !8300
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8301
  ret i1 %0, !dbg !8302
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf510227b1384bfebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8303 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8306, metadata !DIExpression()), !dbg !8308
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8307, metadata !DIExpression()), !dbg !8309
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8310
  ret i1 %0, !dbg !8311
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc29acf04949aa2acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8312 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8315, metadata !DIExpression()), !dbg !8317
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8316, metadata !DIExpression()), !dbg !8318
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8319
  ret i1 %0, !dbg !8320
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h6fd4dc05dd813249E() unnamed_addr #0 !dbg !8321 {
start:
  ret i64 3758424127, !dbg !8324
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17hf23404c8f7de207dE(ptr align 8 %self) unnamed_addr #0 !dbg !8325 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8329, metadata !DIExpression()), !dbg !8330
  %0 = load i64, ptr %self, align 8, !dbg !8331, !noundef !19
  ret i64 %0, !dbg !8332
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h9acabc3317603b10E"(ptr align 8 %self) unnamed_addr #0 !dbg !8333 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8339, metadata !DIExpression()), !dbg !8341
  br i1 false, label %bb1, label %bb2, !dbg !8341

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8341, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !8341
  %1 = icmp eq i64 %_3, 1, !dbg !8341
  %2 = zext i1 %1 to i8, !dbg !8341
  store i8 %2, ptr %0, align 1, !dbg !8341
  br label %bb3, !dbg !8341

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8341
  br label %bb3, !dbg !8341

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8342, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8342
  ret i1 %4, !dbg !8342
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17ha3f5a24285f9c93aE"(ptr align 8 %self) unnamed_addr #0 !dbg !8343 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8345, metadata !DIExpression()), !dbg !8347
  br i1 false, label %bb1, label %bb2, !dbg !8347

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8347, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !8347
  %1 = icmp eq i64 %_3, 2, !dbg !8347
  %2 = zext i1 %1 to i8, !dbg !8347
  store i8 %2, ptr %0, align 1, !dbg !8347
  br label %bb3, !dbg !8347

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8347
  br label %bb3, !dbg !8347

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8348, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8348
  ret i1 %4, !dbg !8348
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h0e72f4d3fea51f20E"(ptr align 8 %self) unnamed_addr #0 !dbg !8349 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8351, metadata !DIExpression()), !dbg !8353
  br i1 false, label %bb1, label %bb2, !dbg !8353

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8353, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !8353
  %1 = icmp eq i64 %_3, 4, !dbg !8353
  %2 = zext i1 %1 to i8, !dbg !8353
  store i8 %2, ptr %0, align 1, !dbg !8353
  br label %bb3, !dbg !8353

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8353
  br label %bb3, !dbg !8353

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8354, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8354
  ret i1 %4, !dbg !8354
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h58ee23316bdd5eabE"(ptr align 8 %self) unnamed_addr #0 !dbg !8355 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8357, metadata !DIExpression()), !dbg !8359
  br i1 false, label %bb1, label %bb2, !dbg !8359

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8359, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !8359
  %1 = icmp eq i64 %_3, 8, !dbg !8359
  %2 = zext i1 %1 to i8, !dbg !8359
  store i8 %2, ptr %0, align 1, !dbg !8359
  br label %bb3, !dbg !8359

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8359
  br label %bb3, !dbg !8359

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8360, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8360
  ret i1 %4, !dbg !8360
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h526bd77072871cddE"(ptr align 8 %self) unnamed_addr #0 !dbg !8361 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8363, metadata !DIExpression()), !dbg !8365
  br i1 false, label %bb1, label %bb2, !dbg !8365

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8365, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !8365
  %1 = icmp eq i64 %_3, 16, !dbg !8365
  %2 = zext i1 %1 to i8, !dbg !8365
  store i8 %2, ptr %0, align 1, !dbg !8365
  br label %bb3, !dbg !8365

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8365
  br label %bb3, !dbg !8365

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8366, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8366
  ret i1 %4, !dbg !8366
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h937a8068857d9bb3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8367 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8369, metadata !DIExpression()), !dbg !8371
  br i1 false, label %bb1, label %bb2, !dbg !8371

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8371, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !8371
  %1 = icmp eq i64 %_3, 32, !dbg !8371
  %2 = zext i1 %1 to i8, !dbg !8371
  store i8 %2, ptr %0, align 1, !dbg !8371
  br label %bb3, !dbg !8371

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8371
  br label %bb3, !dbg !8371

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8372, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8372
  ret i1 %4, !dbg !8372
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h4dd875f13ea0a181E"(ptr align 8 %self) unnamed_addr #0 !dbg !8373 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8375, metadata !DIExpression()), !dbg !8377
  br i1 false, label %bb1, label %bb2, !dbg !8377

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8377, !noundef !19
  %_3 = and i64 %_4, 65536, !dbg !8377
  %1 = icmp eq i64 %_3, 65536, !dbg !8377
  %2 = zext i1 %1 to i8, !dbg !8377
  store i8 %2, ptr %0, align 1, !dbg !8377
  br label %bb3, !dbg !8377

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8377
  br label %bb3, !dbg !8377

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8378, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8378
  ret i1 %4, !dbg !8378
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h21813fdd90d3a917E"(ptr align 8 %self) unnamed_addr #0 !dbg !8379 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8381, metadata !DIExpression()), !dbg !8383
  br i1 false, label %bb1, label %bb2, !dbg !8383

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8383, !noundef !19
  %_3 = and i64 %_4, 262144, !dbg !8383
  %1 = icmp eq i64 %_3, 262144, !dbg !8383
  %2 = zext i1 %1 to i8, !dbg !8383
  store i8 %2, ptr %0, align 1, !dbg !8383
  br label %bb3, !dbg !8383

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8383
  br label %bb3, !dbg !8383

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8384, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8384
  ret i1 %4, !dbg !8384
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h86ef8608b8619e0dE"(ptr align 8 %self) unnamed_addr #0 !dbg !8385 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8387, metadata !DIExpression()), !dbg !8389
  br i1 false, label %bb1, label %bb2, !dbg !8389

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8389, !noundef !19
  %_3 = and i64 %_4, 536870912, !dbg !8389
  %1 = icmp eq i64 %_3, 536870912, !dbg !8389
  %2 = zext i1 %1 to i8, !dbg !8389
  store i8 %2, ptr %0, align 1, !dbg !8389
  br label %bb3, !dbg !8389

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8389
  br label %bb3, !dbg !8389

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8390, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8390
  ret i1 %4, !dbg !8390
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h49f7d6108904cd53E"(ptr align 8 %self) unnamed_addr #0 !dbg !8391 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8393, metadata !DIExpression()), !dbg !8395
  br i1 false, label %bb1, label %bb2, !dbg !8395

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8395, !noundef !19
  %_3 = and i64 %_4, 1073741824, !dbg !8395
  %1 = icmp eq i64 %_3, 1073741824, !dbg !8395
  %2 = zext i1 %1 to i8, !dbg !8395
  store i8 %2, ptr %0, align 1, !dbg !8395
  br label %bb3, !dbg !8395

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8395
  br label %bb3, !dbg !8395

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8396, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8396
  ret i1 %4, !dbg !8396
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17hec646cdf7f578070E"(ptr align 8 %self) unnamed_addr #0 !dbg !8397 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8399, metadata !DIExpression()), !dbg !8401
  br i1 false, label %bb1, label %bb2, !dbg !8401

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8401, !noundef !19
  %_3 = and i64 %_4, 2147483648, !dbg !8401
  %1 = icmp eq i64 %_3, 2147483648, !dbg !8401
  %2 = zext i1 %1 to i8, !dbg !8401
  store i8 %2, ptr %0, align 1, !dbg !8401
  br label %bb3, !dbg !8401

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8401
  br label %bb3, !dbg !8401

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8402, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8402
  ret i1 %4, !dbg !8402
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h197cfde5bf77b3b0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8403 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8410, metadata !DIExpression()), !dbg !8412
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8411, metadata !DIExpression()), !dbg !8412
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_4d4c196863db93c3b6d036aa083d61e4, i64 3) #8, !dbg !8412
  ret i1 %0, !dbg !8413
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc73d4cefa5109caE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8414 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8421, metadata !DIExpression()), !dbg !8423
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8422, metadata !DIExpression()), !dbg !8423
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_eda740bbd1998eec6dfe5ac8b7166d18, i64 3) #8, !dbg !8423
  ret i1 %0, !dbg !8424
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc8a55f3e9aa47aa7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8425 {
start:
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_68 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_53 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_43 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8434, metadata !DIExpression()), !dbg !8472
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8435, metadata !DIExpression()), !dbg !8473
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8436, metadata !DIExpression()), !dbg !8474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8438, metadata !DIExpression()), !dbg !8475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8440, metadata !DIExpression()), !dbg !8476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8442, metadata !DIExpression()), !dbg !8477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8444, metadata !DIExpression()), !dbg !8478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8446, metadata !DIExpression()), !dbg !8479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8448, metadata !DIExpression()), !dbg !8480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8450, metadata !DIExpression()), !dbg !8481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8452, metadata !DIExpression()), !dbg !8482
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8454, metadata !DIExpression()), !dbg !8483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8456, metadata !DIExpression()), !dbg !8484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8458, metadata !DIExpression()), !dbg !8485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8460, metadata !DIExpression()), !dbg !8486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8462, metadata !DIExpression()), !dbg !8487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8464, metadata !DIExpression()), !dbg !8488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8466, metadata !DIExpression()), !dbg !8489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8468, metadata !DIExpression()), !dbg !8490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8470, metadata !DIExpression()), !dbg !8491
  store i8 1, ptr %first, align 1, !dbg !8492
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h948df366e47331c2E"(ptr align 8 %self) #8, !dbg !8493
  br i1 %_4, label %bb2, label %bb13, !dbg !8493

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc8540e34e2c35399E"(ptr align 8 %self) #8, !dbg !8493
  br i1 %_21, label %bb15, label %bb26, !dbg !8493

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8494, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8494
  %_5 = xor i1 %_6, true, !dbg !8495
  br i1 %_5, label %bb3, label %bb8, !dbg !8495

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8496
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_dd6dac29fda6f6736eb5b6f9037fd922, i64 23) #8, !dbg !8497
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !8497
  %3 = zext i1 %2 to i8, !dbg !8497
  store i8 %3, ptr %_14, align 1, !dbg !8497
  %4 = load i8, ptr %_14, align 1, !dbg !8497, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8497
  %_17 = zext i1 %5 to i64, !dbg !8497
  %6 = icmp eq i64 %_17, 0, !dbg !8497
  br i1 %6, label %bb13, label %bb12, !dbg !8497

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !8498
  %8 = zext i1 %7 to i8, !dbg !8498
  store i8 %8, ptr %_7, align 1, !dbg !8498
  %9 = load i8, ptr %_7, align 1, !dbg !8498, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8498
  %_10 = zext i1 %10 to i64, !dbg !8498
  %11 = icmp eq i64 %_10, 0, !dbg !8498
  br i1 %11, label %bb8, label %bb7, !dbg !8498

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8499
  %13 = zext i1 %12 to i8, !dbg !8499
  store i8 %13, ptr %0, align 1, !dbg !8499
  br label %bb52, !dbg !8499

bb6:                                              ; No predecessors!
  unreachable, !dbg !8498

bb52:                                             ; preds = %bb51, %bb50, %bb44, %bb40, %bb34, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8500, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8500
  ret i1 %15, !dbg !8500

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8501
  %17 = zext i1 %16 to i8, !dbg !8501
  store i8 %17, ptr %0, align 1, !dbg !8501
  br label %bb52, !dbg !8501

bb11:                                             ; No predecessors!
  unreachable, !dbg !8497

bb26:                                             ; preds = %bb21, %bb13
  %_39 = load i64, ptr %self, align 8, !dbg !8502, !noundef !19
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17ha71357f0b100ba60E() #8, !dbg !8503
  store i64 %18, ptr %_43, align 8, !dbg !8503
; call x86_64::registers::control::Cr3Flags::bits
  %_41 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17hfbb19a21f73e6218E(ptr align 8 %_43) #8, !dbg !8503
  %_40 = xor i64 %_41, -1, !dbg !8504
  %19 = and i64 %_39, %_40, !dbg !8502
  store i64 %19, ptr %extra_bits, align 8, !dbg !8502
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8505, !noundef !19
  %21 = icmp eq i64 %20, 0, !dbg !8505
  br i1 %21, label %bb45, label %bb29, !dbg !8505

bb15:                                             ; preds = %bb13
  %22 = load i8, ptr %first, align 1, !dbg !8494, !range !1598, !noundef !19
  %_23 = trunc i8 %22 to i1, !dbg !8494
  %_22 = xor i1 %_23, true, !dbg !8495
  br i1 %_22, label %bb16, label %bb21, !dbg !8495

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8496
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a5b148c8b3b3617927138ed6ac583b8e, i64 24) #8, !dbg !8497
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !8497
  %24 = zext i1 %23 to i8, !dbg !8497
  store i8 %24, ptr %_31, align 1, !dbg !8497
  %25 = load i8, ptr %_31, align 1, !dbg !8497, !range !1598, !noundef !19
  %26 = trunc i8 %25 to i1, !dbg !8497
  %_34 = zext i1 %26 to i64, !dbg !8497
  %27 = icmp eq i64 %_34, 0, !dbg !8497
  br i1 %27, label %bb26, label %bb25, !dbg !8497

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !8498
  %29 = zext i1 %28 to i8, !dbg !8498
  store i8 %29, ptr %_24, align 1, !dbg !8498
  %30 = load i8, ptr %_24, align 1, !dbg !8498, !range !1598, !noundef !19
  %31 = trunc i8 %30 to i1, !dbg !8498
  %_27 = zext i1 %31 to i64, !dbg !8498
  %32 = icmp eq i64 %_27, 0, !dbg !8498
  br i1 %32, label %bb21, label %bb20, !dbg !8498

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8506
  %34 = zext i1 %33 to i8, !dbg !8506
  store i8 %34, ptr %0, align 1, !dbg !8506
  br label %bb52, !dbg !8506

bb19:                                             ; No predecessors!
  unreachable, !dbg !8498

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8507
  %36 = zext i1 %35 to i8, !dbg !8507
  store i8 %36, ptr %0, align 1, !dbg !8507
  br label %bb52, !dbg !8507

bb24:                                             ; No predecessors!
  unreachable, !dbg !8497

bb45:                                             ; preds = %bb38, %bb26
  %37 = load i8, ptr %first, align 1, !dbg !8508, !range !1598, !noundef !19
  %_67 = trunc i8 %37 to i1, !dbg !8508
  br i1 %_67, label %bb46, label %bb51, !dbg !8508

bb29:                                             ; preds = %bb26
  %38 = load i8, ptr %first, align 1, !dbg !8509, !range !1598, !noundef !19
  %_45 = trunc i8 %38 to i1, !dbg !8509
  %_44 = xor i1 %_45, true, !dbg !8510
  br i1 %_44, label %bb30, label %bb35, !dbg !8510

bb35:                                             ; preds = %bb30, %bb29
  store i8 0, ptr %first, align 1, !dbg !8511
; call core::fmt::Formatter::write_str
  %_54 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !8512
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_54) #8, !dbg !8512
  %40 = zext i1 %39 to i8, !dbg !8512
  store i8 %40, ptr %_53, align 1, !dbg !8512
  %41 = load i8, ptr %_53, align 1, !dbg !8512, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8512
  %_56 = zext i1 %42 to i64, !dbg !8512
  %43 = icmp eq i64 %_56, 0, !dbg !8512
  br i1 %43, label %bb38, label %bb40, !dbg !8512

bb30:                                             ; preds = %bb29
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8513
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_47) #8, !dbg !8513
  %45 = zext i1 %44 to i8, !dbg !8513
  store i8 %45, ptr %_46, align 1, !dbg !8513
  %46 = load i8, ptr %_46, align 1, !dbg !8513, !range !1598, !noundef !19
  %47 = trunc i8 %46 to i1, !dbg !8513
  %_49 = zext i1 %47 to i64, !dbg !8513
  %48 = icmp eq i64 %_49, 0, !dbg !8513
  br i1 %48, label %bb35, label %bb34, !dbg !8513

bb34:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8514
  %50 = zext i1 %49 to i8, !dbg !8514
  store i8 %50, ptr %0, align 1, !dbg !8514
  br label %bb52, !dbg !8514

bb33:                                             ; No predecessors!
  unreachable, !dbg !8513

bb38:                                             ; preds = %bb35
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_61 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8515
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_61) #8, !dbg !8515
  %52 = zext i1 %51 to i8, !dbg !8515
  store i8 %52, ptr %_60, align 1, !dbg !8515
  %53 = load i8, ptr %_60, align 1, !dbg !8515, !range !1598, !noundef !19
  %54 = trunc i8 %53 to i1, !dbg !8515
  %_63 = zext i1 %54 to i64, !dbg !8515
  %55 = icmp eq i64 %_63, 0, !dbg !8515
  br i1 %55, label %bb45, label %bb44, !dbg !8515

bb40:                                             ; preds = %bb35
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8516
  %57 = zext i1 %56 to i8, !dbg !8516
  store i8 %57, ptr %0, align 1, !dbg !8516
  br label %bb52, !dbg !8516

bb39:                                             ; No predecessors!
  unreachable, !dbg !8512

bb44:                                             ; preds = %bb38
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8517
  %59 = zext i1 %58 to i8, !dbg !8517
  store i8 %59, ptr %0, align 1, !dbg !8517
  br label %bb52, !dbg !8517

bb43:                                             ; No predecessors!
  unreachable, !dbg !8515

bb51:                                             ; preds = %bb46, %bb45
  store i8 0, ptr %0, align 1, !dbg !8518
  br label %bb52, !dbg !8500

bb46:                                             ; preds = %bb45
; call core::fmt::Formatter::write_str
  %_69 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !8519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_69) #8, !dbg !8519
  %61 = zext i1 %60 to i8, !dbg !8519
  store i8 %61, ptr %_68, align 1, !dbg !8519
  %62 = load i8, ptr %_68, align 1, !dbg !8519, !range !1598, !noundef !19
  %63 = trunc i8 %62 to i1, !dbg !8519
  %_71 = zext i1 %63 to i64, !dbg !8519
  %64 = icmp eq i64 %_71, 0, !dbg !8519
  br i1 %64, label %bb51, label %bb50, !dbg !8519

bb50:                                             ; preds = %bb46
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_f75c6f0df3508572df03e6f57ba1d1c1) #8, !dbg !8520
  %66 = zext i1 %65 to i8, !dbg !8520
  store i8 %66, ptr %0, align 1, !dbg !8520
  br label %bb52, !dbg !8520

bb49:                                             ; No predecessors!
  unreachable, !dbg !8519
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd710c9cb4332c948E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8521 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8524, metadata !DIExpression()), !dbg !8526
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8525, metadata !DIExpression()), !dbg !8527
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8528
  ret i1 %0, !dbg !8529
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha89573f6b9f9f9eaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8530 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8533, metadata !DIExpression()), !dbg !8535
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8534, metadata !DIExpression()), !dbg !8536
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8537
  ret i1 %0, !dbg !8538
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hafebf64c204eee6aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8539 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8542, metadata !DIExpression()), !dbg !8544
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8543, metadata !DIExpression()), !dbg !8545
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8546
  ret i1 %0, !dbg !8547
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfce2869cc56ce8afE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8548 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8551, metadata !DIExpression()), !dbg !8553
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8552, metadata !DIExpression()), !dbg !8554
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8555
  ret i1 %0, !dbg !8556
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17ha71357f0b100ba60E() unnamed_addr #0 !dbg !8557 {
start:
  ret i64 24, !dbg !8560
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17hfbb19a21f73e6218E(ptr align 8 %self) unnamed_addr #0 !dbg !8561 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8565, metadata !DIExpression()), !dbg !8566
  %0 = load i64, ptr %self, align 8, !dbg !8567, !noundef !19
  ret i64 %0, !dbg !8568
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h948df366e47331c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8569 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8575, metadata !DIExpression()), !dbg !8577
  br i1 false, label %bb1, label %bb2, !dbg !8577

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8577, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !8577
  %1 = icmp eq i64 %_3, 8, !dbg !8577
  %2 = zext i1 %1 to i8, !dbg !8577
  store i8 %2, ptr %0, align 1, !dbg !8577
  br label %bb3, !dbg !8577

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8577
  br label %bb3, !dbg !8577

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8578, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8578
  ret i1 %4, !dbg !8578
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc8540e34e2c35399E"(ptr align 8 %self) unnamed_addr #0 !dbg !8579 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8581, metadata !DIExpression()), !dbg !8583
  br i1 false, label %bb1, label %bb2, !dbg !8583

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8583, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !8583
  %1 = icmp eq i64 %_3, 16, !dbg !8583
  %2 = zext i1 %1 to i8, !dbg !8583
  store i8 %2, ptr %0, align 1, !dbg !8583
  br label %bb3, !dbg !8583

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8583
  br label %bb3, !dbg !8583

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8584, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !8584
  ret i1 %4, !dbg !8584
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc44f43a903a5ba5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8585 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8592, metadata !DIExpression()), !dbg !8594
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8593, metadata !DIExpression()), !dbg !8594
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a554517629810469fbb61da17c84883a, i64 3) #8, !dbg !8594
  ret i1 %0, !dbg !8595
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf6412916559546eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8596 {
start:
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_459 = alloca i8, align 1
  %_451 = alloca i8, align 1
  %_444 = alloca i8, align 1
  %_437 = alloca i8, align 1
  %_434 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_422 = alloca i8, align 1
  %_415 = alloca i8, align 1
  %_405 = alloca i8, align 1
  %_398 = alloca i8, align 1
  %_388 = alloca i8, align 1
  %_381 = alloca i8, align 1
  %_371 = alloca i8, align 1
  %_364 = alloca i8, align 1
  %_354 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_337 = alloca i8, align 1
  %_330 = alloca i8, align 1
  %_320 = alloca i8, align 1
  %_313 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8605, metadata !DIExpression()), !dbg !8827
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8606, metadata !DIExpression()), !dbg !8828
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8607, metadata !DIExpression()), !dbg !8829
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8609, metadata !DIExpression()), !dbg !8830
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8611, metadata !DIExpression()), !dbg !8831
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8613, metadata !DIExpression()), !dbg !8832
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8615, metadata !DIExpression()), !dbg !8833
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8617, metadata !DIExpression()), !dbg !8834
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8619, metadata !DIExpression()), !dbg !8835
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8621, metadata !DIExpression()), !dbg !8836
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8623, metadata !DIExpression()), !dbg !8837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8625, metadata !DIExpression()), !dbg !8838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8627, metadata !DIExpression()), !dbg !8839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8629, metadata !DIExpression()), !dbg !8840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8631, metadata !DIExpression()), !dbg !8841
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8633, metadata !DIExpression()), !dbg !8842
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8635, metadata !DIExpression()), !dbg !8843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8637, metadata !DIExpression()), !dbg !8844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8639, metadata !DIExpression()), !dbg !8845
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8641, metadata !DIExpression()), !dbg !8846
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8643, metadata !DIExpression()), !dbg !8847
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8645, metadata !DIExpression()), !dbg !8848
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8647, metadata !DIExpression()), !dbg !8849
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8649, metadata !DIExpression()), !dbg !8850
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8651, metadata !DIExpression()), !dbg !8851
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8653, metadata !DIExpression()), !dbg !8852
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8655, metadata !DIExpression()), !dbg !8853
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8657, metadata !DIExpression()), !dbg !8854
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8659, metadata !DIExpression()), !dbg !8855
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8661, metadata !DIExpression()), !dbg !8856
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8663, metadata !DIExpression()), !dbg !8857
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8665, metadata !DIExpression()), !dbg !8858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8667, metadata !DIExpression()), !dbg !8859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8669, metadata !DIExpression()), !dbg !8860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8671, metadata !DIExpression()), !dbg !8861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8673, metadata !DIExpression()), !dbg !8862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8675, metadata !DIExpression()), !dbg !8863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8677, metadata !DIExpression()), !dbg !8864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8679, metadata !DIExpression()), !dbg !8865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8681, metadata !DIExpression()), !dbg !8866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8683, metadata !DIExpression()), !dbg !8867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8685, metadata !DIExpression()), !dbg !8868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8687, metadata !DIExpression()), !dbg !8869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8689, metadata !DIExpression()), !dbg !8870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8691, metadata !DIExpression()), !dbg !8871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8693, metadata !DIExpression()), !dbg !8872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8695, metadata !DIExpression()), !dbg !8873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8697, metadata !DIExpression()), !dbg !8874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8699, metadata !DIExpression()), !dbg !8875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8701, metadata !DIExpression()), !dbg !8876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8703, metadata !DIExpression()), !dbg !8877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8705, metadata !DIExpression()), !dbg !8878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8707, metadata !DIExpression()), !dbg !8879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8709, metadata !DIExpression()), !dbg !8880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8711, metadata !DIExpression()), !dbg !8881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8713, metadata !DIExpression()), !dbg !8882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8715, metadata !DIExpression()), !dbg !8883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8717, metadata !DIExpression()), !dbg !8884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8719, metadata !DIExpression()), !dbg !8885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8721, metadata !DIExpression()), !dbg !8886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8723, metadata !DIExpression()), !dbg !8887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8725, metadata !DIExpression()), !dbg !8888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8727, metadata !DIExpression()), !dbg !8889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8729, metadata !DIExpression()), !dbg !8890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8731, metadata !DIExpression()), !dbg !8891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8733, metadata !DIExpression()), !dbg !8892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8735, metadata !DIExpression()), !dbg !8893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8737, metadata !DIExpression()), !dbg !8894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8739, metadata !DIExpression()), !dbg !8895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8741, metadata !DIExpression()), !dbg !8896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8743, metadata !DIExpression()), !dbg !8897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8745, metadata !DIExpression()), !dbg !8898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8747, metadata !DIExpression()), !dbg !8899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8749, metadata !DIExpression()), !dbg !8900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8751, metadata !DIExpression()), !dbg !8901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8753, metadata !DIExpression()), !dbg !8902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8755, metadata !DIExpression()), !dbg !8903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8757, metadata !DIExpression()), !dbg !8904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8759, metadata !DIExpression()), !dbg !8905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8761, metadata !DIExpression()), !dbg !8906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8763, metadata !DIExpression()), !dbg !8907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8765, metadata !DIExpression()), !dbg !8908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8767, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8769, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8771, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8773, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8775, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8777, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8779, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8781, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8783, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8785, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8787, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8789, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8791, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8793, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8795, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8797, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8799, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8801, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8803, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8805, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8807, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8809, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8811, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8813, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8815, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8817, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8819, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8821, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8823, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8825, metadata !DIExpression()), !dbg !8938
  store i8 1, ptr %first, align 1, !dbg !8939
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57ec7424b994c13aE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_4, label %bb2, label %bb13, !dbg !8940

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17ha31b15c6916e5465E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_21, label %bb15, label %bb26, !dbg !8940

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8941
  %_5 = xor i1 %_6, true, !dbg !8942
  br i1 %_5, label %bb3, label %bb8, !dbg !8942

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_eca733b7ba39013c2f0694ba22308a10, i64 28) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !8944
  %3 = zext i1 %2 to i8, !dbg !8944
  store i8 %3, ptr %_14, align 1, !dbg !8944
  %4 = load i8, ptr %_14, align 1, !dbg !8944, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8944
  %_17 = zext i1 %5 to i64, !dbg !8944
  %6 = icmp eq i64 %_17, 0, !dbg !8944
  br i1 %6, label %bb13, label %bb12, !dbg !8944

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !8945
  %8 = zext i1 %7 to i8, !dbg !8945
  store i8 %8, ptr %_7, align 1, !dbg !8945
  %9 = load i8, ptr %_7, align 1, !dbg !8945, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8945
  %_10 = zext i1 %10 to i64, !dbg !8945
  %11 = icmp eq i64 %_10, 0, !dbg !8945
  br i1 %11, label %bb8, label %bb7, !dbg !8945

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8946
  %13 = zext i1 %12 to i8, !dbg !8946
  store i8 %13, ptr %0, align 1, !dbg !8946
  br label %bb351, !dbg !8946

bb6:                                              ; No predecessors!
  unreachable, !dbg !8945

bb351:                                            ; preds = %bb350, %bb349, %bb343, %bb339, %bb333, %bb324, %bb319, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8947, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8947
  ret i1 %15, !dbg !8947

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8948
  %17 = zext i1 %16 to i8, !dbg !8948
  store i8 %17, ptr %0, align 1, !dbg !8948
  br label %bb351, !dbg !8948

bb11:                                             ; No predecessors!
  unreachable, !dbg !8944

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_38 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h996512db8be197faE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_38, label %bb28, label %bb39, !dbg !8940

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !8941
  %_22 = xor i1 %_23, true, !dbg !8942
  br i1 %_22, label %bb16, label %bb21, !dbg !8942

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0dd83a7747ae469179197273c027150f, i64 33) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !8944
  %20 = zext i1 %19 to i8, !dbg !8944
  store i8 %20, ptr %_31, align 1, !dbg !8944
  %21 = load i8, ptr %_31, align 1, !dbg !8944, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !8944
  %_34 = zext i1 %22 to i64, !dbg !8944
  %23 = icmp eq i64 %_34, 0, !dbg !8944
  br i1 %23, label %bb26, label %bb25, !dbg !8944

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !8945
  %25 = zext i1 %24 to i8, !dbg !8945
  store i8 %25, ptr %_24, align 1, !dbg !8945
  %26 = load i8, ptr %_24, align 1, !dbg !8945, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !8945
  %_27 = zext i1 %27 to i64, !dbg !8945
  %28 = icmp eq i64 %_27, 0, !dbg !8945
  br i1 %28, label %bb21, label %bb20, !dbg !8945

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8949
  %30 = zext i1 %29 to i8, !dbg !8949
  store i8 %30, ptr %0, align 1, !dbg !8949
  br label %bb351, !dbg !8949

bb19:                                             ; No predecessors!
  unreachable, !dbg !8945

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8950
  %32 = zext i1 %31 to i8, !dbg !8950
  store i8 %32, ptr %0, align 1, !dbg !8950
  br label %bb351, !dbg !8950

bb24:                                             ; No predecessors!
  unreachable, !dbg !8944

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_55 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hd8b3ecf363c9c77dE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_55, label %bb41, label %bb52, !dbg !8940

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !8941
  %_39 = xor i1 %_40, true, !dbg !8942
  br i1 %_39, label %bb29, label %bb34, !dbg !8942

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_78ab02f4cc72a6f728308d67116f89ab, i64 17) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !8944
  %35 = zext i1 %34 to i8, !dbg !8944
  store i8 %35, ptr %_48, align 1, !dbg !8944
  %36 = load i8, ptr %_48, align 1, !dbg !8944, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !8944
  %_51 = zext i1 %37 to i64, !dbg !8944
  %38 = icmp eq i64 %_51, 0, !dbg !8944
  br i1 %38, label %bb39, label %bb38, !dbg !8944

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !8945
  %40 = zext i1 %39 to i8, !dbg !8945
  store i8 %40, ptr %_41, align 1, !dbg !8945
  %41 = load i8, ptr %_41, align 1, !dbg !8945, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8945
  %_44 = zext i1 %42 to i64, !dbg !8945
  %43 = icmp eq i64 %_44, 0, !dbg !8945
  br i1 %43, label %bb34, label %bb33, !dbg !8945

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8951
  %45 = zext i1 %44 to i8, !dbg !8951
  store i8 %45, ptr %0, align 1, !dbg !8951
  br label %bb351, !dbg !8951

bb32:                                             ; No predecessors!
  unreachable, !dbg !8945

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8952
  %47 = zext i1 %46 to i8, !dbg !8952
  store i8 %47, ptr %0, align 1, !dbg !8952
  br label %bb351, !dbg !8952

bb37:                                             ; No predecessors!
  unreachable, !dbg !8944

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_72 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5c4cfd1aae3311d9E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_72, label %bb54, label %bb65, !dbg !8940

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !8941
  %_56 = xor i1 %_57, true, !dbg !8942
  br i1 %_56, label %bb42, label %bb47, !dbg !8942

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cbae3cf4c22c158f48bab069918f485c, i64 20) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !8944
  %50 = zext i1 %49 to i8, !dbg !8944
  store i8 %50, ptr %_65, align 1, !dbg !8944
  %51 = load i8, ptr %_65, align 1, !dbg !8944, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !8944
  %_68 = zext i1 %52 to i64, !dbg !8944
  %53 = icmp eq i64 %_68, 0, !dbg !8944
  br i1 %53, label %bb52, label %bb51, !dbg !8944

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !8945
  %55 = zext i1 %54 to i8, !dbg !8945
  store i8 %55, ptr %_58, align 1, !dbg !8945
  %56 = load i8, ptr %_58, align 1, !dbg !8945, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !8945
  %_61 = zext i1 %57 to i64, !dbg !8945
  %58 = icmp eq i64 %_61, 0, !dbg !8945
  br i1 %58, label %bb47, label %bb46, !dbg !8945

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8953
  %60 = zext i1 %59 to i8, !dbg !8953
  store i8 %60, ptr %0, align 1, !dbg !8953
  br label %bb351, !dbg !8953

bb45:                                             ; No predecessors!
  unreachable, !dbg !8945

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8954
  %62 = zext i1 %61 to i8, !dbg !8954
  store i8 %62, ptr %0, align 1, !dbg !8954
  br label %bb351, !dbg !8954

bb50:                                             ; No predecessors!
  unreachable, !dbg !8944

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_89 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h767c478abd8a4f70E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_89, label %bb67, label %bb78, !dbg !8940

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !8941
  %_73 = xor i1 %_74, true, !dbg !8942
  br i1 %_73, label %bb55, label %bb60, !dbg !8942

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1ca3785dfcdf61de474582686e928a55, i64 19) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !8944
  %65 = zext i1 %64 to i8, !dbg !8944
  store i8 %65, ptr %_82, align 1, !dbg !8944
  %66 = load i8, ptr %_82, align 1, !dbg !8944, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !8944
  %_85 = zext i1 %67 to i64, !dbg !8944
  %68 = icmp eq i64 %_85, 0, !dbg !8944
  br i1 %68, label %bb65, label %bb64, !dbg !8944

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !8945
  %70 = zext i1 %69 to i8, !dbg !8945
  store i8 %70, ptr %_75, align 1, !dbg !8945
  %71 = load i8, ptr %_75, align 1, !dbg !8945, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !8945
  %_78 = zext i1 %72 to i64, !dbg !8945
  %73 = icmp eq i64 %_78, 0, !dbg !8945
  br i1 %73, label %bb60, label %bb59, !dbg !8945

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8955
  %75 = zext i1 %74 to i8, !dbg !8955
  store i8 %75, ptr %0, align 1, !dbg !8955
  br label %bb351, !dbg !8955

bb58:                                             ; No predecessors!
  unreachable, !dbg !8945

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8956
  %77 = zext i1 %76 to i8, !dbg !8956
  store i8 %77, ptr %0, align 1, !dbg !8956
  br label %bb351, !dbg !8956

bb63:                                             ; No predecessors!
  unreachable, !dbg !8944

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_106 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h33b8c375eca2e115E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_106, label %bb80, label %bb91, !dbg !8940

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !8941
  %_90 = xor i1 %_91, true, !dbg !8942
  br i1 %_90, label %bb68, label %bb73, !dbg !8942

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e9e350651ad303dc8a5782086490b3dd, i64 26) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !8944
  %80 = zext i1 %79 to i8, !dbg !8944
  store i8 %80, ptr %_99, align 1, !dbg !8944
  %81 = load i8, ptr %_99, align 1, !dbg !8944, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !8944
  %_102 = zext i1 %82 to i64, !dbg !8944
  %83 = icmp eq i64 %_102, 0, !dbg !8944
  br i1 %83, label %bb78, label %bb77, !dbg !8944

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !8945
  %85 = zext i1 %84 to i8, !dbg !8945
  store i8 %85, ptr %_92, align 1, !dbg !8945
  %86 = load i8, ptr %_92, align 1, !dbg !8945, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !8945
  %_95 = zext i1 %87 to i64, !dbg !8945
  %88 = icmp eq i64 %_95, 0, !dbg !8945
  br i1 %88, label %bb73, label %bb72, !dbg !8945

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8957
  %90 = zext i1 %89 to i8, !dbg !8957
  store i8 %90, ptr %0, align 1, !dbg !8957
  br label %bb351, !dbg !8957

bb71:                                             ; No predecessors!
  unreachable, !dbg !8945

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8958
  %92 = zext i1 %91 to i8, !dbg !8958
  store i8 %92, ptr %0, align 1, !dbg !8958
  br label %bb351, !dbg !8958

bb76:                                             ; No predecessors!
  unreachable, !dbg !8944

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_123 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h7a4690c5bf1b412aE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_123, label %bb93, label %bb104, !dbg !8940

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !8941
  %_107 = xor i1 %_108, true, !dbg !8942
  br i1 %_107, label %bb81, label %bb86, !dbg !8942

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_07d5cebcb0add5e9f32b069860b0db08, i64 23) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !8944
  %95 = zext i1 %94 to i8, !dbg !8944
  store i8 %95, ptr %_116, align 1, !dbg !8944
  %96 = load i8, ptr %_116, align 1, !dbg !8944, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !8944
  %_119 = zext i1 %97 to i64, !dbg !8944
  %98 = icmp eq i64 %_119, 0, !dbg !8944
  br i1 %98, label %bb91, label %bb90, !dbg !8944

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !8945
  %100 = zext i1 %99 to i8, !dbg !8945
  store i8 %100, ptr %_109, align 1, !dbg !8945
  %101 = load i8, ptr %_109, align 1, !dbg !8945, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !8945
  %_112 = zext i1 %102 to i64, !dbg !8945
  %103 = icmp eq i64 %_112, 0, !dbg !8945
  br i1 %103, label %bb86, label %bb85, !dbg !8945

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8959
  %105 = zext i1 %104 to i8, !dbg !8959
  store i8 %105, ptr %0, align 1, !dbg !8959
  br label %bb351, !dbg !8959

bb84:                                             ; No predecessors!
  unreachable, !dbg !8945

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8960
  %107 = zext i1 %106 to i8, !dbg !8960
  store i8 %107, ptr %0, align 1, !dbg !8960
  br label %bb351, !dbg !8960

bb89:                                             ; No predecessors!
  unreachable, !dbg !8944

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_140 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h84585b827aed544dE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_140, label %bb106, label %bb117, !dbg !8940

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !8941
  %_124 = xor i1 %_125, true, !dbg !8942
  br i1 %_124, label %bb94, label %bb99, !dbg !8942

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c332fba4a364e397062ed44734a47a01, i64 11) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !8944
  %110 = zext i1 %109 to i8, !dbg !8944
  store i8 %110, ptr %_133, align 1, !dbg !8944
  %111 = load i8, ptr %_133, align 1, !dbg !8944, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !8944
  %_136 = zext i1 %112 to i64, !dbg !8944
  %113 = icmp eq i64 %_136, 0, !dbg !8944
  br i1 %113, label %bb104, label %bb103, !dbg !8944

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !8945
  %115 = zext i1 %114 to i8, !dbg !8945
  store i8 %115, ptr %_126, align 1, !dbg !8945
  %116 = load i8, ptr %_126, align 1, !dbg !8945, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !8945
  %_129 = zext i1 %117 to i64, !dbg !8945
  %118 = icmp eq i64 %_129, 0, !dbg !8945
  br i1 %118, label %bb99, label %bb98, !dbg !8945

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8961
  %120 = zext i1 %119 to i8, !dbg !8961
  store i8 %120, ptr %0, align 1, !dbg !8961
  br label %bb351, !dbg !8961

bb97:                                             ; No predecessors!
  unreachable, !dbg !8945

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8962
  %122 = zext i1 %121 to i8, !dbg !8962
  store i8 %122, ptr %0, align 1, !dbg !8962
  br label %bb351, !dbg !8962

bb102:                                            ; No predecessors!
  unreachable, !dbg !8944

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_157 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h2831699a1065cb24E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_157, label %bb119, label %bb130, !dbg !8940

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !8941
  %_141 = xor i1 %_142, true, !dbg !8942
  br i1 %_141, label %bb107, label %bb112, !dbg !8942

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b9b07002c1651ebd9446e74e6269631a, i64 27) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !8944
  %125 = zext i1 %124 to i8, !dbg !8944
  store i8 %125, ptr %_150, align 1, !dbg !8944
  %126 = load i8, ptr %_150, align 1, !dbg !8944, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !8944
  %_153 = zext i1 %127 to i64, !dbg !8944
  %128 = icmp eq i64 %_153, 0, !dbg !8944
  br i1 %128, label %bb117, label %bb116, !dbg !8944

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !8945
  %130 = zext i1 %129 to i8, !dbg !8945
  store i8 %130, ptr %_143, align 1, !dbg !8945
  %131 = load i8, ptr %_143, align 1, !dbg !8945, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !8945
  %_146 = zext i1 %132 to i64, !dbg !8945
  %133 = icmp eq i64 %_146, 0, !dbg !8945
  br i1 %133, label %bb112, label %bb111, !dbg !8945

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8963
  %135 = zext i1 %134 to i8, !dbg !8963
  store i8 %135, ptr %0, align 1, !dbg !8963
  br label %bb351, !dbg !8963

bb110:                                            ; No predecessors!
  unreachable, !dbg !8945

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8964
  %137 = zext i1 %136 to i8, !dbg !8964
  store i8 %137, ptr %0, align 1, !dbg !8964
  br label %bb351, !dbg !8964

bb115:                                            ; No predecessors!
  unreachable, !dbg !8944

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_174 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h04085dc514aee620E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_174, label %bb132, label %bb143, !dbg !8940

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !8941
  %_158 = xor i1 %_159, true, !dbg !8942
  br i1 %_158, label %bb120, label %bb125, !dbg !8942

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_78ad450b6b46af9da9a78c18f7200d5f, i64 6) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !8944
  %140 = zext i1 %139 to i8, !dbg !8944
  store i8 %140, ptr %_167, align 1, !dbg !8944
  %141 = load i8, ptr %_167, align 1, !dbg !8944, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !8944
  %_170 = zext i1 %142 to i64, !dbg !8944
  %143 = icmp eq i64 %_170, 0, !dbg !8944
  br i1 %143, label %bb130, label %bb129, !dbg !8944

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !8945
  %145 = zext i1 %144 to i8, !dbg !8945
  store i8 %145, ptr %_160, align 1, !dbg !8945
  %146 = load i8, ptr %_160, align 1, !dbg !8945, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !8945
  %_163 = zext i1 %147 to i64, !dbg !8945
  %148 = icmp eq i64 %_163, 0, !dbg !8945
  br i1 %148, label %bb125, label %bb124, !dbg !8945

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8965
  %150 = zext i1 %149 to i8, !dbg !8965
  store i8 %150, ptr %0, align 1, !dbg !8965
  br label %bb351, !dbg !8965

bb123:                                            ; No predecessors!
  unreachable, !dbg !8945

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8966
  %152 = zext i1 %151 to i8, !dbg !8966
  store i8 %152, ptr %0, align 1, !dbg !8966
  br label %bb351, !dbg !8966

bb128:                                            ; No predecessors!
  unreachable, !dbg !8944

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hd7c1658e62b6fcc3E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_191, label %bb145, label %bb156, !dbg !8940

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !8941
  %_175 = xor i1 %_176, true, !dbg !8942
  br i1 %_175, label %bb133, label %bb138, !dbg !8942

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_681287cfce02930bcd02afd300d45bf6, i64 17) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !8944
  %155 = zext i1 %154 to i8, !dbg !8944
  store i8 %155, ptr %_184, align 1, !dbg !8944
  %156 = load i8, ptr %_184, align 1, !dbg !8944, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !8944
  %_187 = zext i1 %157 to i64, !dbg !8944
  %158 = icmp eq i64 %_187, 0, !dbg !8944
  br i1 %158, label %bb143, label %bb142, !dbg !8944

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !8945
  %160 = zext i1 %159 to i8, !dbg !8945
  store i8 %160, ptr %_177, align 1, !dbg !8945
  %161 = load i8, ptr %_177, align 1, !dbg !8945, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !8945
  %_180 = zext i1 %162 to i64, !dbg !8945
  %163 = icmp eq i64 %_180, 0, !dbg !8945
  br i1 %163, label %bb138, label %bb137, !dbg !8945

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8967
  %165 = zext i1 %164 to i8, !dbg !8967
  store i8 %165, ptr %0, align 1, !dbg !8967
  br label %bb351, !dbg !8967

bb136:                                            ; No predecessors!
  unreachable, !dbg !8945

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8968
  %167 = zext i1 %166 to i8, !dbg !8968
  store i8 %167, ptr %0, align 1, !dbg !8968
  br label %bb351, !dbg !8968

bb141:                                            ; No predecessors!
  unreachable, !dbg !8944

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_208 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h99f2b763c2e24841E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_208, label %bb158, label %bb169, !dbg !8940

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_193 = trunc i8 %168 to i1, !dbg !8941
  %_192 = xor i1 %_193, true, !dbg !8942
  br i1 %_192, label %bb146, label %bb151, !dbg !8942

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_64966a63e2750ee680a242a92c981759, i64 32) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !8944
  %170 = zext i1 %169 to i8, !dbg !8944
  store i8 %170, ptr %_201, align 1, !dbg !8944
  %171 = load i8, ptr %_201, align 1, !dbg !8944, !range !1598, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !8944
  %_204 = zext i1 %172 to i64, !dbg !8944
  %173 = icmp eq i64 %_204, 0, !dbg !8944
  br i1 %173, label %bb156, label %bb155, !dbg !8944

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !8945
  %175 = zext i1 %174 to i8, !dbg !8945
  store i8 %175, ptr %_194, align 1, !dbg !8945
  %176 = load i8, ptr %_194, align 1, !dbg !8945, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !8945
  %_197 = zext i1 %177 to i64, !dbg !8945
  %178 = icmp eq i64 %_197, 0, !dbg !8945
  br i1 %178, label %bb151, label %bb150, !dbg !8945

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8969
  %180 = zext i1 %179 to i8, !dbg !8969
  store i8 %180, ptr %0, align 1, !dbg !8969
  br label %bb351, !dbg !8969

bb149:                                            ; No predecessors!
  unreachable, !dbg !8945

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8970
  %182 = zext i1 %181 to i8, !dbg !8970
  store i8 %182, ptr %0, align 1, !dbg !8970
  br label %bb351, !dbg !8970

bb154:                                            ; No predecessors!
  unreachable, !dbg !8944

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_225 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he9df14a1ed767078E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_225, label %bb171, label %bb182, !dbg !8940

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_210 = trunc i8 %183 to i1, !dbg !8941
  %_209 = xor i1 %_210, true, !dbg !8942
  br i1 %_209, label %bb159, label %bb164, !dbg !8942

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1b71853e30322993444986177700b82c, i64 9) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_219) #8, !dbg !8944
  %185 = zext i1 %184 to i8, !dbg !8944
  store i8 %185, ptr %_218, align 1, !dbg !8944
  %186 = load i8, ptr %_218, align 1, !dbg !8944, !range !1598, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !8944
  %_221 = zext i1 %187 to i64, !dbg !8944
  %188 = icmp eq i64 %_221, 0, !dbg !8944
  br i1 %188, label %bb169, label %bb168, !dbg !8944

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_212) #8, !dbg !8945
  %190 = zext i1 %189 to i8, !dbg !8945
  store i8 %190, ptr %_211, align 1, !dbg !8945
  %191 = load i8, ptr %_211, align 1, !dbg !8945, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !8945
  %_214 = zext i1 %192 to i64, !dbg !8945
  %193 = icmp eq i64 %_214, 0, !dbg !8945
  br i1 %193, label %bb164, label %bb163, !dbg !8945

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8971
  %195 = zext i1 %194 to i8, !dbg !8971
  store i8 %195, ptr %0, align 1, !dbg !8971
  br label %bb351, !dbg !8971

bb162:                                            ; No predecessors!
  unreachable, !dbg !8945

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8972
  %197 = zext i1 %196 to i8, !dbg !8972
  store i8 %197, ptr %0, align 1, !dbg !8972
  br label %bb351, !dbg !8972

bb167:                                            ; No predecessors!
  unreachable, !dbg !8944

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_242 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha25f989391fcc758E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_242, label %bb184, label %bb195, !dbg !8940

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_227 = trunc i8 %198 to i1, !dbg !8941
  %_226 = xor i1 %_227, true, !dbg !8942
  br i1 %_226, label %bb172, label %bb177, !dbg !8942

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_62ca38896956f7ed5c9cd30f515f275e, i64 26) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_236) #8, !dbg !8944
  %200 = zext i1 %199 to i8, !dbg !8944
  store i8 %200, ptr %_235, align 1, !dbg !8944
  %201 = load i8, ptr %_235, align 1, !dbg !8944, !range !1598, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !8944
  %_238 = zext i1 %202 to i64, !dbg !8944
  %203 = icmp eq i64 %_238, 0, !dbg !8944
  br i1 %203, label %bb182, label %bb181, !dbg !8944

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_229) #8, !dbg !8945
  %205 = zext i1 %204 to i8, !dbg !8945
  store i8 %205, ptr %_228, align 1, !dbg !8945
  %206 = load i8, ptr %_228, align 1, !dbg !8945, !range !1598, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !8945
  %_231 = zext i1 %207 to i64, !dbg !8945
  %208 = icmp eq i64 %_231, 0, !dbg !8945
  br i1 %208, label %bb177, label %bb176, !dbg !8945

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8973
  %210 = zext i1 %209 to i8, !dbg !8973
  store i8 %210, ptr %0, align 1, !dbg !8973
  br label %bb351, !dbg !8973

bb175:                                            ; No predecessors!
  unreachable, !dbg !8945

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8974
  %212 = zext i1 %211 to i8, !dbg !8974
  store i8 %212, ptr %0, align 1, !dbg !8974
  br label %bb351, !dbg !8974

bb180:                                            ; No predecessors!
  unreachable, !dbg !8944

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_259 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h65cc840b7e686fb3E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_259, label %bb197, label %bb208, !dbg !8940

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_244 = trunc i8 %213 to i1, !dbg !8941
  %_243 = xor i1 %_244, true, !dbg !8942
  br i1 %_243, label %bb185, label %bb190, !dbg !8942

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_217fe9ac10cd4ebaad512570493aca5c, i64 21) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_253) #8, !dbg !8944
  %215 = zext i1 %214 to i8, !dbg !8944
  store i8 %215, ptr %_252, align 1, !dbg !8944
  %216 = load i8, ptr %_252, align 1, !dbg !8944, !range !1598, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !8944
  %_255 = zext i1 %217 to i64, !dbg !8944
  %218 = icmp eq i64 %_255, 0, !dbg !8944
  br i1 %218, label %bb195, label %bb194, !dbg !8944

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_246) #8, !dbg !8945
  %220 = zext i1 %219 to i8, !dbg !8945
  store i8 %220, ptr %_245, align 1, !dbg !8945
  %221 = load i8, ptr %_245, align 1, !dbg !8945, !range !1598, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !8945
  %_248 = zext i1 %222 to i64, !dbg !8945
  %223 = icmp eq i64 %_248, 0, !dbg !8945
  br i1 %223, label %bb190, label %bb189, !dbg !8945

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8975
  %225 = zext i1 %224 to i8, !dbg !8975
  store i8 %225, ptr %0, align 1, !dbg !8975
  br label %bb351, !dbg !8975

bb188:                                            ; No predecessors!
  unreachable, !dbg !8945

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8976
  %227 = zext i1 %226 to i8, !dbg !8976
  store i8 %227, ptr %0, align 1, !dbg !8976
  br label %bb351, !dbg !8976

bb193:                                            ; No predecessors!
  unreachable, !dbg !8944

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_276 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h0b0a808c03b759bbE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_276, label %bb210, label %bb221, !dbg !8940

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_261 = trunc i8 %228 to i1, !dbg !8941
  %_260 = xor i1 %_261, true, !dbg !8942
  br i1 %_260, label %bb198, label %bb203, !dbg !8942

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7f1a31333855924e96fb87d27dac4d69, i64 8) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_270) #8, !dbg !8944
  %230 = zext i1 %229 to i8, !dbg !8944
  store i8 %230, ptr %_269, align 1, !dbg !8944
  %231 = load i8, ptr %_269, align 1, !dbg !8944, !range !1598, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !8944
  %_272 = zext i1 %232 to i64, !dbg !8944
  %233 = icmp eq i64 %_272, 0, !dbg !8944
  br i1 %233, label %bb208, label %bb207, !dbg !8944

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_263) #8, !dbg !8945
  %235 = zext i1 %234 to i8, !dbg !8945
  store i8 %235, ptr %_262, align 1, !dbg !8945
  %236 = load i8, ptr %_262, align 1, !dbg !8945, !range !1598, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !8945
  %_265 = zext i1 %237 to i64, !dbg !8945
  %238 = icmp eq i64 %_265, 0, !dbg !8945
  br i1 %238, label %bb203, label %bb202, !dbg !8945

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8977
  %240 = zext i1 %239 to i8, !dbg !8977
  store i8 %240, ptr %0, align 1, !dbg !8977
  br label %bb351, !dbg !8977

bb201:                                            ; No predecessors!
  unreachable, !dbg !8945

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8978
  %242 = zext i1 %241 to i8, !dbg !8978
  store i8 %242, ptr %0, align 1, !dbg !8978
  br label %bb351, !dbg !8978

bb206:                                            ; No predecessors!
  unreachable, !dbg !8944

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_293 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h758eaa4d6c366fc8E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_293, label %bb223, label %bb234, !dbg !8940

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_278 = trunc i8 %243 to i1, !dbg !8941
  %_277 = xor i1 %_278, true, !dbg !8942
  br i1 %_277, label %bb211, label %bb216, !dbg !8942

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bd66dcd11476c64f1ecfc88a2ccd1856, i64 4) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_287) #8, !dbg !8944
  %245 = zext i1 %244 to i8, !dbg !8944
  store i8 %245, ptr %_286, align 1, !dbg !8944
  %246 = load i8, ptr %_286, align 1, !dbg !8944, !range !1598, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !8944
  %_289 = zext i1 %247 to i64, !dbg !8944
  %248 = icmp eq i64 %_289, 0, !dbg !8944
  br i1 %248, label %bb221, label %bb220, !dbg !8944

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_280) #8, !dbg !8945
  %250 = zext i1 %249 to i8, !dbg !8945
  store i8 %250, ptr %_279, align 1, !dbg !8945
  %251 = load i8, ptr %_279, align 1, !dbg !8945, !range !1598, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !8945
  %_282 = zext i1 %252 to i64, !dbg !8945
  %253 = icmp eq i64 %_282, 0, !dbg !8945
  br i1 %253, label %bb216, label %bb215, !dbg !8945

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8979
  %255 = zext i1 %254 to i8, !dbg !8979
  store i8 %255, ptr %0, align 1, !dbg !8979
  br label %bb351, !dbg !8979

bb214:                                            ; No predecessors!
  unreachable, !dbg !8945

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8980
  %257 = zext i1 %256 to i8, !dbg !8980
  store i8 %257, ptr %0, align 1, !dbg !8980
  br label %bb351, !dbg !8980

bb219:                                            ; No predecessors!
  unreachable, !dbg !8944

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_310 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h49744716ddd74a4eE"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_310, label %bb236, label %bb247, !dbg !8940

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_295 = trunc i8 %258 to i1, !dbg !8941
  %_294 = xor i1 %_295, true, !dbg !8942
  br i1 %_294, label %bb224, label %bb229, !dbg !8942

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b29a9e0ba0a5a3a968cb5fc73446f47c, i64 7) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_304) #8, !dbg !8944
  %260 = zext i1 %259 to i8, !dbg !8944
  store i8 %260, ptr %_303, align 1, !dbg !8944
  %261 = load i8, ptr %_303, align 1, !dbg !8944, !range !1598, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !8944
  %_306 = zext i1 %262 to i64, !dbg !8944
  %263 = icmp eq i64 %_306, 0, !dbg !8944
  br i1 %263, label %bb234, label %bb233, !dbg !8944

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_297) #8, !dbg !8945
  %265 = zext i1 %264 to i8, !dbg !8945
  store i8 %265, ptr %_296, align 1, !dbg !8945
  %266 = load i8, ptr %_296, align 1, !dbg !8945, !range !1598, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !8945
  %_299 = zext i1 %267 to i64, !dbg !8945
  %268 = icmp eq i64 %_299, 0, !dbg !8945
  br i1 %268, label %bb229, label %bb228, !dbg !8945

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8981
  %270 = zext i1 %269 to i8, !dbg !8981
  store i8 %270, ptr %0, align 1, !dbg !8981
  br label %bb351, !dbg !8981

bb227:                                            ; No predecessors!
  unreachable, !dbg !8945

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8982
  %272 = zext i1 %271 to i8, !dbg !8982
  store i8 %272, ptr %0, align 1, !dbg !8982
  br label %bb351, !dbg !8982

bb232:                                            ; No predecessors!
  unreachable, !dbg !8944

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_327 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hb8a943a2aa6d4359E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_327, label %bb249, label %bb260, !dbg !8940

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_312 = trunc i8 %273 to i1, !dbg !8941
  %_311 = xor i1 %_312, true, !dbg !8942
  br i1 %_311, label %bb237, label %bb242, !dbg !8942

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_321 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_ffe492554e9cc9fdab50632620c3e928, i64 10) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_321) #8, !dbg !8944
  %275 = zext i1 %274 to i8, !dbg !8944
  store i8 %275, ptr %_320, align 1, !dbg !8944
  %276 = load i8, ptr %_320, align 1, !dbg !8944, !range !1598, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !8944
  %_323 = zext i1 %277 to i64, !dbg !8944
  %278 = icmp eq i64 %_323, 0, !dbg !8944
  br i1 %278, label %bb247, label %bb246, !dbg !8944

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_314 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_314) #8, !dbg !8945
  %280 = zext i1 %279 to i8, !dbg !8945
  store i8 %280, ptr %_313, align 1, !dbg !8945
  %281 = load i8, ptr %_313, align 1, !dbg !8945, !range !1598, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !8945
  %_316 = zext i1 %282 to i64, !dbg !8945
  %283 = icmp eq i64 %_316, 0, !dbg !8945
  br i1 %283, label %bb242, label %bb241, !dbg !8945

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8983
  %285 = zext i1 %284 to i8, !dbg !8983
  store i8 %285, ptr %0, align 1, !dbg !8983
  br label %bb351, !dbg !8983

bb240:                                            ; No predecessors!
  unreachable, !dbg !8945

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8984
  %287 = zext i1 %286 to i8, !dbg !8984
  store i8 %287, ptr %0, align 1, !dbg !8984
  br label %bb351, !dbg !8984

bb245:                                            ; No predecessors!
  unreachable, !dbg !8944

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_344 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h48148e20aeceba12E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_344, label %bb262, label %bb273, !dbg !8940

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_329 = trunc i8 %288 to i1, !dbg !8941
  %_328 = xor i1 %_329, true, !dbg !8942
  br i1 %_328, label %bb250, label %bb255, !dbg !8942

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_338 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_aaf74ce7bb5b4149d681ebbb7a3dd816, i64 36) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_338) #8, !dbg !8944
  %290 = zext i1 %289 to i8, !dbg !8944
  store i8 %290, ptr %_337, align 1, !dbg !8944
  %291 = load i8, ptr %_337, align 1, !dbg !8944, !range !1598, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !8944
  %_340 = zext i1 %292 to i64, !dbg !8944
  %293 = icmp eq i64 %_340, 0, !dbg !8944
  br i1 %293, label %bb260, label %bb259, !dbg !8944

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_331 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_331) #8, !dbg !8945
  %295 = zext i1 %294 to i8, !dbg !8945
  store i8 %295, ptr %_330, align 1, !dbg !8945
  %296 = load i8, ptr %_330, align 1, !dbg !8945, !range !1598, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !8945
  %_333 = zext i1 %297 to i64, !dbg !8945
  %298 = icmp eq i64 %_333, 0, !dbg !8945
  br i1 %298, label %bb255, label %bb254, !dbg !8945

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8985
  %300 = zext i1 %299 to i8, !dbg !8985
  store i8 %300, ptr %0, align 1, !dbg !8985
  br label %bb351, !dbg !8985

bb253:                                            ; No predecessors!
  unreachable, !dbg !8945

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8986
  %302 = zext i1 %301 to i8, !dbg !8986
  store i8 %302, ptr %0, align 1, !dbg !8986
  br label %bb351, !dbg !8986

bb258:                                            ; No predecessors!
  unreachable, !dbg !8944

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_361 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbf16ab5dec60df48E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_361, label %bb275, label %bb286, !dbg !8940

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_346 = trunc i8 %303 to i1, !dbg !8941
  %_345 = xor i1 %_346, true, !dbg !8942
  br i1 %_345, label %bb263, label %bb268, !dbg !8942

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_355 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_8d656e25c8d3487fc31fd3a95c9ea138, i64 33) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_355) #8, !dbg !8944
  %305 = zext i1 %304 to i8, !dbg !8944
  store i8 %305, ptr %_354, align 1, !dbg !8944
  %306 = load i8, ptr %_354, align 1, !dbg !8944, !range !1598, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !8944
  %_357 = zext i1 %307 to i64, !dbg !8944
  %308 = icmp eq i64 %_357, 0, !dbg !8944
  br i1 %308, label %bb273, label %bb272, !dbg !8944

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_348) #8, !dbg !8945
  %310 = zext i1 %309 to i8, !dbg !8945
  store i8 %310, ptr %_347, align 1, !dbg !8945
  %311 = load i8, ptr %_347, align 1, !dbg !8945, !range !1598, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !8945
  %_350 = zext i1 %312 to i64, !dbg !8945
  %313 = icmp eq i64 %_350, 0, !dbg !8945
  br i1 %313, label %bb268, label %bb267, !dbg !8945

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8987
  %315 = zext i1 %314 to i8, !dbg !8987
  store i8 %315, ptr %0, align 1, !dbg !8987
  br label %bb351, !dbg !8987

bb266:                                            ; No predecessors!
  unreachable, !dbg !8945

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8988
  %317 = zext i1 %316 to i8, !dbg !8988
  store i8 %317, ptr %0, align 1, !dbg !8988
  br label %bb351, !dbg !8988

bb271:                                            ; No predecessors!
  unreachable, !dbg !8944

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_378 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h145769204f7ec873E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_378, label %bb288, label %bb299, !dbg !8940

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_363 = trunc i8 %318 to i1, !dbg !8941
  %_362 = xor i1 %_363, true, !dbg !8942
  br i1 %_362, label %bb276, label %bb281, !dbg !8942

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_372 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e6d3f3d637def6a0a943537dda016385, i64 19) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_372) #8, !dbg !8944
  %320 = zext i1 %319 to i8, !dbg !8944
  store i8 %320, ptr %_371, align 1, !dbg !8944
  %321 = load i8, ptr %_371, align 1, !dbg !8944, !range !1598, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !8944
  %_374 = zext i1 %322 to i64, !dbg !8944
  %323 = icmp eq i64 %_374, 0, !dbg !8944
  br i1 %323, label %bb286, label %bb285, !dbg !8944

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_365 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_365) #8, !dbg !8945
  %325 = zext i1 %324 to i8, !dbg !8945
  store i8 %325, ptr %_364, align 1, !dbg !8945
  %326 = load i8, ptr %_364, align 1, !dbg !8945, !range !1598, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !8945
  %_367 = zext i1 %327 to i64, !dbg !8945
  %328 = icmp eq i64 %_367, 0, !dbg !8945
  br i1 %328, label %bb281, label %bb280, !dbg !8945

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8989
  %330 = zext i1 %329 to i8, !dbg !8989
  store i8 %330, ptr %0, align 1, !dbg !8989
  br label %bb351, !dbg !8989

bb279:                                            ; No predecessors!
  unreachable, !dbg !8945

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8990
  %332 = zext i1 %331 to i8, !dbg !8990
  store i8 %332, ptr %0, align 1, !dbg !8990
  br label %bb351, !dbg !8990

bb284:                                            ; No predecessors!
  unreachable, !dbg !8944

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_395 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h96a96a164f224659E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_395, label %bb301, label %bb312, !dbg !8940

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_380 = trunc i8 %333 to i1, !dbg !8941
  %_379 = xor i1 %_380, true, !dbg !8942
  br i1 %_379, label %bb289, label %bb294, !dbg !8942

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_389 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_415c12dfc87d0538d50af934e840c4cd, i64 14) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_389) #8, !dbg !8944
  %335 = zext i1 %334 to i8, !dbg !8944
  store i8 %335, ptr %_388, align 1, !dbg !8944
  %336 = load i8, ptr %_388, align 1, !dbg !8944, !range !1598, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !8944
  %_391 = zext i1 %337 to i64, !dbg !8944
  %338 = icmp eq i64 %_391, 0, !dbg !8944
  br i1 %338, label %bb299, label %bb298, !dbg !8944

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_382 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_382) #8, !dbg !8945
  %340 = zext i1 %339 to i8, !dbg !8945
  store i8 %340, ptr %_381, align 1, !dbg !8945
  %341 = load i8, ptr %_381, align 1, !dbg !8945, !range !1598, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !8945
  %_384 = zext i1 %342 to i64, !dbg !8945
  %343 = icmp eq i64 %_384, 0, !dbg !8945
  br i1 %343, label %bb294, label %bb293, !dbg !8945

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8991
  %345 = zext i1 %344 to i8, !dbg !8991
  store i8 %345, ptr %0, align 1, !dbg !8991
  br label %bb351, !dbg !8991

bb292:                                            ; No predecessors!
  unreachable, !dbg !8945

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8992
  %347 = zext i1 %346 to i8, !dbg !8992
  store i8 %347, ptr %0, align 1, !dbg !8992
  br label %bb351, !dbg !8992

bb297:                                            ; No predecessors!
  unreachable, !dbg !8944

bb312:                                            ; preds = %bb307, %bb299
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_412 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h28be395fb3c7b165E"(ptr align 8 %self) #8, !dbg !8940
  br i1 %_412, label %bb314, label %bb325, !dbg !8940

bb301:                                            ; preds = %bb299
  %348 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_397 = trunc i8 %348 to i1, !dbg !8941
  %_396 = xor i1 %_397, true, !dbg !8942
  br i1 %_396, label %bb302, label %bb307, !dbg !8942

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_406 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e665aee83dc80f9392ec22d07e68a23a, i64 24) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_406) #8, !dbg !8944
  %350 = zext i1 %349 to i8, !dbg !8944
  store i8 %350, ptr %_405, align 1, !dbg !8944
  %351 = load i8, ptr %_405, align 1, !dbg !8944, !range !1598, !noundef !19
  %352 = trunc i8 %351 to i1, !dbg !8944
  %_408 = zext i1 %352 to i64, !dbg !8944
  %353 = icmp eq i64 %_408, 0, !dbg !8944
  br i1 %353, label %bb312, label %bb311, !dbg !8944

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_399 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_399) #8, !dbg !8945
  %355 = zext i1 %354 to i8, !dbg !8945
  store i8 %355, ptr %_398, align 1, !dbg !8945
  %356 = load i8, ptr %_398, align 1, !dbg !8945, !range !1598, !noundef !19
  %357 = trunc i8 %356 to i1, !dbg !8945
  %_401 = zext i1 %357 to i64, !dbg !8945
  %358 = icmp eq i64 %_401, 0, !dbg !8945
  br i1 %358, label %bb307, label %bb306, !dbg !8945

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8993
  %360 = zext i1 %359 to i8, !dbg !8993
  store i8 %360, ptr %0, align 1, !dbg !8993
  br label %bb351, !dbg !8993

bb305:                                            ; No predecessors!
  unreachable, !dbg !8945

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8994
  %362 = zext i1 %361 to i8, !dbg !8994
  store i8 %362, ptr %0, align 1, !dbg !8994
  br label %bb351, !dbg !8994

bb310:                                            ; No predecessors!
  unreachable, !dbg !8944

bb325:                                            ; preds = %bb320, %bb312
  %_430 = load i64, ptr %self, align 8, !dbg !8995, !noundef !19
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h5e2b2823e30706ecE() #8, !dbg !8996
  store i64 %363, ptr %_434, align 8, !dbg !8996
; call x86_64::registers::control::Cr4Flags::bits
  %_432 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h112edf96958c1b1eE(ptr align 8 %_434) #8, !dbg !8996
  %_431 = xor i64 %_432, -1, !dbg !8997
  %364 = and i64 %_430, %_431, !dbg !8995
  store i64 %364, ptr %extra_bits, align 8, !dbg !8995
  %365 = load i64, ptr %extra_bits, align 8, !dbg !8998, !noundef !19
  %366 = icmp eq i64 %365, 0, !dbg !8998
  br i1 %366, label %bb344, label %bb328, !dbg !8998

bb314:                                            ; preds = %bb312
  %367 = load i8, ptr %first, align 1, !dbg !8941, !range !1598, !noundef !19
  %_414 = trunc i8 %367 to i1, !dbg !8941
  %_413 = xor i1 %_414, true, !dbg !8942
  br i1 %_413, label %bb315, label %bb320, !dbg !8942

bb320:                                            ; preds = %bb315, %bb314
  store i8 0, ptr %first, align 1, !dbg !8943
; call core::fmt::Formatter::write_str
  %_423 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_ce12a56a0a269f697e78565cca905d6c, i64 25) #8, !dbg !8944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_423) #8, !dbg !8944
  %369 = zext i1 %368 to i8, !dbg !8944
  store i8 %369, ptr %_422, align 1, !dbg !8944
  %370 = load i8, ptr %_422, align 1, !dbg !8944, !range !1598, !noundef !19
  %371 = trunc i8 %370 to i1, !dbg !8944
  %_425 = zext i1 %371 to i64, !dbg !8944
  %372 = icmp eq i64 %_425, 0, !dbg !8944
  br i1 %372, label %bb325, label %bb324, !dbg !8944

bb315:                                            ; preds = %bb314
; call core::fmt::Formatter::write_str
  %_416 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !8945
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_416) #8, !dbg !8945
  %374 = zext i1 %373 to i8, !dbg !8945
  store i8 %374, ptr %_415, align 1, !dbg !8945
  %375 = load i8, ptr %_415, align 1, !dbg !8945, !range !1598, !noundef !19
  %376 = trunc i8 %375 to i1, !dbg !8945
  %_418 = zext i1 %376 to i64, !dbg !8945
  %377 = icmp eq i64 %_418, 0, !dbg !8945
  br i1 %377, label %bb320, label %bb319, !dbg !8945

bb319:                                            ; preds = %bb315
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !8999
  %379 = zext i1 %378 to i8, !dbg !8999
  store i8 %379, ptr %0, align 1, !dbg !8999
  br label %bb351, !dbg !8999

bb318:                                            ; No predecessors!
  unreachable, !dbg !8945

bb324:                                            ; preds = %bb320
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !9000
  %381 = zext i1 %380 to i8, !dbg !9000
  store i8 %381, ptr %0, align 1, !dbg !9000
  br label %bb351, !dbg !9000

bb323:                                            ; No predecessors!
  unreachable, !dbg !8944

bb344:                                            ; preds = %bb337, %bb325
  %382 = load i8, ptr %first, align 1, !dbg !9001, !range !1598, !noundef !19
  %_458 = trunc i8 %382 to i1, !dbg !9001
  br i1 %_458, label %bb345, label %bb350, !dbg !9001

bb328:                                            ; preds = %bb325
  %383 = load i8, ptr %first, align 1, !dbg !9002, !range !1598, !noundef !19
  %_436 = trunc i8 %383 to i1, !dbg !9002
  %_435 = xor i1 %_436, true, !dbg !9003
  br i1 %_435, label %bb329, label %bb334, !dbg !9003

bb334:                                            ; preds = %bb329, %bb328
  store i8 0, ptr %first, align 1, !dbg !9004
; call core::fmt::Formatter::write_str
  %_445 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !9005
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_445) #8, !dbg !9005
  %385 = zext i1 %384 to i8, !dbg !9005
  store i8 %385, ptr %_444, align 1, !dbg !9005
  %386 = load i8, ptr %_444, align 1, !dbg !9005, !range !1598, !noundef !19
  %387 = trunc i8 %386 to i1, !dbg !9005
  %_447 = zext i1 %387 to i64, !dbg !9005
  %388 = icmp eq i64 %_447, 0, !dbg !9005
  br i1 %388, label %bb337, label %bb339, !dbg !9005

bb329:                                            ; preds = %bb328
; call core::fmt::Formatter::write_str
  %_438 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9006
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_438) #8, !dbg !9006
  %390 = zext i1 %389 to i8, !dbg !9006
  store i8 %390, ptr %_437, align 1, !dbg !9006
  %391 = load i8, ptr %_437, align 1, !dbg !9006, !range !1598, !noundef !19
  %392 = trunc i8 %391 to i1, !dbg !9006
  %_440 = zext i1 %392 to i64, !dbg !9006
  %393 = icmp eq i64 %_440, 0, !dbg !9006
  br i1 %393, label %bb334, label %bb333, !dbg !9006

bb333:                                            ; preds = %bb329
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !9007
  %395 = zext i1 %394 to i8, !dbg !9007
  store i8 %395, ptr %0, align 1, !dbg !9007
  br label %bb351, !dbg !9007

bb332:                                            ; No predecessors!
  unreachable, !dbg !9006

bb337:                                            ; preds = %bb334
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_452 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9008
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_452) #8, !dbg !9008
  %397 = zext i1 %396 to i8, !dbg !9008
  store i8 %397, ptr %_451, align 1, !dbg !9008
  %398 = load i8, ptr %_451, align 1, !dbg !9008, !range !1598, !noundef !19
  %399 = trunc i8 %398 to i1, !dbg !9008
  %_454 = zext i1 %399 to i64, !dbg !9008
  %400 = icmp eq i64 %_454, 0, !dbg !9008
  br i1 %400, label %bb344, label %bb343, !dbg !9008

bb339:                                            ; preds = %bb334
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !9009
  %402 = zext i1 %401 to i8, !dbg !9009
  store i8 %402, ptr %0, align 1, !dbg !9009
  br label %bb351, !dbg !9009

bb338:                                            ; No predecessors!
  unreachable, !dbg !9005

bb343:                                            ; preds = %bb337
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !9010
  %404 = zext i1 %403 to i8, !dbg !9010
  store i8 %404, ptr %0, align 1, !dbg !9010
  br label %bb351, !dbg !9010

bb342:                                            ; No predecessors!
  unreachable, !dbg !9008

bb350:                                            ; preds = %bb345, %bb344
  store i8 0, ptr %0, align 1, !dbg !9011
  br label %bb351, !dbg !8947

bb345:                                            ; preds = %bb344
; call core::fmt::Formatter::write_str
  %_460 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_460) #8, !dbg !9012
  %406 = zext i1 %405 to i8, !dbg !9012
  store i8 %406, ptr %_459, align 1, !dbg !9012
  %407 = load i8, ptr %_459, align 1, !dbg !9012, !range !1598, !noundef !19
  %408 = trunc i8 %407 to i1, !dbg !9012
  %_462 = zext i1 %408 to i64, !dbg !9012
  %409 = icmp eq i64 %_462, 0, !dbg !9012
  br i1 %409, label %bb350, label %bb349, !dbg !9012

bb349:                                            ; preds = %bb345
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_12e786641fd055c2b9b432f02729f70b) #8, !dbg !9013
  %411 = zext i1 %410 to i8, !dbg !9013
  store i8 %411, ptr %0, align 1, !dbg !9013
  br label %bb351, !dbg !9013

bb348:                                            ; No predecessors!
  unreachable, !dbg !9012
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h23c90099c6ee3508E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9014 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9017, metadata !DIExpression()), !dbg !9019
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9018, metadata !DIExpression()), !dbg !9020
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9021
  ret i1 %0, !dbg !9022
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbe09a8f4af3c94c1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9023 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9026, metadata !DIExpression()), !dbg !9028
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9027, metadata !DIExpression()), !dbg !9029
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9030
  ret i1 %0, !dbg !9031
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1819247240c4a49fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9035, metadata !DIExpression()), !dbg !9037
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9036, metadata !DIExpression()), !dbg !9038
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9039
  ret i1 %0, !dbg !9040
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3c95ab370518b7ecE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9041 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9044, metadata !DIExpression()), !dbg !9046
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9045, metadata !DIExpression()), !dbg !9047
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9048
  ret i1 %0, !dbg !9049
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h5e2b2823e30706ecE() unnamed_addr #0 !dbg !9050 {
start:
  ret i64 33521663, !dbg !9053
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h112edf96958c1b1eE(ptr align 8 %self) unnamed_addr #0 !dbg !9054 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9058, metadata !DIExpression()), !dbg !9059
  %0 = load i64, ptr %self, align 8, !dbg !9060, !noundef !19
  ret i64 %0, !dbg !9061
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57ec7424b994c13aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9062 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9068, metadata !DIExpression()), !dbg !9070
  br i1 false, label %bb1, label %bb2, !dbg !9070

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9070, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !9070
  %1 = icmp eq i64 %_3, 1, !dbg !9070
  %2 = zext i1 %1 to i8, !dbg !9070
  store i8 %2, ptr %0, align 1, !dbg !9070
  br label %bb3, !dbg !9070

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9070
  br label %bb3, !dbg !9070

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9071, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9071
  ret i1 %4, !dbg !9071
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17ha31b15c6916e5465E"(ptr align 8 %self) unnamed_addr #0 !dbg !9072 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9074, metadata !DIExpression()), !dbg !9076
  br i1 false, label %bb1, label %bb2, !dbg !9076

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9076, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !9076
  %1 = icmp eq i64 %_3, 2, !dbg !9076
  %2 = zext i1 %1 to i8, !dbg !9076
  store i8 %2, ptr %0, align 1, !dbg !9076
  br label %bb3, !dbg !9076

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9076
  br label %bb3, !dbg !9076

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9077, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9077
  ret i1 %4, !dbg !9077
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h996512db8be197faE"(ptr align 8 %self) unnamed_addr #0 !dbg !9078 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9080, metadata !DIExpression()), !dbg !9082
  br i1 false, label %bb1, label %bb2, !dbg !9082

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9082, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !9082
  %1 = icmp eq i64 %_3, 4, !dbg !9082
  %2 = zext i1 %1 to i8, !dbg !9082
  store i8 %2, ptr %0, align 1, !dbg !9082
  br label %bb3, !dbg !9082

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9082
  br label %bb3, !dbg !9082

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9083, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9083
  ret i1 %4, !dbg !9083
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hd8b3ecf363c9c77dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9086, metadata !DIExpression()), !dbg !9088
  br i1 false, label %bb1, label %bb2, !dbg !9088

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9088, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !9088
  %1 = icmp eq i64 %_3, 8, !dbg !9088
  %2 = zext i1 %1 to i8, !dbg !9088
  store i8 %2, ptr %0, align 1, !dbg !9088
  br label %bb3, !dbg !9088

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9088
  br label %bb3, !dbg !9088

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9089, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9089
  ret i1 %4, !dbg !9089
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5c4cfd1aae3311d9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9090 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9092, metadata !DIExpression()), !dbg !9094
  br i1 false, label %bb1, label %bb2, !dbg !9094

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9094, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !9094
  %1 = icmp eq i64 %_3, 16, !dbg !9094
  %2 = zext i1 %1 to i8, !dbg !9094
  store i8 %2, ptr %0, align 1, !dbg !9094
  br label %bb3, !dbg !9094

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9094
  br label %bb3, !dbg !9094

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9095, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9095
  ret i1 %4, !dbg !9095
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h767c478abd8a4f70E"(ptr align 8 %self) unnamed_addr #0 !dbg !9096 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9098, metadata !DIExpression()), !dbg !9100
  br i1 false, label %bb1, label %bb2, !dbg !9100

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9100, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !9100
  %1 = icmp eq i64 %_3, 32, !dbg !9100
  %2 = zext i1 %1 to i8, !dbg !9100
  store i8 %2, ptr %0, align 1, !dbg !9100
  br label %bb3, !dbg !9100

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9100
  br label %bb3, !dbg !9100

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9101, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9101
  ret i1 %4, !dbg !9101
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h33b8c375eca2e115E"(ptr align 8 %self) unnamed_addr #0 !dbg !9102 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9104, metadata !DIExpression()), !dbg !9106
  br i1 false, label %bb1, label %bb2, !dbg !9106

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9106, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !9106
  %1 = icmp eq i64 %_3, 64, !dbg !9106
  %2 = zext i1 %1 to i8, !dbg !9106
  store i8 %2, ptr %0, align 1, !dbg !9106
  br label %bb3, !dbg !9106

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9106
  br label %bb3, !dbg !9106

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9107, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9107
  ret i1 %4, !dbg !9107
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h7a4690c5bf1b412aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9108 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9110, metadata !DIExpression()), !dbg !9112
  br i1 false, label %bb1, label %bb2, !dbg !9112

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9112, !noundef !19
  %_3 = and i64 %_4, 128, !dbg !9112
  %1 = icmp eq i64 %_3, 128, !dbg !9112
  %2 = zext i1 %1 to i8, !dbg !9112
  store i8 %2, ptr %0, align 1, !dbg !9112
  br label %bb3, !dbg !9112

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9112
  br label %bb3, !dbg !9112

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9113, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9113
  ret i1 %4, !dbg !9113
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h84585b827aed544dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9114 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9116, metadata !DIExpression()), !dbg !9118
  br i1 false, label %bb1, label %bb2, !dbg !9118

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9118, !noundef !19
  %_3 = and i64 %_4, 256, !dbg !9118
  %1 = icmp eq i64 %_3, 256, !dbg !9118
  %2 = zext i1 %1 to i8, !dbg !9118
  store i8 %2, ptr %0, align 1, !dbg !9118
  br label %bb3, !dbg !9118

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9118
  br label %bb3, !dbg !9118

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9119, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9119
  ret i1 %4, !dbg !9119
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h2831699a1065cb24E"(ptr align 8 %self) unnamed_addr #0 !dbg !9120 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9122, metadata !DIExpression()), !dbg !9124
  br i1 false, label %bb1, label %bb2, !dbg !9124

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9124, !noundef !19
  %_3 = and i64 %_4, 512, !dbg !9124
  %1 = icmp eq i64 %_3, 512, !dbg !9124
  %2 = zext i1 %1 to i8, !dbg !9124
  store i8 %2, ptr %0, align 1, !dbg !9124
  br label %bb3, !dbg !9124

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9124
  br label %bb3, !dbg !9124

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9125, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9125
  ret i1 %4, !dbg !9125
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h04085dc514aee620E"(ptr align 8 %self) unnamed_addr #0 !dbg !9126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9128, metadata !DIExpression()), !dbg !9130
  br i1 false, label %bb1, label %bb2, !dbg !9130

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9130, !noundef !19
  %_3 = and i64 %_4, 1024, !dbg !9130
  %1 = icmp eq i64 %_3, 1024, !dbg !9130
  %2 = zext i1 %1 to i8, !dbg !9130
  store i8 %2, ptr %0, align 1, !dbg !9130
  br label %bb3, !dbg !9130

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9130
  br label %bb3, !dbg !9130

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9131, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9131
  ret i1 %4, !dbg !9131
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hd7c1658e62b6fcc3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9132 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9134, metadata !DIExpression()), !dbg !9136
  br i1 false, label %bb1, label %bb2, !dbg !9136

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9136, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !9136
  %1 = icmp eq i64 %_3, 2048, !dbg !9136
  %2 = zext i1 %1 to i8, !dbg !9136
  store i8 %2, ptr %0, align 1, !dbg !9136
  br label %bb3, !dbg !9136

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9136
  br label %bb3, !dbg !9136

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9137, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9137
  ret i1 %4, !dbg !9137
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h99f2b763c2e24841E"(ptr align 8 %self) unnamed_addr #0 !dbg !9138 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9140, metadata !DIExpression()), !dbg !9142
  br i1 false, label %bb1, label %bb2, !dbg !9142

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9142, !noundef !19
  %_3 = and i64 %_4, 4096, !dbg !9142
  %1 = icmp eq i64 %_3, 4096, !dbg !9142
  %2 = zext i1 %1 to i8, !dbg !9142
  store i8 %2, ptr %0, align 1, !dbg !9142
  br label %bb3, !dbg !9142

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9142
  br label %bb3, !dbg !9142

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9143, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9143
  ret i1 %4, !dbg !9143
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he9df14a1ed767078E"(ptr align 8 %self) unnamed_addr #0 !dbg !9144 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9146, metadata !DIExpression()), !dbg !9148
  br i1 false, label %bb1, label %bb2, !dbg !9148

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9148, !noundef !19
  %_3 = and i64 %_4, 8192, !dbg !9148
  %1 = icmp eq i64 %_3, 8192, !dbg !9148
  %2 = zext i1 %1 to i8, !dbg !9148
  store i8 %2, ptr %0, align 1, !dbg !9148
  br label %bb3, !dbg !9148

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9148
  br label %bb3, !dbg !9148

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9149, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9149
  ret i1 %4, !dbg !9149
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha25f989391fcc758E"(ptr align 8 %self) unnamed_addr #0 !dbg !9150 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9152, metadata !DIExpression()), !dbg !9154
  br i1 false, label %bb1, label %bb2, !dbg !9154

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9154, !noundef !19
  %_3 = and i64 %_4, 16384, !dbg !9154
  %1 = icmp eq i64 %_3, 16384, !dbg !9154
  %2 = zext i1 %1 to i8, !dbg !9154
  store i8 %2, ptr %0, align 1, !dbg !9154
  br label %bb3, !dbg !9154

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9154
  br label %bb3, !dbg !9154

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9155, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9155
  ret i1 %4, !dbg !9155
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h65cc840b7e686fb3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9156 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9158, metadata !DIExpression()), !dbg !9160
  br i1 false, label %bb1, label %bb2, !dbg !9160

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9160, !noundef !19
  %_3 = and i64 %_4, 65536, !dbg !9160
  %1 = icmp eq i64 %_3, 65536, !dbg !9160
  %2 = zext i1 %1 to i8, !dbg !9160
  store i8 %2, ptr %0, align 1, !dbg !9160
  br label %bb3, !dbg !9160

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9160
  br label %bb3, !dbg !9160

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9161, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9161
  ret i1 %4, !dbg !9161
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h0b0a808c03b759bbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9162 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9164, metadata !DIExpression()), !dbg !9166
  br i1 false, label %bb1, label %bb2, !dbg !9166

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9166, !noundef !19
  %_3 = and i64 %_4, 131072, !dbg !9166
  %1 = icmp eq i64 %_3, 131072, !dbg !9166
  %2 = zext i1 %1 to i8, !dbg !9166
  store i8 %2, ptr %0, align 1, !dbg !9166
  br label %bb3, !dbg !9166

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9166
  br label %bb3, !dbg !9166

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9167, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9167
  ret i1 %4, !dbg !9167
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h758eaa4d6c366fc8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9168 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9170, metadata !DIExpression()), !dbg !9172
  br i1 false, label %bb1, label %bb2, !dbg !9172

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9172, !noundef !19
  %_3 = and i64 %_4, 262144, !dbg !9172
  %1 = icmp eq i64 %_3, 262144, !dbg !9172
  %2 = zext i1 %1 to i8, !dbg !9172
  store i8 %2, ptr %0, align 1, !dbg !9172
  br label %bb3, !dbg !9172

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9172
  br label %bb3, !dbg !9172

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9173, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9173
  ret i1 %4, !dbg !9173
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h49744716ddd74a4eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9174 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9176, metadata !DIExpression()), !dbg !9178
  br i1 false, label %bb1, label %bb2, !dbg !9178

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9178, !noundef !19
  %_3 = and i64 %_4, 524288, !dbg !9178
  %1 = icmp eq i64 %_3, 524288, !dbg !9178
  %2 = zext i1 %1 to i8, !dbg !9178
  store i8 %2, ptr %0, align 1, !dbg !9178
  br label %bb3, !dbg !9178

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9178
  br label %bb3, !dbg !9178

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9179, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9179
  ret i1 %4, !dbg !9179
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hb8a943a2aa6d4359E"(ptr align 8 %self) unnamed_addr #0 !dbg !9180 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9182, metadata !DIExpression()), !dbg !9184
  br i1 false, label %bb1, label %bb2, !dbg !9184

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9184, !noundef !19
  %_3 = and i64 %_4, 1048576, !dbg !9184
  %1 = icmp eq i64 %_3, 1048576, !dbg !9184
  %2 = zext i1 %1 to i8, !dbg !9184
  store i8 %2, ptr %0, align 1, !dbg !9184
  br label %bb3, !dbg !9184

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9184
  br label %bb3, !dbg !9184

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9185, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9185
  ret i1 %4, !dbg !9185
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h48148e20aeceba12E"(ptr align 8 %self) unnamed_addr #0 !dbg !9186 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9188, metadata !DIExpression()), !dbg !9190
  br i1 false, label %bb1, label %bb2, !dbg !9190

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9190, !noundef !19
  %_3 = and i64 %_4, 2097152, !dbg !9190
  %1 = icmp eq i64 %_3, 2097152, !dbg !9190
  %2 = zext i1 %1 to i8, !dbg !9190
  store i8 %2, ptr %0, align 1, !dbg !9190
  br label %bb3, !dbg !9190

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9190
  br label %bb3, !dbg !9190

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9191, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9191
  ret i1 %4, !dbg !9191
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbf16ab5dec60df48E"(ptr align 8 %self) unnamed_addr #0 !dbg !9192 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9194, metadata !DIExpression()), !dbg !9196
  br i1 false, label %bb1, label %bb2, !dbg !9196

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9196, !noundef !19
  %_3 = and i64 %_4, 4194304, !dbg !9196
  %1 = icmp eq i64 %_3, 4194304, !dbg !9196
  %2 = zext i1 %1 to i8, !dbg !9196
  store i8 %2, ptr %0, align 1, !dbg !9196
  br label %bb3, !dbg !9196

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9196
  br label %bb3, !dbg !9196

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9197, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9197
  ret i1 %4, !dbg !9197
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h145769204f7ec873E"(ptr align 8 %self) unnamed_addr #0 !dbg !9198 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9200, metadata !DIExpression()), !dbg !9202
  br i1 false, label %bb1, label %bb2, !dbg !9202

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9202, !noundef !19
  %_3 = and i64 %_4, 4194304, !dbg !9202
  %1 = icmp eq i64 %_3, 4194304, !dbg !9202
  %2 = zext i1 %1 to i8, !dbg !9202
  store i8 %2, ptr %0, align 1, !dbg !9202
  br label %bb3, !dbg !9202

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9202
  br label %bb3, !dbg !9202

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9203, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9203
  ret i1 %4, !dbg !9203
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h96a96a164f224659E"(ptr align 8 %self) unnamed_addr #0 !dbg !9204 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9206, metadata !DIExpression()), !dbg !9208
  br i1 false, label %bb1, label %bb2, !dbg !9208

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9208, !noundef !19
  %_3 = and i64 %_4, 8388608, !dbg !9208
  %1 = icmp eq i64 %_3, 8388608, !dbg !9208
  %2 = zext i1 %1 to i8, !dbg !9208
  store i8 %2, ptr %0, align 1, !dbg !9208
  br label %bb3, !dbg !9208

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9208
  br label %bb3, !dbg !9208

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9209, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9209
  ret i1 %4, !dbg !9209
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h28be395fb3c7b165E"(ptr align 8 %self) unnamed_addr #0 !dbg !9210 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9212, metadata !DIExpression()), !dbg !9214
  br i1 false, label %bb1, label %bb2, !dbg !9214

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9214, !noundef !19
  %_3 = and i64 %_4, 16777216, !dbg !9214
  %1 = icmp eq i64 %_3, 16777216, !dbg !9214
  %2 = zext i1 %1 to i8, !dbg !9214
  store i8 %2, ptr %0, align 1, !dbg !9214
  br label %bb3, !dbg !9214

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9214
  br label %bb3, !dbg !9214

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9215, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9215
  ret i1 %4, !dbg !9215
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h96f77b576d30610bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9216 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9223, metadata !DIExpression()), !dbg !9225
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9224, metadata !DIExpression()), !dbg !9225
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_630ecc1103de9eb40fca4bf59ddaac65, i64 3) #8, !dbg !9225
  ret i1 %0, !dbg !9226
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fc02c0de88133b0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9227 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9234, metadata !DIExpression()), !dbg !9236
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9235, metadata !DIExpression()), !dbg !9236
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_180b9a433bcb372673a3c6fcf39d692a, i64 3) #8, !dbg !9236
  ret i1 %0, !dbg !9237
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h14e73bf5beec1496E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9238 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9245, metadata !DIExpression()), !dbg !9247
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9246, metadata !DIExpression()), !dbg !9247
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1648a19d1a2fd4e15af70fc499aa5d23, i64 3) #8, !dbg !9247
  ret i1 %0, !dbg !9248
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa8852641978af6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9249 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9256, metadata !DIExpression()), !dbg !9258
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9257, metadata !DIExpression()), !dbg !9258
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e26f0ffaedaeefda105914e377088cb8, i64 3) #8, !dbg !9258
  ret i1 %0, !dbg !9259
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h633cbb02f893ee5dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9260 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9266, metadata !DIExpression()), !dbg !9268
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9267, metadata !DIExpression()), !dbg !9268
  %0 = load i8, ptr %self, align 1, !dbg !9268, !range !3173, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !9268
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9268

bb2:                                              ; preds = %start
  unreachable, !dbg !9268

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9268
  store ptr @alloc_630ecc1103de9eb40fca4bf59ddaac65, ptr %1, align 8, !dbg !9268
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9268
  store i64 3, ptr %2, align 8, !dbg !9268
  br label %bb6, !dbg !9269

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9268
  store ptr @alloc_180b9a433bcb372673a3c6fcf39d692a, ptr %3, align 8, !dbg !9268
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9268
  store i64 3, ptr %4, align 8, !dbg !9268
  br label %bb6, !dbg !9269

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9268
  store ptr @alloc_1648a19d1a2fd4e15af70fc499aa5d23, ptr %5, align 8, !dbg !9268
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9268
  store i64 3, ptr %6, align 8, !dbg !9268
  br label %bb6, !dbg !9269

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9268
  store ptr @alloc_e26f0ffaedaeefda105914e377088cb8, ptr %7, align 8, !dbg !9268
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9268
  store i64 3, ptr %8, align 8, !dbg !9268
  br label %bb6, !dbg !9269

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9268
  %10 = load ptr, ptr %9, align 8, !dbg !9268, !nonnull !19, !align !1571, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9268
  %12 = load i64, ptr %11, align 8, !dbg !9268, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9268
  ret i1 %13, !dbg !9270
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17haffd42c947939c00E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9271 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9278, metadata !DIExpression()), !dbg !9280
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9279, metadata !DIExpression()), !dbg !9280
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0dea4fef4f6877cdd74920d0de44e2c6, i64 3) #8, !dbg !9280
  ret i1 %0, !dbg !9281
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h17d6d7990c1dd0f4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9282 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_187 = alloca i8, align 1
  %_179 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_162 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9288, metadata !DIExpression()), !dbg !9382
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9289, metadata !DIExpression()), !dbg !9383
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9290, metadata !DIExpression()), !dbg !9384
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9292, metadata !DIExpression()), !dbg !9385
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9294, metadata !DIExpression()), !dbg !9386
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9296, metadata !DIExpression()), !dbg !9387
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9298, metadata !DIExpression()), !dbg !9388
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9300, metadata !DIExpression()), !dbg !9389
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9302, metadata !DIExpression()), !dbg !9390
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9304, metadata !DIExpression()), !dbg !9391
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9306, metadata !DIExpression()), !dbg !9392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9308, metadata !DIExpression()), !dbg !9393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9310, metadata !DIExpression()), !dbg !9394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9312, metadata !DIExpression()), !dbg !9395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9314, metadata !DIExpression()), !dbg !9396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9316, metadata !DIExpression()), !dbg !9397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9318, metadata !DIExpression()), !dbg !9398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9320, metadata !DIExpression()), !dbg !9399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9322, metadata !DIExpression()), !dbg !9400
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9324, metadata !DIExpression()), !dbg !9401
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9326, metadata !DIExpression()), !dbg !9402
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9328, metadata !DIExpression()), !dbg !9403
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9330, metadata !DIExpression()), !dbg !9404
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9332, metadata !DIExpression()), !dbg !9405
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9334, metadata !DIExpression()), !dbg !9406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9336, metadata !DIExpression()), !dbg !9407
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9338, metadata !DIExpression()), !dbg !9408
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9340, metadata !DIExpression()), !dbg !9409
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9342, metadata !DIExpression()), !dbg !9410
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9344, metadata !DIExpression()), !dbg !9411
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9346, metadata !DIExpression()), !dbg !9412
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9348, metadata !DIExpression()), !dbg !9413
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9350, metadata !DIExpression()), !dbg !9414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9352, metadata !DIExpression()), !dbg !9415
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9354, metadata !DIExpression()), !dbg !9416
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9356, metadata !DIExpression()), !dbg !9417
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9358, metadata !DIExpression()), !dbg !9418
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9360, metadata !DIExpression()), !dbg !9419
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9362, metadata !DIExpression()), !dbg !9420
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9364, metadata !DIExpression()), !dbg !9421
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9366, metadata !DIExpression()), !dbg !9422
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9368, metadata !DIExpression()), !dbg !9423
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9370, metadata !DIExpression()), !dbg !9424
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9372, metadata !DIExpression()), !dbg !9425
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9374, metadata !DIExpression()), !dbg !9426
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9376, metadata !DIExpression()), !dbg !9427
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9378, metadata !DIExpression()), !dbg !9428
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9380, metadata !DIExpression()), !dbg !9429
  store i8 1, ptr %first, align 1, !dbg !9430
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h7270c3428fd63758E"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_4, label %bb2, label %bb13, !dbg !9431

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_21 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h7356071a42dd076dE"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_21, label %bb15, label %bb26, !dbg !9431

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9432
  %_5 = xor i1 %_6, true, !dbg !9433
  br i1 %_5, label %bb3, label %bb8, !dbg !9433

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5db89859eab1a3c7220e8f03e20546a4, i64 5) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !9435
  %3 = zext i1 %2 to i8, !dbg !9435
  store i8 %3, ptr %_14, align 1, !dbg !9435
  %4 = load i8, ptr %_14, align 1, !dbg !9435, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9435
  %_17 = zext i1 %5 to i64, !dbg !9435
  %6 = icmp eq i64 %_17, 0, !dbg !9435
  br i1 %6, label %bb13, label %bb12, !dbg !9435

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !9436
  %8 = zext i1 %7 to i8, !dbg !9436
  store i8 %8, ptr %_7, align 1, !dbg !9436
  %9 = load i8, ptr %_7, align 1, !dbg !9436, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9436
  %_10 = zext i1 %10 to i64, !dbg !9436
  %11 = icmp eq i64 %_10, 0, !dbg !9436
  br i1 %11, label %bb8, label %bb7, !dbg !9436

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9437
  %13 = zext i1 %12 to i8, !dbg !9437
  store i8 %13, ptr %0, align 1, !dbg !9437
  br label %bb143, !dbg !9437

bb6:                                              ; No predecessors!
  unreachable, !dbg !9436

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9438, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9438
  ret i1 %15, !dbg !9438

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9439
  %17 = zext i1 %16 to i8, !dbg !9439
  store i8 %17, ptr %0, align 1, !dbg !9439
  br label %bb143, !dbg !9439

bb11:                                             ; No predecessors!
  unreachable, !dbg !9435

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_38 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h151943e6b4b60790E"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_38, label %bb28, label %bb39, !dbg !9431

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !9432
  %_22 = xor i1 %_23, true, !dbg !9433
  br i1 %_22, label %bb16, label %bb21, !dbg !9433

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5f218e90be33e0b08a29a2b4a3b4f5f3, i64 5) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !9435
  %20 = zext i1 %19 to i8, !dbg !9435
  store i8 %20, ptr %_31, align 1, !dbg !9435
  %21 = load i8, ptr %_31, align 1, !dbg !9435, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9435
  %_34 = zext i1 %22 to i64, !dbg !9435
  %23 = icmp eq i64 %_34, 0, !dbg !9435
  br i1 %23, label %bb26, label %bb25, !dbg !9435

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !9436
  %25 = zext i1 %24 to i8, !dbg !9436
  store i8 %25, ptr %_24, align 1, !dbg !9436
  %26 = load i8, ptr %_24, align 1, !dbg !9436, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9436
  %_27 = zext i1 %27 to i64, !dbg !9436
  %28 = icmp eq i64 %_27, 0, !dbg !9436
  br i1 %28, label %bb21, label %bb20, !dbg !9436

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9440
  %30 = zext i1 %29 to i8, !dbg !9440
  store i8 %30, ptr %0, align 1, !dbg !9440
  br label %bb143, !dbg !9440

bb19:                                             ; No predecessors!
  unreachable, !dbg !9436

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9441
  %32 = zext i1 %31 to i8, !dbg !9441
  store i8 %32, ptr %0, align 1, !dbg !9441
  br label %bb143, !dbg !9441

bb24:                                             ; No predecessors!
  unreachable, !dbg !9435

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_55 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h578ea45338ec5396E"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_55, label %bb41, label %bb52, !dbg !9431

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !9432
  %_39 = xor i1 %_40, true, !dbg !9433
  br i1 %_39, label %bb29, label %bb34, !dbg !9433

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5923c96a621f6683b34ff7b0958e8b01, i64 5) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !9435
  %35 = zext i1 %34 to i8, !dbg !9435
  store i8 %35, ptr %_48, align 1, !dbg !9435
  %36 = load i8, ptr %_48, align 1, !dbg !9435, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9435
  %_51 = zext i1 %37 to i64, !dbg !9435
  %38 = icmp eq i64 %_51, 0, !dbg !9435
  br i1 %38, label %bb39, label %bb38, !dbg !9435

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !9436
  %40 = zext i1 %39 to i8, !dbg !9436
  store i8 %40, ptr %_41, align 1, !dbg !9436
  %41 = load i8, ptr %_41, align 1, !dbg !9436, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9436
  %_44 = zext i1 %42 to i64, !dbg !9436
  %43 = icmp eq i64 %_44, 0, !dbg !9436
  br i1 %43, label %bb34, label %bb33, !dbg !9436

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9442
  %45 = zext i1 %44 to i8, !dbg !9442
  store i8 %45, ptr %0, align 1, !dbg !9442
  br label %bb143, !dbg !9442

bb32:                                             ; No predecessors!
  unreachable, !dbg !9436

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9443
  %47 = zext i1 %46 to i8, !dbg !9443
  store i8 %47, ptr %0, align 1, !dbg !9443
  br label %bb143, !dbg !9443

bb37:                                             ; No predecessors!
  unreachable, !dbg !9435

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_72 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb368305eb08bdd2cE"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_72, label %bb54, label %bb65, !dbg !9431

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !9432
  %_56 = xor i1 %_57, true, !dbg !9433
  br i1 %_56, label %bb42, label %bb47, !dbg !9433

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bae5145cf773518ec9716e4dcfbf841e, i64 5) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !9435
  %50 = zext i1 %49 to i8, !dbg !9435
  store i8 %50, ptr %_65, align 1, !dbg !9435
  %51 = load i8, ptr %_65, align 1, !dbg !9435, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9435
  %_68 = zext i1 %52 to i64, !dbg !9435
  %53 = icmp eq i64 %_68, 0, !dbg !9435
  br i1 %53, label %bb52, label %bb51, !dbg !9435

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !9436
  %55 = zext i1 %54 to i8, !dbg !9436
  store i8 %55, ptr %_58, align 1, !dbg !9436
  %56 = load i8, ptr %_58, align 1, !dbg !9436, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9436
  %_61 = zext i1 %57 to i64, !dbg !9436
  %58 = icmp eq i64 %_61, 0, !dbg !9436
  br i1 %58, label %bb47, label %bb46, !dbg !9436

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9444
  %60 = zext i1 %59 to i8, !dbg !9444
  store i8 %60, ptr %0, align 1, !dbg !9444
  br label %bb143, !dbg !9444

bb45:                                             ; No predecessors!
  unreachable, !dbg !9436

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9445
  %62 = zext i1 %61 to i8, !dbg !9445
  store i8 %62, ptr %0, align 1, !dbg !9445
  br label %bb143, !dbg !9445

bb50:                                             ; No predecessors!
  unreachable, !dbg !9435

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_89 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h1f7cffafe85090daE"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_89, label %bb67, label %bb78, !dbg !9431

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !9432
  %_73 = xor i1 %_74, true, !dbg !9433
  br i1 %_73, label %bb55, label %bb60, !dbg !9433

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_d1a528cc9e200ab31e61d5f4ab1ee74f, i64 4) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !9435
  %65 = zext i1 %64 to i8, !dbg !9435
  store i8 %65, ptr %_82, align 1, !dbg !9435
  %66 = load i8, ptr %_82, align 1, !dbg !9435, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9435
  %_85 = zext i1 %67 to i64, !dbg !9435
  %68 = icmp eq i64 %_85, 0, !dbg !9435
  br i1 %68, label %bb65, label %bb64, !dbg !9435

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !9436
  %70 = zext i1 %69 to i8, !dbg !9436
  store i8 %70, ptr %_75, align 1, !dbg !9436
  %71 = load i8, ptr %_75, align 1, !dbg !9436, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9436
  %_78 = zext i1 %72 to i64, !dbg !9436
  %73 = icmp eq i64 %_78, 0, !dbg !9436
  br i1 %73, label %bb60, label %bb59, !dbg !9436

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9446
  %75 = zext i1 %74 to i8, !dbg !9446
  store i8 %75, ptr %0, align 1, !dbg !9446
  br label %bb143, !dbg !9446

bb58:                                             ; No predecessors!
  unreachable, !dbg !9436

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9447
  %77 = zext i1 %76 to i8, !dbg !9447
  store i8 %77, ptr %0, align 1, !dbg !9447
  br label %bb143, !dbg !9447

bb63:                                             ; No predecessors!
  unreachable, !dbg !9435

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_106 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hfe68a1da7ce71c5cE"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_106, label %bb80, label %bb91, !dbg !9431

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !9432
  %_90 = xor i1 %_91, true, !dbg !9433
  br i1 %_90, label %bb68, label %bb73, !dbg !9433

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_28696707dfe9b606dc56cf3dabb27e54, i64 15) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !9435
  %80 = zext i1 %79 to i8, !dbg !9435
  store i8 %80, ptr %_99, align 1, !dbg !9435
  %81 = load i8, ptr %_99, align 1, !dbg !9435, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9435
  %_102 = zext i1 %82 to i64, !dbg !9435
  %83 = icmp eq i64 %_102, 0, !dbg !9435
  br i1 %83, label %bb78, label %bb77, !dbg !9435

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !9436
  %85 = zext i1 %84 to i8, !dbg !9436
  store i8 %85, ptr %_92, align 1, !dbg !9436
  %86 = load i8, ptr %_92, align 1, !dbg !9436, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9436
  %_95 = zext i1 %87 to i64, !dbg !9436
  %88 = icmp eq i64 %_95, 0, !dbg !9436
  br i1 %88, label %bb73, label %bb72, !dbg !9436

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9448
  %90 = zext i1 %89 to i8, !dbg !9448
  store i8 %90, ptr %0, align 1, !dbg !9448
  br label %bb143, !dbg !9448

bb71:                                             ; No predecessors!
  unreachable, !dbg !9436

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9449
  %92 = zext i1 %91 to i8, !dbg !9449
  store i8 %92, ptr %0, align 1, !dbg !9449
  br label %bb143, !dbg !9449

bb76:                                             ; No predecessors!
  unreachable, !dbg !9435

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_123 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h65653e9969192f33E"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_123, label %bb93, label %bb104, !dbg !9431

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !9432
  %_107 = xor i1 %_108, true, !dbg !9433
  br i1 %_107, label %bb81, label %bb86, !dbg !9433

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6dcd66adf937b7f3a63566b9ebfb9c31, i64 4) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !9435
  %95 = zext i1 %94 to i8, !dbg !9435
  store i8 %95, ptr %_116, align 1, !dbg !9435
  %96 = load i8, ptr %_116, align 1, !dbg !9435, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9435
  %_119 = zext i1 %97 to i64, !dbg !9435
  %98 = icmp eq i64 %_119, 0, !dbg !9435
  br i1 %98, label %bb91, label %bb90, !dbg !9435

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !9436
  %100 = zext i1 %99 to i8, !dbg !9436
  store i8 %100, ptr %_109, align 1, !dbg !9436
  %101 = load i8, ptr %_109, align 1, !dbg !9436, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9436
  %_112 = zext i1 %102 to i64, !dbg !9436
  %103 = icmp eq i64 %_112, 0, !dbg !9436
  br i1 %103, label %bb86, label %bb85, !dbg !9436

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9450
  %105 = zext i1 %104 to i8, !dbg !9450
  store i8 %105, ptr %0, align 1, !dbg !9450
  br label %bb143, !dbg !9450

bb84:                                             ; No predecessors!
  unreachable, !dbg !9436

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9451
  %107 = zext i1 %106 to i8, !dbg !9451
  store i8 %107, ptr %0, align 1, !dbg !9451
  br label %bb143, !dbg !9451

bb89:                                             ; No predecessors!
  unreachable, !dbg !9435

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_140 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hfa3dfdc602aaac9eE"(ptr align 8 %self) #8, !dbg !9431
  br i1 %_140, label %bb106, label %bb117, !dbg !9431

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !9432
  %_124 = xor i1 %_125, true, !dbg !9433
  br i1 %_124, label %bb94, label %bb99, !dbg !9433

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_94605c869b8737e8a1e553eea9e7ae37, i64 6) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !9435
  %110 = zext i1 %109 to i8, !dbg !9435
  store i8 %110, ptr %_133, align 1, !dbg !9435
  %111 = load i8, ptr %_133, align 1, !dbg !9435, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9435
  %_136 = zext i1 %112 to i64, !dbg !9435
  %113 = icmp eq i64 %_136, 0, !dbg !9435
  br i1 %113, label %bb104, label %bb103, !dbg !9435

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !9436
  %115 = zext i1 %114 to i8, !dbg !9436
  store i8 %115, ptr %_126, align 1, !dbg !9436
  %116 = load i8, ptr %_126, align 1, !dbg !9436, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9436
  %_129 = zext i1 %117 to i64, !dbg !9436
  %118 = icmp eq i64 %_129, 0, !dbg !9436
  br i1 %118, label %bb99, label %bb98, !dbg !9436

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9452
  %120 = zext i1 %119 to i8, !dbg !9452
  store i8 %120, ptr %0, align 1, !dbg !9452
  br label %bb143, !dbg !9452

bb97:                                             ; No predecessors!
  unreachable, !dbg !9436

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9453
  %122 = zext i1 %121 to i8, !dbg !9453
  store i8 %122, ptr %0, align 1, !dbg !9453
  br label %bb143, !dbg !9453

bb102:                                            ; No predecessors!
  unreachable, !dbg !9435

bb117:                                            ; preds = %bb112, %bb104
  %_158 = load i64, ptr %self, align 8, !dbg !9454, !noundef !19
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h2f2770d06b51199cE() #8, !dbg !9455
  store i64 %123, ptr %_162, align 8, !dbg !9455
; call x86_64::registers::debug::Dr6Flags::bits
  %_160 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h495eb254cb059d92E(ptr align 8 %_162) #8, !dbg !9455
  %_159 = xor i64 %_160, -1, !dbg !9456
  %124 = and i64 %_158, %_159, !dbg !9454
  store i64 %124, ptr %extra_bits, align 8, !dbg !9454
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9457, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !9457
  br i1 %126, label %bb136, label %bb120, !dbg !9457

bb106:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !9432, !range !1598, !noundef !19
  %_142 = trunc i8 %127 to i1, !dbg !9432
  %_141 = xor i1 %_142, true, !dbg !9433
  br i1 %_141, label %bb107, label %bb112, !dbg !9433

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9434
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e7702ea49687f8e71848d78125854d60, i64 3) #8, !dbg !9435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !9435
  %129 = zext i1 %128 to i8, !dbg !9435
  store i8 %129, ptr %_150, align 1, !dbg !9435
  %130 = load i8, ptr %_150, align 1, !dbg !9435, !range !1598, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !9435
  %_153 = zext i1 %131 to i64, !dbg !9435
  %132 = icmp eq i64 %_153, 0, !dbg !9435
  br i1 %132, label %bb117, label %bb116, !dbg !9435

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !9436
  %134 = zext i1 %133 to i8, !dbg !9436
  store i8 %134, ptr %_143, align 1, !dbg !9436
  %135 = load i8, ptr %_143, align 1, !dbg !9436, !range !1598, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !9436
  %_146 = zext i1 %136 to i64, !dbg !9436
  %137 = icmp eq i64 %_146, 0, !dbg !9436
  br i1 %137, label %bb112, label %bb111, !dbg !9436

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9458
  %139 = zext i1 %138 to i8, !dbg !9458
  store i8 %139, ptr %0, align 1, !dbg !9458
  br label %bb143, !dbg !9458

bb110:                                            ; No predecessors!
  unreachable, !dbg !9436

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9459
  %141 = zext i1 %140 to i8, !dbg !9459
  store i8 %141, ptr %0, align 1, !dbg !9459
  br label %bb143, !dbg !9459

bb115:                                            ; No predecessors!
  unreachable, !dbg !9435

bb136:                                            ; preds = %bb129, %bb117
  %142 = load i8, ptr %first, align 1, !dbg !9460, !range !1598, !noundef !19
  %_186 = trunc i8 %142 to i1, !dbg !9460
  br i1 %_186, label %bb137, label %bb142, !dbg !9460

bb120:                                            ; preds = %bb117
  %143 = load i8, ptr %first, align 1, !dbg !9461, !range !1598, !noundef !19
  %_164 = trunc i8 %143 to i1, !dbg !9461
  %_163 = xor i1 %_164, true, !dbg !9462
  br i1 %_163, label %bb121, label %bb126, !dbg !9462

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !9463
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !9464
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_173) #8, !dbg !9464
  %145 = zext i1 %144 to i8, !dbg !9464
  store i8 %145, ptr %_172, align 1, !dbg !9464
  %146 = load i8, ptr %_172, align 1, !dbg !9464, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9464
  %_175 = zext i1 %147 to i64, !dbg !9464
  %148 = icmp eq i64 %_175, 0, !dbg !9464
  br i1 %148, label %bb129, label %bb131, !dbg !9464

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9465
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_166) #8, !dbg !9465
  %150 = zext i1 %149 to i8, !dbg !9465
  store i8 %150, ptr %_165, align 1, !dbg !9465
  %151 = load i8, ptr %_165, align 1, !dbg !9465, !range !1598, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !9465
  %_168 = zext i1 %152 to i64, !dbg !9465
  %153 = icmp eq i64 %_168, 0, !dbg !9465
  br i1 %153, label %bb126, label %bb125, !dbg !9465

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9466
  %155 = zext i1 %154 to i8, !dbg !9466
  store i8 %155, ptr %0, align 1, !dbg !9466
  br label %bb143, !dbg !9466

bb124:                                            ; No predecessors!
  unreachable, !dbg !9465

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_180 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_180) #8, !dbg !9467
  %157 = zext i1 %156 to i8, !dbg !9467
  store i8 %157, ptr %_179, align 1, !dbg !9467
  %158 = load i8, ptr %_179, align 1, !dbg !9467, !range !1598, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !9467
  %_182 = zext i1 %159 to i64, !dbg !9467
  %160 = icmp eq i64 %_182, 0, !dbg !9467
  br i1 %160, label %bb136, label %bb135, !dbg !9467

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9468
  %162 = zext i1 %161 to i8, !dbg !9468
  store i8 %162, ptr %0, align 1, !dbg !9468
  br label %bb143, !dbg !9468

bb130:                                            ; No predecessors!
  unreachable, !dbg !9464

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9469
  %164 = zext i1 %163 to i8, !dbg !9469
  store i8 %164, ptr %0, align 1, !dbg !9469
  br label %bb143, !dbg !9469

bb134:                                            ; No predecessors!
  unreachable, !dbg !9467

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !9470
  br label %bb143, !dbg !9438

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !9471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_188) #8, !dbg !9471
  %166 = zext i1 %165 to i8, !dbg !9471
  store i8 %166, ptr %_187, align 1, !dbg !9471
  %167 = load i8, ptr %_187, align 1, !dbg !9471, !range !1598, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !9471
  %_190 = zext i1 %168 to i64, !dbg !9471
  %169 = icmp eq i64 %_190, 0, !dbg !9471
  br i1 %169, label %bb142, label %bb141, !dbg !9471

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_7a2a6b0e34bbbadc8b1aae5d5c443bd7) #8, !dbg !9472
  %171 = zext i1 %170 to i8, !dbg !9472
  store i8 %171, ptr %0, align 1, !dbg !9472
  br label %bb143, !dbg !9472

bb140:                                            ; No predecessors!
  unreachable, !dbg !9471
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfc8dc0539ee57e0dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9473 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9476, metadata !DIExpression()), !dbg !9478
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9477, metadata !DIExpression()), !dbg !9479
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9480
  ret i1 %0, !dbg !9481
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hf1207c19cac9faf1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9482 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9485, metadata !DIExpression()), !dbg !9487
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9486, metadata !DIExpression()), !dbg !9488
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9489
  ret i1 %0, !dbg !9490
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h717ed3bb9b9803f7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9491 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9494, metadata !DIExpression()), !dbg !9496
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9495, metadata !DIExpression()), !dbg !9497
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9498
  ret i1 %0, !dbg !9499
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h719984c099dbff46E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9500 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9503, metadata !DIExpression()), !dbg !9505
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9504, metadata !DIExpression()), !dbg !9506
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9507
  ret i1 %0, !dbg !9508
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h2f2770d06b51199cE() unnamed_addr #0 !dbg !9509 {
start:
  ret i64 122895, !dbg !9512
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h495eb254cb059d92E(ptr align 8 %self) unnamed_addr #0 !dbg !9513 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9517, metadata !DIExpression()), !dbg !9518
  %0 = load i64, ptr %self, align 8, !dbg !9519, !noundef !19
  ret i64 %0, !dbg !9520
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h7270c3428fd63758E"(ptr align 8 %self) unnamed_addr #0 !dbg !9521 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9527, metadata !DIExpression()), !dbg !9529
  br i1 false, label %bb1, label %bb2, !dbg !9529

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9529, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !9529
  %1 = icmp eq i64 %_3, 1, !dbg !9529
  %2 = zext i1 %1 to i8, !dbg !9529
  store i8 %2, ptr %0, align 1, !dbg !9529
  br label %bb3, !dbg !9529

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9529
  br label %bb3, !dbg !9529

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9530, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9530
  ret i1 %4, !dbg !9530
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h7356071a42dd076dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9531 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9533, metadata !DIExpression()), !dbg !9535
  br i1 false, label %bb1, label %bb2, !dbg !9535

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9535, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !9535
  %1 = icmp eq i64 %_3, 2, !dbg !9535
  %2 = zext i1 %1 to i8, !dbg !9535
  store i8 %2, ptr %0, align 1, !dbg !9535
  br label %bb3, !dbg !9535

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9535
  br label %bb3, !dbg !9535

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9536, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9536
  ret i1 %4, !dbg !9536
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h151943e6b4b60790E"(ptr align 8 %self) unnamed_addr #0 !dbg !9537 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9539, metadata !DIExpression()), !dbg !9541
  br i1 false, label %bb1, label %bb2, !dbg !9541

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9541, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !9541
  %1 = icmp eq i64 %_3, 4, !dbg !9541
  %2 = zext i1 %1 to i8, !dbg !9541
  store i8 %2, ptr %0, align 1, !dbg !9541
  br label %bb3, !dbg !9541

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9541
  br label %bb3, !dbg !9541

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9542, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9542
  ret i1 %4, !dbg !9542
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h578ea45338ec5396E"(ptr align 8 %self) unnamed_addr #0 !dbg !9543 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9545, metadata !DIExpression()), !dbg !9547
  br i1 false, label %bb1, label %bb2, !dbg !9547

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9547, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !9547
  %1 = icmp eq i64 %_3, 8, !dbg !9547
  %2 = zext i1 %1 to i8, !dbg !9547
  store i8 %2, ptr %0, align 1, !dbg !9547
  br label %bb3, !dbg !9547

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9547
  br label %bb3, !dbg !9547

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9548, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9548
  ret i1 %4, !dbg !9548
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb368305eb08bdd2cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9549 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9551, metadata !DIExpression()), !dbg !9553
  br i1 false, label %bb1, label %bb2, !dbg !9553

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9553, !noundef !19
  %_3 = and i64 %_4, 15, !dbg !9553
  %1 = icmp eq i64 %_3, 15, !dbg !9553
  %2 = zext i1 %1 to i8, !dbg !9553
  store i8 %2, ptr %0, align 1, !dbg !9553
  br label %bb3, !dbg !9553

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9553
  br label %bb3, !dbg !9553

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9554, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9554
  ret i1 %4, !dbg !9554
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h1f7cffafe85090daE"(ptr align 8 %self) unnamed_addr #0 !dbg !9555 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9557, metadata !DIExpression()), !dbg !9559
  br i1 false, label %bb1, label %bb2, !dbg !9559

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9559, !noundef !19
  %_3 = and i64 %_4, 8192, !dbg !9559
  %1 = icmp eq i64 %_3, 8192, !dbg !9559
  %2 = zext i1 %1 to i8, !dbg !9559
  store i8 %2, ptr %0, align 1, !dbg !9559
  br label %bb3, !dbg !9559

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9559
  br label %bb3, !dbg !9559

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9560, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9560
  ret i1 %4, !dbg !9560
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hfe68a1da7ce71c5cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9561 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9563, metadata !DIExpression()), !dbg !9565
  br i1 false, label %bb1, label %bb2, !dbg !9565

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9565, !noundef !19
  %_3 = and i64 %_4, 16384, !dbg !9565
  %1 = icmp eq i64 %_3, 16384, !dbg !9565
  %2 = zext i1 %1 to i8, !dbg !9565
  store i8 %2, ptr %0, align 1, !dbg !9565
  br label %bb3, !dbg !9565

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9565
  br label %bb3, !dbg !9565

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9566, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9566
  ret i1 %4, !dbg !9566
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h65653e9969192f33E"(ptr align 8 %self) unnamed_addr #0 !dbg !9567 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9569, metadata !DIExpression()), !dbg !9571
  br i1 false, label %bb1, label %bb2, !dbg !9571

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9571, !noundef !19
  %_3 = and i64 %_4, 32768, !dbg !9571
  %1 = icmp eq i64 %_3, 32768, !dbg !9571
  %2 = zext i1 %1 to i8, !dbg !9571
  store i8 %2, ptr %0, align 1, !dbg !9571
  br label %bb3, !dbg !9571

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9571
  br label %bb3, !dbg !9571

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9572, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9572
  ret i1 %4, !dbg !9572
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hfa3dfdc602aaac9eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9573 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9575, metadata !DIExpression()), !dbg !9577
  br i1 false, label %bb1, label %bb2, !dbg !9577

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9577, !noundef !19
  %_3 = and i64 %_4, 65536, !dbg !9577
  %1 = icmp eq i64 %_3, 65536, !dbg !9577
  %2 = zext i1 %1 to i8, !dbg !9577
  store i8 %2, ptr %0, align 1, !dbg !9577
  br label %bb3, !dbg !9577

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9577
  br label %bb3, !dbg !9577

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9578, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9578
  ret i1 %4, !dbg !9578
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h27892d4e6d110013E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9579 {
start:
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_238 = alloca i8, align 1
  %_230 = alloca i8, align 1
  %_223 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_213 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9585, metadata !DIExpression()), !dbg !9703
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9586, metadata !DIExpression()), !dbg !9704
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9587, metadata !DIExpression()), !dbg !9705
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9589, metadata !DIExpression()), !dbg !9706
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9591, metadata !DIExpression()), !dbg !9707
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9593, metadata !DIExpression()), !dbg !9708
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9595, metadata !DIExpression()), !dbg !9709
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9597, metadata !DIExpression()), !dbg !9710
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9599, metadata !DIExpression()), !dbg !9711
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9601, metadata !DIExpression()), !dbg !9712
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9603, metadata !DIExpression()), !dbg !9713
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9605, metadata !DIExpression()), !dbg !9714
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9607, metadata !DIExpression()), !dbg !9715
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9609, metadata !DIExpression()), !dbg !9716
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9611, metadata !DIExpression()), !dbg !9717
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9613, metadata !DIExpression()), !dbg !9718
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9615, metadata !DIExpression()), !dbg !9719
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9617, metadata !DIExpression()), !dbg !9720
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9619, metadata !DIExpression()), !dbg !9721
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9621, metadata !DIExpression()), !dbg !9722
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9623, metadata !DIExpression()), !dbg !9723
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9625, metadata !DIExpression()), !dbg !9724
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9627, metadata !DIExpression()), !dbg !9725
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9629, metadata !DIExpression()), !dbg !9726
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9631, metadata !DIExpression()), !dbg !9727
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9633, metadata !DIExpression()), !dbg !9728
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9635, metadata !DIExpression()), !dbg !9729
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9637, metadata !DIExpression()), !dbg !9730
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9639, metadata !DIExpression()), !dbg !9731
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9641, metadata !DIExpression()), !dbg !9732
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9643, metadata !DIExpression()), !dbg !9733
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9645, metadata !DIExpression()), !dbg !9734
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9647, metadata !DIExpression()), !dbg !9735
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9649, metadata !DIExpression()), !dbg !9736
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9651, metadata !DIExpression()), !dbg !9737
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9653, metadata !DIExpression()), !dbg !9738
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9655, metadata !DIExpression()), !dbg !9739
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9657, metadata !DIExpression()), !dbg !9740
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9659, metadata !DIExpression()), !dbg !9741
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9661, metadata !DIExpression()), !dbg !9742
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9663, metadata !DIExpression()), !dbg !9743
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9665, metadata !DIExpression()), !dbg !9744
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9667, metadata !DIExpression()), !dbg !9745
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9669, metadata !DIExpression()), !dbg !9746
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9671, metadata !DIExpression()), !dbg !9747
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9673, metadata !DIExpression()), !dbg !9748
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9675, metadata !DIExpression()), !dbg !9749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9677, metadata !DIExpression()), !dbg !9750
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9679, metadata !DIExpression()), !dbg !9751
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9681, metadata !DIExpression()), !dbg !9752
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9683, metadata !DIExpression()), !dbg !9753
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9685, metadata !DIExpression()), !dbg !9754
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9687, metadata !DIExpression()), !dbg !9755
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9689, metadata !DIExpression()), !dbg !9756
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9691, metadata !DIExpression()), !dbg !9757
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9693, metadata !DIExpression()), !dbg !9758
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9695, metadata !DIExpression()), !dbg !9759
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9697, metadata !DIExpression()), !dbg !9760
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9699, metadata !DIExpression()), !dbg !9761
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9701, metadata !DIExpression()), !dbg !9762
  store i8 1, ptr %first, align 1, !dbg !9763
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hbc4eebdb512a4aeaE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_4, label %bb2, label %bb13, !dbg !9764

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_21 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1314582806a63f39E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_21, label %bb15, label %bb26, !dbg !9764

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9765
  %_5 = xor i1 %_6, true, !dbg !9766
  br i1 %_5, label %bb3, label %bb8, !dbg !9766

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7c9833e617c447dad4afea786df673c5, i64 25) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !9768
  %3 = zext i1 %2 to i8, !dbg !9768
  store i8 %3, ptr %_14, align 1, !dbg !9768
  %4 = load i8, ptr %_14, align 1, !dbg !9768, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9768
  %_17 = zext i1 %5 to i64, !dbg !9768
  %6 = icmp eq i64 %_17, 0, !dbg !9768
  br i1 %6, label %bb13, label %bb12, !dbg !9768

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !9769
  %8 = zext i1 %7 to i8, !dbg !9769
  store i8 %8, ptr %_7, align 1, !dbg !9769
  %9 = load i8, ptr %_7, align 1, !dbg !9769, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9769
  %_10 = zext i1 %10 to i64, !dbg !9769
  %11 = icmp eq i64 %_10, 0, !dbg !9769
  br i1 %11, label %bb8, label %bb7, !dbg !9769

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9770
  %13 = zext i1 %12 to i8, !dbg !9770
  store i8 %13, ptr %0, align 1, !dbg !9770
  br label %bb182, !dbg !9770

bb6:                                              ; No predecessors!
  unreachable, !dbg !9769

bb182:                                            ; preds = %bb181, %bb180, %bb174, %bb170, %bb164, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9771, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9771
  ret i1 %15, !dbg !9771

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9772
  %17 = zext i1 %16 to i8, !dbg !9772
  store i8 %17, ptr %0, align 1, !dbg !9772
  br label %bb182, !dbg !9772

bb11:                                             ; No predecessors!
  unreachable, !dbg !9768

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_38 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1bae8c8ebaac8a78E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_38, label %bb28, label %bb39, !dbg !9764

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !9765
  %_22 = xor i1 %_23, true, !dbg !9766
  br i1 %_22, label %bb16, label %bb21, !dbg !9766

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0ac37aa7ecdf28baa2779c9cbb09b70e, i64 25) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !9768
  %20 = zext i1 %19 to i8, !dbg !9768
  store i8 %20, ptr %_31, align 1, !dbg !9768
  %21 = load i8, ptr %_31, align 1, !dbg !9768, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9768
  %_34 = zext i1 %22 to i64, !dbg !9768
  %23 = icmp eq i64 %_34, 0, !dbg !9768
  br i1 %23, label %bb26, label %bb25, !dbg !9768

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !9769
  %25 = zext i1 %24 to i8, !dbg !9769
  store i8 %25, ptr %_24, align 1, !dbg !9769
  %26 = load i8, ptr %_24, align 1, !dbg !9769, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9769
  %_27 = zext i1 %27 to i64, !dbg !9769
  %28 = icmp eq i64 %_27, 0, !dbg !9769
  br i1 %28, label %bb21, label %bb20, !dbg !9769

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9773
  %30 = zext i1 %29 to i8, !dbg !9773
  store i8 %30, ptr %0, align 1, !dbg !9773
  br label %bb182, !dbg !9773

bb19:                                             ; No predecessors!
  unreachable, !dbg !9769

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9774
  %32 = zext i1 %31 to i8, !dbg !9774
  store i8 %32, ptr %0, align 1, !dbg !9774
  br label %bb182, !dbg !9774

bb24:                                             ; No predecessors!
  unreachable, !dbg !9768

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_55 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h6d4a0955970312f0E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_55, label %bb41, label %bb52, !dbg !9764

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !9765
  %_39 = xor i1 %_40, true, !dbg !9766
  br i1 %_39, label %bb29, label %bb34, !dbg !9766

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_8c2189652f33f46b06ed2c2f002d1d05, i64 25) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !9768
  %35 = zext i1 %34 to i8, !dbg !9768
  store i8 %35, ptr %_48, align 1, !dbg !9768
  %36 = load i8, ptr %_48, align 1, !dbg !9768, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9768
  %_51 = zext i1 %37 to i64, !dbg !9768
  %38 = icmp eq i64 %_51, 0, !dbg !9768
  br i1 %38, label %bb39, label %bb38, !dbg !9768

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !9769
  %40 = zext i1 %39 to i8, !dbg !9769
  store i8 %40, ptr %_41, align 1, !dbg !9769
  %41 = load i8, ptr %_41, align 1, !dbg !9769, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9769
  %_44 = zext i1 %42 to i64, !dbg !9769
  %43 = icmp eq i64 %_44, 0, !dbg !9769
  br i1 %43, label %bb34, label %bb33, !dbg !9769

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9775
  %45 = zext i1 %44 to i8, !dbg !9775
  store i8 %45, ptr %0, align 1, !dbg !9775
  br label %bb182, !dbg !9775

bb32:                                             ; No predecessors!
  unreachable, !dbg !9769

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9776
  %47 = zext i1 %46 to i8, !dbg !9776
  store i8 %47, ptr %0, align 1, !dbg !9776
  br label %bb182, !dbg !9776

bb37:                                             ; No predecessors!
  unreachable, !dbg !9768

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_72 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h5e2003e831c1aefbE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_72, label %bb54, label %bb65, !dbg !9764

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !9765
  %_56 = xor i1 %_57, true, !dbg !9766
  br i1 %_56, label %bb42, label %bb47, !dbg !9766

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7f7acf0a5f9b93bfd4c2b76c91864b62, i64 25) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !9768
  %50 = zext i1 %49 to i8, !dbg !9768
  store i8 %50, ptr %_65, align 1, !dbg !9768
  %51 = load i8, ptr %_65, align 1, !dbg !9768, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9768
  %_68 = zext i1 %52 to i64, !dbg !9768
  %53 = icmp eq i64 %_68, 0, !dbg !9768
  br i1 %53, label %bb52, label %bb51, !dbg !9768

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !9769
  %55 = zext i1 %54 to i8, !dbg !9769
  store i8 %55, ptr %_58, align 1, !dbg !9769
  %56 = load i8, ptr %_58, align 1, !dbg !9769, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9769
  %_61 = zext i1 %57 to i64, !dbg !9769
  %58 = icmp eq i64 %_61, 0, !dbg !9769
  br i1 %58, label %bb47, label %bb46, !dbg !9769

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9777
  %60 = zext i1 %59 to i8, !dbg !9777
  store i8 %60, ptr %0, align 1, !dbg !9777
  br label %bb182, !dbg !9777

bb45:                                             ; No predecessors!
  unreachable, !dbg !9769

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9778
  %62 = zext i1 %61 to i8, !dbg !9778
  store i8 %62, ptr %0, align 1, !dbg !9778
  br label %bb182, !dbg !9778

bb50:                                             ; No predecessors!
  unreachable, !dbg !9768

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_89 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h4d79dac8e52b2befE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_89, label %bb67, label %bb78, !dbg !9764

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !9765
  %_73 = xor i1 %_74, true, !dbg !9766
  br i1 %_73, label %bb55, label %bb60, !dbg !9766

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b0a5551f38aa18e7480e3c82a7453b35, i64 26) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !9768
  %65 = zext i1 %64 to i8, !dbg !9768
  store i8 %65, ptr %_82, align 1, !dbg !9768
  %66 = load i8, ptr %_82, align 1, !dbg !9768, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9768
  %_85 = zext i1 %67 to i64, !dbg !9768
  %68 = icmp eq i64 %_85, 0, !dbg !9768
  br i1 %68, label %bb65, label %bb64, !dbg !9768

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !9769
  %70 = zext i1 %69 to i8, !dbg !9769
  store i8 %70, ptr %_75, align 1, !dbg !9769
  %71 = load i8, ptr %_75, align 1, !dbg !9769, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9769
  %_78 = zext i1 %72 to i64, !dbg !9769
  %73 = icmp eq i64 %_78, 0, !dbg !9769
  br i1 %73, label %bb60, label %bb59, !dbg !9769

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9779
  %75 = zext i1 %74 to i8, !dbg !9779
  store i8 %75, ptr %0, align 1, !dbg !9779
  br label %bb182, !dbg !9779

bb58:                                             ; No predecessors!
  unreachable, !dbg !9769

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9780
  %77 = zext i1 %76 to i8, !dbg !9780
  store i8 %77, ptr %0, align 1, !dbg !9780
  br label %bb182, !dbg !9780

bb63:                                             ; No predecessors!
  unreachable, !dbg !9768

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_106 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hfb70e20a1aef06f2E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_106, label %bb80, label %bb91, !dbg !9764

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !9765
  %_90 = xor i1 %_91, true, !dbg !9766
  br i1 %_90, label %bb68, label %bb73, !dbg !9766

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a6dd8ef951aad94e06813c82d2f456aa, i64 26) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !9768
  %80 = zext i1 %79 to i8, !dbg !9768
  store i8 %80, ptr %_99, align 1, !dbg !9768
  %81 = load i8, ptr %_99, align 1, !dbg !9768, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9768
  %_102 = zext i1 %82 to i64, !dbg !9768
  %83 = icmp eq i64 %_102, 0, !dbg !9768
  br i1 %83, label %bb78, label %bb77, !dbg !9768

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !9769
  %85 = zext i1 %84 to i8, !dbg !9769
  store i8 %85, ptr %_92, align 1, !dbg !9769
  %86 = load i8, ptr %_92, align 1, !dbg !9769, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9769
  %_95 = zext i1 %87 to i64, !dbg !9769
  %88 = icmp eq i64 %_95, 0, !dbg !9769
  br i1 %88, label %bb73, label %bb72, !dbg !9769

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9781
  %90 = zext i1 %89 to i8, !dbg !9781
  store i8 %90, ptr %0, align 1, !dbg !9781
  br label %bb182, !dbg !9781

bb71:                                             ; No predecessors!
  unreachable, !dbg !9769

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9782
  %92 = zext i1 %91 to i8, !dbg !9782
  store i8 %92, ptr %0, align 1, !dbg !9782
  br label %bb182, !dbg !9782

bb76:                                             ; No predecessors!
  unreachable, !dbg !9768

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_123 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h0571c42f3534dba1E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_123, label %bb93, label %bb104, !dbg !9764

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !9765
  %_107 = xor i1 %_108, true, !dbg !9766
  br i1 %_107, label %bb81, label %bb86, !dbg !9766

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_41558ceae702ac15da6f37f65bb6df92, i64 26) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !9768
  %95 = zext i1 %94 to i8, !dbg !9768
  store i8 %95, ptr %_116, align 1, !dbg !9768
  %96 = load i8, ptr %_116, align 1, !dbg !9768, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9768
  %_119 = zext i1 %97 to i64, !dbg !9768
  %98 = icmp eq i64 %_119, 0, !dbg !9768
  br i1 %98, label %bb91, label %bb90, !dbg !9768

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !9769
  %100 = zext i1 %99 to i8, !dbg !9769
  store i8 %100, ptr %_109, align 1, !dbg !9769
  %101 = load i8, ptr %_109, align 1, !dbg !9769, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9769
  %_112 = zext i1 %102 to i64, !dbg !9769
  %103 = icmp eq i64 %_112, 0, !dbg !9769
  br i1 %103, label %bb86, label %bb85, !dbg !9769

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9783
  %105 = zext i1 %104 to i8, !dbg !9783
  store i8 %105, ptr %0, align 1, !dbg !9783
  br label %bb182, !dbg !9783

bb84:                                             ; No predecessors!
  unreachable, !dbg !9769

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9784
  %107 = zext i1 %106 to i8, !dbg !9784
  store i8 %107, ptr %0, align 1, !dbg !9784
  br label %bb182, !dbg !9784

bb89:                                             ; No predecessors!
  unreachable, !dbg !9768

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_140 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h5041f43e10d35c7eE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_140, label %bb106, label %bb117, !dbg !9764

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !9765
  %_124 = xor i1 %_125, true, !dbg !9766
  br i1 %_124, label %bb94, label %bb99, !dbg !9766

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_96c8aab59cddc84ae13f34066551e10d, i64 26) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !9768
  %110 = zext i1 %109 to i8, !dbg !9768
  store i8 %110, ptr %_133, align 1, !dbg !9768
  %111 = load i8, ptr %_133, align 1, !dbg !9768, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9768
  %_136 = zext i1 %112 to i64, !dbg !9768
  %113 = icmp eq i64 %_136, 0, !dbg !9768
  br i1 %113, label %bb104, label %bb103, !dbg !9768

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !9769
  %115 = zext i1 %114 to i8, !dbg !9769
  store i8 %115, ptr %_126, align 1, !dbg !9769
  %116 = load i8, ptr %_126, align 1, !dbg !9769, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9769
  %_129 = zext i1 %117 to i64, !dbg !9769
  %118 = icmp eq i64 %_129, 0, !dbg !9769
  br i1 %118, label %bb99, label %bb98, !dbg !9769

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9785
  %120 = zext i1 %119 to i8, !dbg !9785
  store i8 %120, ptr %0, align 1, !dbg !9785
  br label %bb182, !dbg !9785

bb97:                                             ; No predecessors!
  unreachable, !dbg !9769

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9786
  %122 = zext i1 %121 to i8, !dbg !9786
  store i8 %122, ptr %0, align 1, !dbg !9786
  br label %bb182, !dbg !9786

bb102:                                            ; No predecessors!
  unreachable, !dbg !9768

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_157 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hc843534ebe15721eE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_157, label %bb119, label %bb130, !dbg !9764

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !9765
  %_141 = xor i1 %_142, true, !dbg !9766
  br i1 %_141, label %bb107, label %bb112, !dbg !9766

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1f77801b61e0a1e6c8939e0681be0808, i64 29) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !9768
  %125 = zext i1 %124 to i8, !dbg !9768
  store i8 %125, ptr %_150, align 1, !dbg !9768
  %126 = load i8, ptr %_150, align 1, !dbg !9768, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !9768
  %_153 = zext i1 %127 to i64, !dbg !9768
  %128 = icmp eq i64 %_153, 0, !dbg !9768
  br i1 %128, label %bb117, label %bb116, !dbg !9768

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !9769
  %130 = zext i1 %129 to i8, !dbg !9769
  store i8 %130, ptr %_143, align 1, !dbg !9769
  %131 = load i8, ptr %_143, align 1, !dbg !9769, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !9769
  %_146 = zext i1 %132 to i64, !dbg !9769
  %133 = icmp eq i64 %_146, 0, !dbg !9769
  br i1 %133, label %bb112, label %bb111, !dbg !9769

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9787
  %135 = zext i1 %134 to i8, !dbg !9787
  store i8 %135, ptr %0, align 1, !dbg !9787
  br label %bb182, !dbg !9787

bb110:                                            ; No predecessors!
  unreachable, !dbg !9769

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9788
  %137 = zext i1 %136 to i8, !dbg !9788
  store i8 %137, ptr %0, align 1, !dbg !9788
  br label %bb182, !dbg !9788

bb115:                                            ; No predecessors!
  unreachable, !dbg !9768

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_174 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h105a60fb478a269aE"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_174, label %bb132, label %bb143, !dbg !9764

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !9765
  %_158 = xor i1 %_159, true, !dbg !9766
  br i1 %_158, label %bb120, label %bb125, !dbg !9766

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b7ed40380be0061a69195a290adb8953, i64 30) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !9768
  %140 = zext i1 %139 to i8, !dbg !9768
  store i8 %140, ptr %_167, align 1, !dbg !9768
  %141 = load i8, ptr %_167, align 1, !dbg !9768, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !9768
  %_170 = zext i1 %142 to i64, !dbg !9768
  %143 = icmp eq i64 %_170, 0, !dbg !9768
  br i1 %143, label %bb130, label %bb129, !dbg !9768

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !9769
  %145 = zext i1 %144 to i8, !dbg !9769
  store i8 %145, ptr %_160, align 1, !dbg !9769
  %146 = load i8, ptr %_160, align 1, !dbg !9769, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9769
  %_163 = zext i1 %147 to i64, !dbg !9769
  %148 = icmp eq i64 %_163, 0, !dbg !9769
  br i1 %148, label %bb125, label %bb124, !dbg !9769

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9789
  %150 = zext i1 %149 to i8, !dbg !9789
  store i8 %150, ptr %0, align 1, !dbg !9789
  br label %bb182, !dbg !9789

bb123:                                            ; No predecessors!
  unreachable, !dbg !9769

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9790
  %152 = zext i1 %151 to i8, !dbg !9790
  store i8 %152, ptr %0, align 1, !dbg !9790
  br label %bb182, !dbg !9790

bb128:                                            ; No predecessors!
  unreachable, !dbg !9768

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_191 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hff0a04d2edde43a8E"(ptr align 8 %self) #8, !dbg !9764
  br i1 %_191, label %bb145, label %bb156, !dbg !9764

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !9765
  %_175 = xor i1 %_176, true, !dbg !9766
  br i1 %_175, label %bb133, label %bb138, !dbg !9766

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0a302039dfe79bd42a4f2205ceac8ab8, i64 31) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !9768
  %155 = zext i1 %154 to i8, !dbg !9768
  store i8 %155, ptr %_184, align 1, !dbg !9768
  %156 = load i8, ptr %_184, align 1, !dbg !9768, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !9768
  %_187 = zext i1 %157 to i64, !dbg !9768
  %158 = icmp eq i64 %_187, 0, !dbg !9768
  br i1 %158, label %bb143, label %bb142, !dbg !9768

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !9769
  %160 = zext i1 %159 to i8, !dbg !9769
  store i8 %160, ptr %_177, align 1, !dbg !9769
  %161 = load i8, ptr %_177, align 1, !dbg !9769, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !9769
  %_180 = zext i1 %162 to i64, !dbg !9769
  %163 = icmp eq i64 %_180, 0, !dbg !9769
  br i1 %163, label %bb138, label %bb137, !dbg !9769

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9791
  %165 = zext i1 %164 to i8, !dbg !9791
  store i8 %165, ptr %0, align 1, !dbg !9791
  br label %bb182, !dbg !9791

bb136:                                            ; No predecessors!
  unreachable, !dbg !9769

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9792
  %167 = zext i1 %166 to i8, !dbg !9792
  store i8 %167, ptr %0, align 1, !dbg !9792
  br label %bb182, !dbg !9792

bb141:                                            ; No predecessors!
  unreachable, !dbg !9768

bb156:                                            ; preds = %bb151, %bb143
  %_209 = load i64, ptr %self, align 8, !dbg !9793, !noundef !19
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17hce9ae5077ce5479eE() #8, !dbg !9794
  store i64 %168, ptr %_213, align 8, !dbg !9794
; call x86_64::registers::debug::Dr7Flags::bits
  %_211 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h4aff196012eea583E(ptr align 8 %_213) #8, !dbg !9794
  %_210 = xor i64 %_211, -1, !dbg !9795
  %169 = and i64 %_209, %_210, !dbg !9793
  store i64 %169, ptr %extra_bits, align 8, !dbg !9793
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9796, !noundef !19
  %171 = icmp eq i64 %170, 0, !dbg !9796
  br i1 %171, label %bb175, label %bb159, !dbg !9796

bb145:                                            ; preds = %bb143
  %172 = load i8, ptr %first, align 1, !dbg !9765, !range !1598, !noundef !19
  %_193 = trunc i8 %172 to i1, !dbg !9765
  %_192 = xor i1 %_193, true, !dbg !9766
  br i1 %_192, label %bb146, label %bb151, !dbg !9766

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !9767
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_022cbd697238c3bf4ab94451f050b5f1, i64 21) #8, !dbg !9768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !9768
  %174 = zext i1 %173 to i8, !dbg !9768
  store i8 %174, ptr %_201, align 1, !dbg !9768
  %175 = load i8, ptr %_201, align 1, !dbg !9768, !range !1598, !noundef !19
  %176 = trunc i8 %175 to i1, !dbg !9768
  %_204 = zext i1 %176 to i64, !dbg !9768
  %177 = icmp eq i64 %_204, 0, !dbg !9768
  br i1 %177, label %bb156, label %bb155, !dbg !9768

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9769
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !9769
  %179 = zext i1 %178 to i8, !dbg !9769
  store i8 %179, ptr %_194, align 1, !dbg !9769
  %180 = load i8, ptr %_194, align 1, !dbg !9769, !range !1598, !noundef !19
  %181 = trunc i8 %180 to i1, !dbg !9769
  %_197 = zext i1 %181 to i64, !dbg !9769
  %182 = icmp eq i64 %_197, 0, !dbg !9769
  br i1 %182, label %bb151, label %bb150, !dbg !9769

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9797
  %184 = zext i1 %183 to i8, !dbg !9797
  store i8 %184, ptr %0, align 1, !dbg !9797
  br label %bb182, !dbg !9797

bb149:                                            ; No predecessors!
  unreachable, !dbg !9769

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9798
  %186 = zext i1 %185 to i8, !dbg !9798
  store i8 %186, ptr %0, align 1, !dbg !9798
  br label %bb182, !dbg !9798

bb154:                                            ; No predecessors!
  unreachable, !dbg !9768

bb175:                                            ; preds = %bb168, %bb156
  %187 = load i8, ptr %first, align 1, !dbg !9799, !range !1598, !noundef !19
  %_237 = trunc i8 %187 to i1, !dbg !9799
  br i1 %_237, label %bb176, label %bb181, !dbg !9799

bb159:                                            ; preds = %bb156
  %188 = load i8, ptr %first, align 1, !dbg !9800, !range !1598, !noundef !19
  %_215 = trunc i8 %188 to i1, !dbg !9800
  %_214 = xor i1 %_215, true, !dbg !9801
  br i1 %_214, label %bb160, label %bb165, !dbg !9801

bb165:                                            ; preds = %bb160, %bb159
  store i8 0, ptr %first, align 1, !dbg !9802
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !9803
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_224) #8, !dbg !9803
  %190 = zext i1 %189 to i8, !dbg !9803
  store i8 %190, ptr %_223, align 1, !dbg !9803
  %191 = load i8, ptr %_223, align 1, !dbg !9803, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !9803
  %_226 = zext i1 %192 to i64, !dbg !9803
  %193 = icmp eq i64 %_226, 0, !dbg !9803
  br i1 %193, label %bb168, label %bb170, !dbg !9803

bb160:                                            ; preds = %bb159
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !9804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_217) #8, !dbg !9804
  %195 = zext i1 %194 to i8, !dbg !9804
  store i8 %195, ptr %_216, align 1, !dbg !9804
  %196 = load i8, ptr %_216, align 1, !dbg !9804, !range !1598, !noundef !19
  %197 = trunc i8 %196 to i1, !dbg !9804
  %_219 = zext i1 %197 to i64, !dbg !9804
  %198 = icmp eq i64 %_219, 0, !dbg !9804
  br i1 %198, label %bb165, label %bb164, !dbg !9804

bb164:                                            ; preds = %bb160
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9805
  %200 = zext i1 %199 to i8, !dbg !9805
  store i8 %200, ptr %0, align 1, !dbg !9805
  br label %bb182, !dbg !9805

bb163:                                            ; No predecessors!
  unreachable, !dbg !9804

bb168:                                            ; preds = %bb165
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_231 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9806
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_231) #8, !dbg !9806
  %202 = zext i1 %201 to i8, !dbg !9806
  store i8 %202, ptr %_230, align 1, !dbg !9806
  %203 = load i8, ptr %_230, align 1, !dbg !9806, !range !1598, !noundef !19
  %204 = trunc i8 %203 to i1, !dbg !9806
  %_233 = zext i1 %204 to i64, !dbg !9806
  %205 = icmp eq i64 %_233, 0, !dbg !9806
  br i1 %205, label %bb175, label %bb174, !dbg !9806

bb170:                                            ; preds = %bb165
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9807
  %207 = zext i1 %206 to i8, !dbg !9807
  store i8 %207, ptr %0, align 1, !dbg !9807
  br label %bb182, !dbg !9807

bb169:                                            ; No predecessors!
  unreachable, !dbg !9803

bb174:                                            ; preds = %bb168
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9808
  %209 = zext i1 %208 to i8, !dbg !9808
  store i8 %209, ptr %0, align 1, !dbg !9808
  br label %bb182, !dbg !9808

bb173:                                            ; No predecessors!
  unreachable, !dbg !9806

bb181:                                            ; preds = %bb176, %bb175
  store i8 0, ptr %0, align 1, !dbg !9809
  br label %bb182, !dbg !9771

bb176:                                            ; preds = %bb175
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !9810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_239) #8, !dbg !9810
  %211 = zext i1 %210 to i8, !dbg !9810
  store i8 %211, ptr %_238, align 1, !dbg !9810
  %212 = load i8, ptr %_238, align 1, !dbg !9810, !range !1598, !noundef !19
  %213 = trunc i8 %212 to i1, !dbg !9810
  %_241 = zext i1 %213 to i64, !dbg !9810
  %214 = icmp eq i64 %_241, 0, !dbg !9810
  br i1 %214, label %bb181, label %bb180, !dbg !9810

bb180:                                            ; preds = %bb176
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_92c47fb89923005c038784ace322b2dd) #8, !dbg !9811
  %216 = zext i1 %215 to i8, !dbg !9811
  store i8 %216, ptr %0, align 1, !dbg !9811
  br label %bb182, !dbg !9811

bb179:                                            ; No predecessors!
  unreachable, !dbg !9810
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17he32389904aab4e30E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9812 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9815, metadata !DIExpression()), !dbg !9817
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9816, metadata !DIExpression()), !dbg !9818
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9819
  ret i1 %0, !dbg !9820
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hf75d6f73716baf0cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9821 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9824, metadata !DIExpression()), !dbg !9826
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9825, metadata !DIExpression()), !dbg !9827
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9828
  ret i1 %0, !dbg !9829
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbc57e125cd04f1faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9830 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9833, metadata !DIExpression()), !dbg !9835
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9834, metadata !DIExpression()), !dbg !9836
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9837
  ret i1 %0, !dbg !9838
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h21f7a85706a93c37E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9839 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9842, metadata !DIExpression()), !dbg !9844
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9843, metadata !DIExpression()), !dbg !9845
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9846
  ret i1 %0, !dbg !9847
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17hce9ae5077ce5479eE() unnamed_addr #0 !dbg !9848 {
start:
  ret i64 11263, !dbg !9851
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h4aff196012eea583E(ptr align 8 %self) unnamed_addr #0 !dbg !9852 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9856, metadata !DIExpression()), !dbg !9857
  %0 = load i64, ptr %self, align 8, !dbg !9858, !noundef !19
  ret i64 %0, !dbg !9859
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hbc4eebdb512a4aeaE"(ptr align 8 %self) unnamed_addr #0 !dbg !9860 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9866, metadata !DIExpression()), !dbg !9868
  br i1 false, label %bb1, label %bb2, !dbg !9868

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9868, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !9868
  %1 = icmp eq i64 %_3, 1, !dbg !9868
  %2 = zext i1 %1 to i8, !dbg !9868
  store i8 %2, ptr %0, align 1, !dbg !9868
  br label %bb3, !dbg !9868

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9868
  br label %bb3, !dbg !9868

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9869, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9869
  ret i1 %4, !dbg !9869
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1314582806a63f39E"(ptr align 8 %self) unnamed_addr #0 !dbg !9870 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9872, metadata !DIExpression()), !dbg !9874
  br i1 false, label %bb1, label %bb2, !dbg !9874

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9874, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !9874
  %1 = icmp eq i64 %_3, 4, !dbg !9874
  %2 = zext i1 %1 to i8, !dbg !9874
  store i8 %2, ptr %0, align 1, !dbg !9874
  br label %bb3, !dbg !9874

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9874
  br label %bb3, !dbg !9874

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9875, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9875
  ret i1 %4, !dbg !9875
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1bae8c8ebaac8a78E"(ptr align 8 %self) unnamed_addr #0 !dbg !9876 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9878, metadata !DIExpression()), !dbg !9880
  br i1 false, label %bb1, label %bb2, !dbg !9880

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9880, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !9880
  %1 = icmp eq i64 %_3, 16, !dbg !9880
  %2 = zext i1 %1 to i8, !dbg !9880
  store i8 %2, ptr %0, align 1, !dbg !9880
  br label %bb3, !dbg !9880

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9880
  br label %bb3, !dbg !9880

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9881, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9881
  ret i1 %4, !dbg !9881
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h6d4a0955970312f0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9882 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9884, metadata !DIExpression()), !dbg !9886
  br i1 false, label %bb1, label %bb2, !dbg !9886

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9886, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !9886
  %1 = icmp eq i64 %_3, 64, !dbg !9886
  %2 = zext i1 %1 to i8, !dbg !9886
  store i8 %2, ptr %0, align 1, !dbg !9886
  br label %bb3, !dbg !9886

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9886
  br label %bb3, !dbg !9886

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9887, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9887
  ret i1 %4, !dbg !9887
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h5e2003e831c1aefbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9888 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9890, metadata !DIExpression()), !dbg !9892
  br i1 false, label %bb1, label %bb2, !dbg !9892

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9892, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !9892
  %1 = icmp eq i64 %_3, 2, !dbg !9892
  %2 = zext i1 %1 to i8, !dbg !9892
  store i8 %2, ptr %0, align 1, !dbg !9892
  br label %bb3, !dbg !9892

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9892
  br label %bb3, !dbg !9892

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9893, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9893
  ret i1 %4, !dbg !9893
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h4d79dac8e52b2befE"(ptr align 8 %self) unnamed_addr #0 !dbg !9894 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9896, metadata !DIExpression()), !dbg !9898
  br i1 false, label %bb1, label %bb2, !dbg !9898

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9898, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !9898
  %1 = icmp eq i64 %_3, 8, !dbg !9898
  %2 = zext i1 %1 to i8, !dbg !9898
  store i8 %2, ptr %0, align 1, !dbg !9898
  br label %bb3, !dbg !9898

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9898
  br label %bb3, !dbg !9898

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9899, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9899
  ret i1 %4, !dbg !9899
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hfb70e20a1aef06f2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9900 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9902, metadata !DIExpression()), !dbg !9904
  br i1 false, label %bb1, label %bb2, !dbg !9904

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9904, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !9904
  %1 = icmp eq i64 %_3, 32, !dbg !9904
  %2 = zext i1 %1 to i8, !dbg !9904
  store i8 %2, ptr %0, align 1, !dbg !9904
  br label %bb3, !dbg !9904

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9904
  br label %bb3, !dbg !9904

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9905, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9905
  ret i1 %4, !dbg !9905
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h0571c42f3534dba1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9906 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9908, metadata !DIExpression()), !dbg !9910
  br i1 false, label %bb1, label %bb2, !dbg !9910

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9910, !noundef !19
  %_3 = and i64 %_4, 128, !dbg !9910
  %1 = icmp eq i64 %_3, 128, !dbg !9910
  %2 = zext i1 %1 to i8, !dbg !9910
  store i8 %2, ptr %0, align 1, !dbg !9910
  br label %bb3, !dbg !9910

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9910
  br label %bb3, !dbg !9910

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9911, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9911
  ret i1 %4, !dbg !9911
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h5041f43e10d35c7eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9912 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9914, metadata !DIExpression()), !dbg !9916
  br i1 false, label %bb1, label %bb2, !dbg !9916

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9916, !noundef !19
  %_3 = and i64 %_4, 256, !dbg !9916
  %1 = icmp eq i64 %_3, 256, !dbg !9916
  %2 = zext i1 %1 to i8, !dbg !9916
  store i8 %2, ptr %0, align 1, !dbg !9916
  br label %bb3, !dbg !9916

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9916
  br label %bb3, !dbg !9916

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9917, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9917
  ret i1 %4, !dbg !9917
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hc843534ebe15721eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9918 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9920, metadata !DIExpression()), !dbg !9922
  br i1 false, label %bb1, label %bb2, !dbg !9922

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9922, !noundef !19
  %_3 = and i64 %_4, 512, !dbg !9922
  %1 = icmp eq i64 %_3, 512, !dbg !9922
  %2 = zext i1 %1 to i8, !dbg !9922
  store i8 %2, ptr %0, align 1, !dbg !9922
  br label %bb3, !dbg !9922

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9922
  br label %bb3, !dbg !9922

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9923, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9923
  ret i1 %4, !dbg !9923
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h105a60fb478a269aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9924 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9926, metadata !DIExpression()), !dbg !9928
  br i1 false, label %bb1, label %bb2, !dbg !9928

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9928, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !9928
  %1 = icmp eq i64 %_3, 2048, !dbg !9928
  %2 = zext i1 %1 to i8, !dbg !9928
  store i8 %2, ptr %0, align 1, !dbg !9928
  br label %bb3, !dbg !9928

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9928
  br label %bb3, !dbg !9928

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9929, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9929
  ret i1 %4, !dbg !9929
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hff0a04d2edde43a8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9930 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9932, metadata !DIExpression()), !dbg !9934
  br i1 false, label %bb1, label %bb2, !dbg !9934

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9934, !noundef !19
  %_3 = and i64 %_4, 8192, !dbg !9934
  %1 = icmp eq i64 %_3, 8192, !dbg !9934
  %2 = zext i1 %1 to i8, !dbg !9934
  store i8 %2, ptr %0, align 1, !dbg !9934
  br label %bb3, !dbg !9934

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9934
  br label %bb3, !dbg !9934

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9935, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !9935
  ret i1 %4, !dbg !9935
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h01269570ff45caf2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9936 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9942, metadata !DIExpression()), !dbg !9944
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9943, metadata !DIExpression()), !dbg !9944
  %_4 = load i8, ptr %self, align 1, !dbg !9944, !range !3173, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9944

bb2:                                              ; preds = %start
  unreachable, !dbg !9944

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9944
  store ptr @alloc_0f484bb0f11f331a8371fcb2c8ba3057, ptr %0, align 8, !dbg !9944
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9944
  store i64 20, ptr %1, align 8, !dbg !9944
  br label %bb6, !dbg !9945

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9944
  store ptr @alloc_9747c97618a9001513381390b10dc7f7, ptr %2, align 8, !dbg !9944
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9944
  store i64 10, ptr %3, align 8, !dbg !9944
  br label %bb6, !dbg !9945

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9944
  store ptr @alloc_b543b6fa53f923c2acdbd3eead9c62e5, ptr %4, align 8, !dbg !9944
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9944
  store i64 13, ptr %5, align 8, !dbg !9944
  br label %bb6, !dbg !9945

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9944
  store ptr @alloc_2df5611e6b3be3b13afc8565c9b4cd0c, ptr %6, align 8, !dbg !9944
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9944
  store i64 15, ptr %7, align 8, !dbg !9944
  br label %bb6, !dbg !9945

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9944
  %9 = load ptr, ptr %8, align 8, !dbg !9944, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9944
  %11 = load i64, ptr %10, align 8, !dbg !9944, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9944
  ret i1 %12, !dbg !9946
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h51e8f263e1b5d3deE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9947 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9953, metadata !DIExpression()), !dbg !9955
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9954, metadata !DIExpression()), !dbg !9955
  %_4 = load i8, ptr %self, align 1, !dbg !9955, !range !3173, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9955

bb2:                                              ; preds = %start
  unreachable, !dbg !9955

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9955
  store ptr @alloc_05e33b834166043b8cf7b0ef661ac0bc, ptr %0, align 8, !dbg !9955
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9955
  store i64 8, ptr %1, align 8, !dbg !9955
  br label %bb6, !dbg !9956

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9955
  store ptr @alloc_fb9783f6f45873bb5f378e11b8df09df, ptr %2, align 8, !dbg !9955
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9955
  store i64 8, ptr %3, align 8, !dbg !9955
  br label %bb6, !dbg !9956

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9955
  store ptr @alloc_07325dd72c67a3d50c871e5a57b0183b, ptr %4, align 8, !dbg !9955
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9955
  store i64 8, ptr %5, align 8, !dbg !9955
  br label %bb6, !dbg !9956

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9955
  store ptr @alloc_9be86aa4fab242010b917f2b7084cbdf, ptr %6, align 8, !dbg !9955
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9955
  store i64 8, ptr %7, align 8, !dbg !9955
  br label %bb6, !dbg !9956

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9955
  %9 = load ptr, ptr %8, align 8, !dbg !9955, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9955
  %11 = load i64, ptr %10, align 8, !dbg !9955, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9955
  ret i1 %12, !dbg !9957
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h0529143c889dd324E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9958 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9963, metadata !DIExpression()), !dbg !9965
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9964, metadata !DIExpression()), !dbg !9965
  store ptr %self, ptr %_7, align 8, !dbg !9966
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h0c86de4a050deafeE(ptr align 8 %f, ptr align 1 @alloc_f5462565cff4b2030796f4fa990fbaeb, i64 8, ptr align 1 @alloc_62c5d822b7e1ea6807538dfd189a8dcf, i64 4, ptr align 1 %_7, ptr align 8 @vtable.4) #8, !dbg !9965
  ret i1 %0, !dbg !9967
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h046a7a12f70a5228E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9968 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9975, metadata !DIExpression()), !dbg !9977
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9976, metadata !DIExpression()), !dbg !9977
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cbe6f56a6a6bee0ec137f387955556c9, i64 3) #8, !dbg !9977
  ret i1 %0, !dbg !9978
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb1ac1efb9458aacE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9979 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9990, metadata !DIExpression()), !dbg !9992
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9991, metadata !DIExpression()), !dbg !9992
  store ptr %self, ptr %_6, align 8, !dbg !9993
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_b7e48080e9424ebc3cc6b7ecfa260f02, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !9992
  ret i1 %0, !dbg !9994
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h5b9633a1a2af4cc4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9995 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10002, metadata !DIExpression()), !dbg !10004
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10003, metadata !DIExpression()), !dbg !10004
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6a3c3550ed9de42b3ee7e270e9397d16, i64 4) #8, !dbg !10004
  ret i1 %0, !dbg !10005
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17ha61d8a52d02fed4eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10006 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10013, metadata !DIExpression()), !dbg !10015
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10014, metadata !DIExpression()), !dbg !10015
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c929e0a600f17fdb77dedfee80049452, i64 6) #8, !dbg !10015
  ret i1 %0, !dbg !10016
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h589d846cfa157cbfE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10017 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10024, metadata !DIExpression()), !dbg !10026
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10025, metadata !DIExpression()), !dbg !10026
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_86b3c8a27ba601cc35cd98c3e0e7e928, i64 6) #8, !dbg !10026
  ret i1 %0, !dbg !10027
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hba0e1de249332f71E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10028 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10035, metadata !DIExpression()), !dbg !10037
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10036, metadata !DIExpression()), !dbg !10037
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_500bb574e9abe9c059797b7bd042386e, i64 12) #8, !dbg !10037
  ret i1 %0, !dbg !10038
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0d7ee65711d5b75E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10039 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10046, metadata !DIExpression()), !dbg !10048
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10047, metadata !DIExpression()), !dbg !10048
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_547314674e0a89ce48fbf083afac1217, i64 4) #8, !dbg !10048
  ret i1 %0, !dbg !10049
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h34463fd05cfe1714E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10050 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10057, metadata !DIExpression()), !dbg !10059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10058, metadata !DIExpression()), !dbg !10059
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e74ccdaf2c2e494dda08595132f53feb, i64 5) #8, !dbg !10059
  ret i1 %0, !dbg !10060
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h005626bd749ef664E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10061 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10068, metadata !DIExpression()), !dbg !10070
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10069, metadata !DIExpression()), !dbg !10070
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_33b36a21f771695de4f093259ced8768, i64 6) #8, !dbg !10070
  ret i1 %0, !dbg !10071
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h59c2eaca531f52e3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10072 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10079, metadata !DIExpression()), !dbg !10081
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10080, metadata !DIExpression()), !dbg !10081
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_94e1308a50dae477c8d41b0a76ccfa4e, i64 4) #8, !dbg !10081
  ret i1 %0, !dbg !10082
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17hc68feac9f325433dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10083 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10090, metadata !DIExpression()), !dbg !10092
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10091, metadata !DIExpression()), !dbg !10092
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2ce1ca4e214395b8d388c643db1ea0b3, i64 4) #8, !dbg !10092
  ret i1 %0, !dbg !10093
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h714876ddcbc4642dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10094 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_170 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_155 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_145 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10103, metadata !DIExpression()), !dbg !10189
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10104, metadata !DIExpression()), !dbg !10190
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10105, metadata !DIExpression()), !dbg !10191
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10107, metadata !DIExpression()), !dbg !10192
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10109, metadata !DIExpression()), !dbg !10193
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10111, metadata !DIExpression()), !dbg !10194
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10113, metadata !DIExpression()), !dbg !10195
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10115, metadata !DIExpression()), !dbg !10196
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10117, metadata !DIExpression()), !dbg !10197
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10119, metadata !DIExpression()), !dbg !10198
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10121, metadata !DIExpression()), !dbg !10199
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10123, metadata !DIExpression()), !dbg !10200
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10125, metadata !DIExpression()), !dbg !10201
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10127, metadata !DIExpression()), !dbg !10202
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10129, metadata !DIExpression()), !dbg !10203
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10131, metadata !DIExpression()), !dbg !10204
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10133, metadata !DIExpression()), !dbg !10205
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10135, metadata !DIExpression()), !dbg !10206
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10137, metadata !DIExpression()), !dbg !10207
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10139, metadata !DIExpression()), !dbg !10208
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10141, metadata !DIExpression()), !dbg !10209
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10143, metadata !DIExpression()), !dbg !10210
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10145, metadata !DIExpression()), !dbg !10211
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10147, metadata !DIExpression()), !dbg !10212
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10149, metadata !DIExpression()), !dbg !10213
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10151, metadata !DIExpression()), !dbg !10214
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10153, metadata !DIExpression()), !dbg !10215
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10155, metadata !DIExpression()), !dbg !10216
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10157, metadata !DIExpression()), !dbg !10217
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10159, metadata !DIExpression()), !dbg !10218
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10161, metadata !DIExpression()), !dbg !10219
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10163, metadata !DIExpression()), !dbg !10220
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10165, metadata !DIExpression()), !dbg !10221
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10167, metadata !DIExpression()), !dbg !10222
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10169, metadata !DIExpression()), !dbg !10223
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10171, metadata !DIExpression()), !dbg !10224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10173, metadata !DIExpression()), !dbg !10225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10175, metadata !DIExpression()), !dbg !10226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10177, metadata !DIExpression()), !dbg !10227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10179, metadata !DIExpression()), !dbg !10228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10181, metadata !DIExpression()), !dbg !10229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10183, metadata !DIExpression()), !dbg !10230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10185, metadata !DIExpression()), !dbg !10231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10187, metadata !DIExpression()), !dbg !10232
  store i8 1, ptr %first, align 1, !dbg !10233
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2027c93eb54c0c74E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_4, label %bb2, label %bb13, !dbg !10234

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_21 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h7a7b7da0402f0fa7E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_21, label %bb15, label %bb26, !dbg !10234

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10235
  %_5 = xor i1 %_6, true, !dbg !10236
  br i1 %_5, label %bb3, label %bb8, !dbg !10236

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_4792210b3b2a46622edd5a4a3e06820e, i64 22) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !10238
  %3 = zext i1 %2 to i8, !dbg !10238
  store i8 %3, ptr %_14, align 1, !dbg !10238
  %4 = load i8, ptr %_14, align 1, !dbg !10238, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10238
  %_17 = zext i1 %5 to i64, !dbg !10238
  %6 = icmp eq i64 %_17, 0, !dbg !10238
  br i1 %6, label %bb13, label %bb12, !dbg !10238

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !10239
  %8 = zext i1 %7 to i8, !dbg !10239
  store i8 %8, ptr %_7, align 1, !dbg !10239
  %9 = load i8, ptr %_7, align 1, !dbg !10239, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10239
  %_10 = zext i1 %10 to i64, !dbg !10239
  %11 = icmp eq i64 %_10, 0, !dbg !10239
  br i1 %11, label %bb8, label %bb7, !dbg !10239

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10240
  %13 = zext i1 %12 to i8, !dbg !10240
  store i8 %13, ptr %0, align 1, !dbg !10240
  br label %bb130, !dbg !10240

bb6:                                              ; No predecessors!
  unreachable, !dbg !10239

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10241, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10241
  ret i1 %15, !dbg !10241

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10242
  %17 = zext i1 %16 to i8, !dbg !10242
  store i8 %17, ptr %0, align 1, !dbg !10242
  br label %bb130, !dbg !10242

bb11:                                             ; No predecessors!
  unreachable, !dbg !10238

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_38 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h394103b7dcb9dbe3E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_38, label %bb28, label %bb39, !dbg !10234

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !10235
  %_22 = xor i1 %_23, true, !dbg !10236
  br i1 %_22, label %bb16, label %bb21, !dbg !10236

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bceec6ac6b0bc0739985ad327c7f4e1b, i64 16) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !10238
  %20 = zext i1 %19 to i8, !dbg !10238
  store i8 %20, ptr %_31, align 1, !dbg !10238
  %21 = load i8, ptr %_31, align 1, !dbg !10238, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10238
  %_34 = zext i1 %22 to i64, !dbg !10238
  %23 = icmp eq i64 %_34, 0, !dbg !10238
  br i1 %23, label %bb26, label %bb25, !dbg !10238

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !10239
  %25 = zext i1 %24 to i8, !dbg !10239
  store i8 %25, ptr %_24, align 1, !dbg !10239
  %26 = load i8, ptr %_24, align 1, !dbg !10239, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10239
  %_27 = zext i1 %27 to i64, !dbg !10239
  %28 = icmp eq i64 %_27, 0, !dbg !10239
  br i1 %28, label %bb21, label %bb20, !dbg !10239

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10243
  %30 = zext i1 %29 to i8, !dbg !10243
  store i8 %30, ptr %0, align 1, !dbg !10243
  br label %bb130, !dbg !10243

bb19:                                             ; No predecessors!
  unreachable, !dbg !10239

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10244
  %32 = zext i1 %31 to i8, !dbg !10244
  store i8 %32, ptr %0, align 1, !dbg !10244
  br label %bb130, !dbg !10244

bb24:                                             ; No predecessors!
  unreachable, !dbg !10238

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_55 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he5c078d4b56c1e6fE"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_55, label %bb41, label %bb52, !dbg !10234

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !10235
  %_39 = xor i1 %_40, true, !dbg !10236
  br i1 %_39, label %bb29, label %bb34, !dbg !10236

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b6f678400789502eebcb85ba5f0fbc52, i64 16) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !10238
  %35 = zext i1 %34 to i8, !dbg !10238
  store i8 %35, ptr %_48, align 1, !dbg !10238
  %36 = load i8, ptr %_48, align 1, !dbg !10238, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10238
  %_51 = zext i1 %37 to i64, !dbg !10238
  %38 = icmp eq i64 %_51, 0, !dbg !10238
  br i1 %38, label %bb39, label %bb38, !dbg !10238

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !10239
  %40 = zext i1 %39 to i8, !dbg !10239
  store i8 %40, ptr %_41, align 1, !dbg !10239
  %41 = load i8, ptr %_41, align 1, !dbg !10239, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10239
  %_44 = zext i1 %42 to i64, !dbg !10239
  %43 = icmp eq i64 %_44, 0, !dbg !10239
  br i1 %43, label %bb34, label %bb33, !dbg !10239

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10245
  %45 = zext i1 %44 to i8, !dbg !10245
  store i8 %45, ptr %0, align 1, !dbg !10245
  br label %bb130, !dbg !10245

bb32:                                             ; No predecessors!
  unreachable, !dbg !10239

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10246
  %47 = zext i1 %46 to i8, !dbg !10246
  store i8 %47, ptr %0, align 1, !dbg !10246
  br label %bb130, !dbg !10246

bb37:                                             ; No predecessors!
  unreachable, !dbg !10238

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_72 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hb8cee254065ad314E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_72, label %bb54, label %bb65, !dbg !10234

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !10235
  %_56 = xor i1 %_57, true, !dbg !10236
  br i1 %_56, label %bb42, label %bb47, !dbg !10236

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_3962038771270b743c9e93f82873aa6a, i64 17) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !10238
  %50 = zext i1 %49 to i8, !dbg !10238
  store i8 %50, ptr %_65, align 1, !dbg !10238
  %51 = load i8, ptr %_65, align 1, !dbg !10238, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10238
  %_68 = zext i1 %52 to i64, !dbg !10238
  %53 = icmp eq i64 %_68, 0, !dbg !10238
  br i1 %53, label %bb52, label %bb51, !dbg !10238

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !10239
  %55 = zext i1 %54 to i8, !dbg !10239
  store i8 %55, ptr %_58, align 1, !dbg !10239
  %56 = load i8, ptr %_58, align 1, !dbg !10239, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10239
  %_61 = zext i1 %57 to i64, !dbg !10239
  %58 = icmp eq i64 %_61, 0, !dbg !10239
  br i1 %58, label %bb47, label %bb46, !dbg !10239

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10247
  %60 = zext i1 %59 to i8, !dbg !10247
  store i8 %60, ptr %0, align 1, !dbg !10247
  br label %bb130, !dbg !10247

bb45:                                             ; No predecessors!
  unreachable, !dbg !10239

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10248
  %62 = zext i1 %61 to i8, !dbg !10248
  store i8 %62, ptr %0, align 1, !dbg !10248
  br label %bb130, !dbg !10248

bb50:                                             ; No predecessors!
  unreachable, !dbg !10238

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_89 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hbbebdb992135282dE"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_89, label %bb67, label %bb78, !dbg !10234

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !10235
  %_73 = xor i1 %_74, true, !dbg !10236
  br i1 %_73, label %bb55, label %bb60, !dbg !10236

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6a10724cc57b2d3e7eacc40fab6ec018, i64 29) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !10238
  %65 = zext i1 %64 to i8, !dbg !10238
  store i8 %65, ptr %_82, align 1, !dbg !10238
  %66 = load i8, ptr %_82, align 1, !dbg !10238, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10238
  %_85 = zext i1 %67 to i64, !dbg !10238
  %68 = icmp eq i64 %_85, 0, !dbg !10238
  br i1 %68, label %bb65, label %bb64, !dbg !10238

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !10239
  %70 = zext i1 %69 to i8, !dbg !10239
  store i8 %70, ptr %_75, align 1, !dbg !10239
  %71 = load i8, ptr %_75, align 1, !dbg !10239, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10239
  %_78 = zext i1 %72 to i64, !dbg !10239
  %73 = icmp eq i64 %_78, 0, !dbg !10239
  br i1 %73, label %bb60, label %bb59, !dbg !10239

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10249
  %75 = zext i1 %74 to i8, !dbg !10249
  store i8 %75, ptr %0, align 1, !dbg !10249
  br label %bb130, !dbg !10249

bb58:                                             ; No predecessors!
  unreachable, !dbg !10239

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10250
  %77 = zext i1 %76 to i8, !dbg !10250
  store i8 %77, ptr %0, align 1, !dbg !10250
  br label %bb130, !dbg !10250

bb63:                                             ; No predecessors!
  unreachable, !dbg !10238

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_106 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h84d6c2309a42e9f7E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_106, label %bb80, label %bb91, !dbg !10234

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !10235
  %_90 = xor i1 %_91, true, !dbg !10236
  br i1 %_90, label %bb68, label %bb73, !dbg !10236

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_9decbf34a66db9420dc087f385e2717b, i64 30) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !10238
  %80 = zext i1 %79 to i8, !dbg !10238
  store i8 %80, ptr %_99, align 1, !dbg !10238
  %81 = load i8, ptr %_99, align 1, !dbg !10238, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10238
  %_102 = zext i1 %82 to i64, !dbg !10238
  %83 = icmp eq i64 %_102, 0, !dbg !10238
  br i1 %83, label %bb78, label %bb77, !dbg !10238

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !10239
  %85 = zext i1 %84 to i8, !dbg !10239
  store i8 %85, ptr %_92, align 1, !dbg !10239
  %86 = load i8, ptr %_92, align 1, !dbg !10239, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10239
  %_95 = zext i1 %87 to i64, !dbg !10239
  %88 = icmp eq i64 %_95, 0, !dbg !10239
  br i1 %88, label %bb73, label %bb72, !dbg !10239

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10251
  %90 = zext i1 %89 to i8, !dbg !10251
  store i8 %90, ptr %0, align 1, !dbg !10251
  br label %bb130, !dbg !10251

bb71:                                             ; No predecessors!
  unreachable, !dbg !10239

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10252
  %92 = zext i1 %91 to i8, !dbg !10252
  store i8 %92, ptr %0, align 1, !dbg !10252
  br label %bb130, !dbg !10252

bb76:                                             ; No predecessors!
  unreachable, !dbg !10238

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_123 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h0b8075a9b294fc85E"(ptr align 8 %self) #8, !dbg !10234
  br i1 %_123, label %bb93, label %bb104, !dbg !10234

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !10235
  %_107 = xor i1 %_108, true, !dbg !10236
  br i1 %_107, label %bb81, label %bb86, !dbg !10236

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2dd2694b6de9c79c7e3db23eee55fa3d, i64 19) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !10238
  %95 = zext i1 %94 to i8, !dbg !10238
  store i8 %95, ptr %_116, align 1, !dbg !10238
  %96 = load i8, ptr %_116, align 1, !dbg !10238, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10238
  %_119 = zext i1 %97 to i64, !dbg !10238
  %98 = icmp eq i64 %_119, 0, !dbg !10238
  br i1 %98, label %bb91, label %bb90, !dbg !10238

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !10239
  %100 = zext i1 %99 to i8, !dbg !10239
  store i8 %100, ptr %_109, align 1, !dbg !10239
  %101 = load i8, ptr %_109, align 1, !dbg !10239, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10239
  %_112 = zext i1 %102 to i64, !dbg !10239
  %103 = icmp eq i64 %_112, 0, !dbg !10239
  br i1 %103, label %bb86, label %bb85, !dbg !10239

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10253
  %105 = zext i1 %104 to i8, !dbg !10253
  store i8 %105, ptr %0, align 1, !dbg !10253
  br label %bb130, !dbg !10253

bb84:                                             ; No predecessors!
  unreachable, !dbg !10239

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10254
  %107 = zext i1 %106 to i8, !dbg !10254
  store i8 %107, ptr %0, align 1, !dbg !10254
  br label %bb130, !dbg !10254

bb89:                                             ; No predecessors!
  unreachable, !dbg !10238

bb104:                                            ; preds = %bb99, %bb91
  %_141 = load i64, ptr %self, align 8, !dbg !10255, !noundef !19
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h8ef5d6d6916874f9E() #8, !dbg !10256
  store i64 %108, ptr %_145, align 8, !dbg !10256
; call x86_64::registers::model_specific::EferFlags::bits
  %_143 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h0ae5bc5bbe7659ffE(ptr align 8 %_145) #8, !dbg !10256
  %_142 = xor i64 %_143, -1, !dbg !10257
  %109 = and i64 %_141, %_142, !dbg !10255
  store i64 %109, ptr %extra_bits, align 8, !dbg !10255
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10258, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10258
  br i1 %111, label %bb123, label %bb107, !dbg !10258

bb93:                                             ; preds = %bb91
  %112 = load i8, ptr %first, align 1, !dbg !10235, !range !1598, !noundef !19
  %_125 = trunc i8 %112 to i1, !dbg !10235
  %_124 = xor i1 %_125, true, !dbg !10236
  br i1 %_124, label %bb94, label %bb99, !dbg !10236

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10237
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_4fe9ba503b2b67628ab07e1aeff4bfb4, i64 27) #8, !dbg !10238
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !10238
  %114 = zext i1 %113 to i8, !dbg !10238
  store i8 %114, ptr %_133, align 1, !dbg !10238
  %115 = load i8, ptr %_133, align 1, !dbg !10238, !range !1598, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10238
  %_136 = zext i1 %116 to i64, !dbg !10238
  %117 = icmp eq i64 %_136, 0, !dbg !10238
  br i1 %117, label %bb104, label %bb103, !dbg !10238

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10239
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !10239
  %119 = zext i1 %118 to i8, !dbg !10239
  store i8 %119, ptr %_126, align 1, !dbg !10239
  %120 = load i8, ptr %_126, align 1, !dbg !10239, !range !1598, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10239
  %_129 = zext i1 %121 to i64, !dbg !10239
  %122 = icmp eq i64 %_129, 0, !dbg !10239
  br i1 %122, label %bb99, label %bb98, !dbg !10239

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10259
  %124 = zext i1 %123 to i8, !dbg !10259
  store i8 %124, ptr %0, align 1, !dbg !10259
  br label %bb130, !dbg !10259

bb97:                                             ; No predecessors!
  unreachable, !dbg !10239

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10260
  %126 = zext i1 %125 to i8, !dbg !10260
  store i8 %126, ptr %0, align 1, !dbg !10260
  br label %bb130, !dbg !10260

bb102:                                            ; No predecessors!
  unreachable, !dbg !10238

bb123:                                            ; preds = %bb116, %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10261, !range !1598, !noundef !19
  %_169 = trunc i8 %127 to i1, !dbg !10261
  br i1 %_169, label %bb124, label %bb129, !dbg !10261

bb107:                                            ; preds = %bb104
  %128 = load i8, ptr %first, align 1, !dbg !10262, !range !1598, !noundef !19
  %_147 = trunc i8 %128 to i1, !dbg !10262
  %_146 = xor i1 %_147, true, !dbg !10263
  br i1 %_146, label %bb108, label %bb113, !dbg !10263

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10264
; call core::fmt::Formatter::write_str
  %_156 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !10265
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_156) #8, !dbg !10265
  %130 = zext i1 %129 to i8, !dbg !10265
  store i8 %130, ptr %_155, align 1, !dbg !10265
  %131 = load i8, ptr %_155, align 1, !dbg !10265, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10265
  %_158 = zext i1 %132 to i64, !dbg !10265
  %133 = icmp eq i64 %_158, 0, !dbg !10265
  br i1 %133, label %bb116, label %bb118, !dbg !10265

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10266
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_149) #8, !dbg !10266
  %135 = zext i1 %134 to i8, !dbg !10266
  store i8 %135, ptr %_148, align 1, !dbg !10266
  %136 = load i8, ptr %_148, align 1, !dbg !10266, !range !1598, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10266
  %_151 = zext i1 %137 to i64, !dbg !10266
  %138 = icmp eq i64 %_151, 0, !dbg !10266
  br i1 %138, label %bb113, label %bb112, !dbg !10266

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10267
  %140 = zext i1 %139 to i8, !dbg !10267
  store i8 %140, ptr %0, align 1, !dbg !10267
  br label %bb130, !dbg !10267

bb111:                                            ; No predecessors!
  unreachable, !dbg !10266

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_163 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10268
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_163) #8, !dbg !10268
  %142 = zext i1 %141 to i8, !dbg !10268
  store i8 %142, ptr %_162, align 1, !dbg !10268
  %143 = load i8, ptr %_162, align 1, !dbg !10268, !range !1598, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10268
  %_165 = zext i1 %144 to i64, !dbg !10268
  %145 = icmp eq i64 %_165, 0, !dbg !10268
  br i1 %145, label %bb123, label %bb122, !dbg !10268

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10269
  %147 = zext i1 %146 to i8, !dbg !10269
  store i8 %147, ptr %0, align 1, !dbg !10269
  br label %bb130, !dbg !10269

bb117:                                            ; No predecessors!
  unreachable, !dbg !10265

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10270
  %149 = zext i1 %148 to i8, !dbg !10270
  store i8 %149, ptr %0, align 1, !dbg !10270
  br label %bb130, !dbg !10270

bb121:                                            ; No predecessors!
  unreachable, !dbg !10268

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10271
  br label %bb130, !dbg !10241

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_171) #8, !dbg !10272
  %151 = zext i1 %150 to i8, !dbg !10272
  store i8 %151, ptr %_170, align 1, !dbg !10272
  %152 = load i8, ptr %_170, align 1, !dbg !10272, !range !1598, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10272
  %_173 = zext i1 %153 to i64, !dbg !10272
  %154 = icmp eq i64 %_173, 0, !dbg !10272
  br i1 %154, label %bb129, label %bb128, !dbg !10272

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_64dec7583902d0fdeeec05b0d4b16d36) #8, !dbg !10273
  %156 = zext i1 %155 to i8, !dbg !10273
  store i8 %156, ptr %0, align 1, !dbg !10273
  br label %bb130, !dbg !10273

bb127:                                            ; No predecessors!
  unreachable, !dbg !10272
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hee80bf649e9d8ad4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10274 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10277, metadata !DIExpression()), !dbg !10279
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10278, metadata !DIExpression()), !dbg !10280
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10281
  ret i1 %0, !dbg !10282
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hca4fd475ec0785ebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10283 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10286, metadata !DIExpression()), !dbg !10288
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10287, metadata !DIExpression()), !dbg !10289
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10290
  ret i1 %0, !dbg !10291
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17heeecf0d62452f390E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10292 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10295, metadata !DIExpression()), !dbg !10297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10296, metadata !DIExpression()), !dbg !10298
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10299
  ret i1 %0, !dbg !10300
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h78ad12d29885c007E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10301 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10304, metadata !DIExpression()), !dbg !10306
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10305, metadata !DIExpression()), !dbg !10307
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10308
  ret i1 %0, !dbg !10309
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h8ef5d6d6916874f9E() unnamed_addr #0 !dbg !10310 {
start:
  ret i64 64769, !dbg !10313
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h0ae5bc5bbe7659ffE(ptr align 8 %self) unnamed_addr #0 !dbg !10314 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10318, metadata !DIExpression()), !dbg !10319
  %0 = load i64, ptr %self, align 8, !dbg !10320, !noundef !19
  ret i64 %0, !dbg !10321
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2027c93eb54c0c74E"(ptr align 8 %self) unnamed_addr #0 !dbg !10322 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10328, metadata !DIExpression()), !dbg !10330
  br i1 false, label %bb1, label %bb2, !dbg !10330

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10330, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !10330
  %1 = icmp eq i64 %_3, 1, !dbg !10330
  %2 = zext i1 %1 to i8, !dbg !10330
  store i8 %2, ptr %0, align 1, !dbg !10330
  br label %bb3, !dbg !10330

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10330
  br label %bb3, !dbg !10330

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10331, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10331
  ret i1 %4, !dbg !10331
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h7a7b7da0402f0fa7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10332 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10334, metadata !DIExpression()), !dbg !10336
  br i1 false, label %bb1, label %bb2, !dbg !10336

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10336, !noundef !19
  %_3 = and i64 %_4, 256, !dbg !10336
  %1 = icmp eq i64 %_3, 256, !dbg !10336
  %2 = zext i1 %1 to i8, !dbg !10336
  store i8 %2, ptr %0, align 1, !dbg !10336
  br label %bb3, !dbg !10336

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10336
  br label %bb3, !dbg !10336

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10337, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10337
  ret i1 %4, !dbg !10337
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h394103b7dcb9dbe3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10338 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10340, metadata !DIExpression()), !dbg !10342
  br i1 false, label %bb1, label %bb2, !dbg !10342

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10342, !noundef !19
  %_3 = and i64 %_4, 1024, !dbg !10342
  %1 = icmp eq i64 %_3, 1024, !dbg !10342
  %2 = zext i1 %1 to i8, !dbg !10342
  store i8 %2, ptr %0, align 1, !dbg !10342
  br label %bb3, !dbg !10342

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10342
  br label %bb3, !dbg !10342

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10343, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10343
  ret i1 %4, !dbg !10343
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he5c078d4b56c1e6fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10344 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10346, metadata !DIExpression()), !dbg !10348
  br i1 false, label %bb1, label %bb2, !dbg !10348

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10348, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !10348
  %1 = icmp eq i64 %_3, 2048, !dbg !10348
  %2 = zext i1 %1 to i8, !dbg !10348
  store i8 %2, ptr %0, align 1, !dbg !10348
  br label %bb3, !dbg !10348

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10348
  br label %bb3, !dbg !10348

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10349, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10349
  ret i1 %4, !dbg !10349
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hb8cee254065ad314E"(ptr align 8 %self) unnamed_addr #0 !dbg !10350 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10352, metadata !DIExpression()), !dbg !10354
  br i1 false, label %bb1, label %bb2, !dbg !10354

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10354, !noundef !19
  %_3 = and i64 %_4, 4096, !dbg !10354
  %1 = icmp eq i64 %_3, 4096, !dbg !10354
  %2 = zext i1 %1 to i8, !dbg !10354
  store i8 %2, ptr %0, align 1, !dbg !10354
  br label %bb3, !dbg !10354

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10354
  br label %bb3, !dbg !10354

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10355, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10355
  ret i1 %4, !dbg !10355
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hbbebdb992135282dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10356 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10358, metadata !DIExpression()), !dbg !10360
  br i1 false, label %bb1, label %bb2, !dbg !10360

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10360, !noundef !19
  %_3 = and i64 %_4, 8192, !dbg !10360
  %1 = icmp eq i64 %_3, 8192, !dbg !10360
  %2 = zext i1 %1 to i8, !dbg !10360
  store i8 %2, ptr %0, align 1, !dbg !10360
  br label %bb3, !dbg !10360

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10360
  br label %bb3, !dbg !10360

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10361, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10361
  ret i1 %4, !dbg !10361
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h84d6c2309a42e9f7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10362 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10364, metadata !DIExpression()), !dbg !10366
  br i1 false, label %bb1, label %bb2, !dbg !10366

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10366, !noundef !19
  %_3 = and i64 %_4, 16384, !dbg !10366
  %1 = icmp eq i64 %_3, 16384, !dbg !10366
  %2 = zext i1 %1 to i8, !dbg !10366
  store i8 %2, ptr %0, align 1, !dbg !10366
  br label %bb3, !dbg !10366

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10366
  br label %bb3, !dbg !10366

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10367, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10367
  ret i1 %4, !dbg !10367
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h0b8075a9b294fc85E"(ptr align 8 %self) unnamed_addr #0 !dbg !10368 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10370, metadata !DIExpression()), !dbg !10372
  br i1 false, label %bb1, label %bb2, !dbg !10372

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10372, !noundef !19
  %_3 = and i64 %_4, 32768, !dbg !10372
  %1 = icmp eq i64 %_3, 32768, !dbg !10372
  %2 = zext i1 %1 to i8, !dbg !10372
  store i8 %2, ptr %0, align 1, !dbg !10372
  br label %bb3, !dbg !10372

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10372
  br label %bb3, !dbg !10372

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10373, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10373
  ret i1 %4, !dbg !10373
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h799744e06eba7221E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10374 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_170 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_155 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_145 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10383, metadata !DIExpression()), !dbg !10469
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10384, metadata !DIExpression()), !dbg !10470
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10385, metadata !DIExpression()), !dbg !10471
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10387, metadata !DIExpression()), !dbg !10472
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10389, metadata !DIExpression()), !dbg !10473
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10391, metadata !DIExpression()), !dbg !10474
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10393, metadata !DIExpression()), !dbg !10475
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10395, metadata !DIExpression()), !dbg !10476
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10397, metadata !DIExpression()), !dbg !10477
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10399, metadata !DIExpression()), !dbg !10478
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10401, metadata !DIExpression()), !dbg !10479
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10403, metadata !DIExpression()), !dbg !10480
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10405, metadata !DIExpression()), !dbg !10481
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10407, metadata !DIExpression()), !dbg !10482
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10409, metadata !DIExpression()), !dbg !10483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10411, metadata !DIExpression()), !dbg !10484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10413, metadata !DIExpression()), !dbg !10485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10415, metadata !DIExpression()), !dbg !10486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10417, metadata !DIExpression()), !dbg !10487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10419, metadata !DIExpression()), !dbg !10488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10421, metadata !DIExpression()), !dbg !10489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10423, metadata !DIExpression()), !dbg !10490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10425, metadata !DIExpression()), !dbg !10491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10427, metadata !DIExpression()), !dbg !10492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10429, metadata !DIExpression()), !dbg !10493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10431, metadata !DIExpression()), !dbg !10494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10433, metadata !DIExpression()), !dbg !10495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10435, metadata !DIExpression()), !dbg !10496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10437, metadata !DIExpression()), !dbg !10497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10439, metadata !DIExpression()), !dbg !10498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10441, metadata !DIExpression()), !dbg !10499
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10443, metadata !DIExpression()), !dbg !10500
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10445, metadata !DIExpression()), !dbg !10501
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10447, metadata !DIExpression()), !dbg !10502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10449, metadata !DIExpression()), !dbg !10503
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10451, metadata !DIExpression()), !dbg !10504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10453, metadata !DIExpression()), !dbg !10505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10455, metadata !DIExpression()), !dbg !10506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10457, metadata !DIExpression()), !dbg !10507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10459, metadata !DIExpression()), !dbg !10508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10461, metadata !DIExpression()), !dbg !10509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10463, metadata !DIExpression()), !dbg !10510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10465, metadata !DIExpression()), !dbg !10511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10467, metadata !DIExpression()), !dbg !10512
  store i8 1, ptr %first, align 1, !dbg !10513
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6fafd60fe5bdfc5cE"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_4, label %bb2, label %bb13, !dbg !10514

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_21 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17he026e23677c683dbE"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_21, label %bb15, label %bb26, !dbg !10514

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10515
  %_5 = xor i1 %_6, true, !dbg !10516
  br i1 %_5, label %bb3, label %bb8, !dbg !10516

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_23237429d68d724b439b0cb28591d19e, i64 9) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !10518
  %3 = zext i1 %2 to i8, !dbg !10518
  store i8 %3, ptr %_14, align 1, !dbg !10518
  %4 = load i8, ptr %_14, align 1, !dbg !10518, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10518
  %_17 = zext i1 %5 to i64, !dbg !10518
  %6 = icmp eq i64 %_17, 0, !dbg !10518
  br i1 %6, label %bb13, label %bb12, !dbg !10518

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !10519
  %8 = zext i1 %7 to i8, !dbg !10519
  store i8 %8, ptr %_7, align 1, !dbg !10519
  %9 = load i8, ptr %_7, align 1, !dbg !10519, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10519
  %_10 = zext i1 %10 to i64, !dbg !10519
  %11 = icmp eq i64 %_10, 0, !dbg !10519
  br i1 %11, label %bb8, label %bb7, !dbg !10519

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10520
  %13 = zext i1 %12 to i8, !dbg !10520
  store i8 %13, ptr %0, align 1, !dbg !10520
  br label %bb130, !dbg !10520

bb6:                                              ; No predecessors!
  unreachable, !dbg !10519

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10521, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10521
  ret i1 %15, !dbg !10521

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10522
  %17 = zext i1 %16 to i8, !dbg !10522
  store i8 %17, ptr %0, align 1, !dbg !10522
  br label %bb130, !dbg !10522

bb11:                                             ; No predecessors!
  unreachable, !dbg !10518

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_38 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h80a28439d1734c22E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_38, label %bb28, label %bb39, !dbg !10514

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !10515
  %_22 = xor i1 %_23, true, !dbg !10516
  br i1 %_22, label %bb16, label %bb21, !dbg !10516

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_261ef2c0ca0a2a6341c9b4db2bd13a15, i64 15) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !10518
  %20 = zext i1 %19 to i8, !dbg !10518
  store i8 %20, ptr %_31, align 1, !dbg !10518
  %21 = load i8, ptr %_31, align 1, !dbg !10518, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10518
  %_34 = zext i1 %22 to i64, !dbg !10518
  %23 = icmp eq i64 %_34, 0, !dbg !10518
  br i1 %23, label %bb26, label %bb25, !dbg !10518

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !10519
  %25 = zext i1 %24 to i8, !dbg !10519
  store i8 %25, ptr %_24, align 1, !dbg !10519
  %26 = load i8, ptr %_24, align 1, !dbg !10519, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10519
  %_27 = zext i1 %27 to i64, !dbg !10519
  %28 = icmp eq i64 %_27, 0, !dbg !10519
  br i1 %28, label %bb21, label %bb20, !dbg !10519

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10523
  %30 = zext i1 %29 to i8, !dbg !10523
  store i8 %30, ptr %0, align 1, !dbg !10523
  br label %bb130, !dbg !10523

bb19:                                             ; No predecessors!
  unreachable, !dbg !10519

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10524
  %32 = zext i1 %31 to i8, !dbg !10524
  store i8 %32, ptr %0, align 1, !dbg !10524
  br label %bb130, !dbg !10524

bb24:                                             ; No predecessors!
  unreachable, !dbg !10518

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_55 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17hc5b4a83d80f519b9E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_55, label %bb41, label %bb52, !dbg !10514

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !10515
  %_39 = xor i1 %_40, true, !dbg !10516
  br i1 %_39, label %bb29, label %bb34, !dbg !10516

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0ba522dea95dceed5140d5cb6bb74e61, i64 10) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !10518
  %35 = zext i1 %34 to i8, !dbg !10518
  store i8 %35, ptr %_48, align 1, !dbg !10518
  %36 = load i8, ptr %_48, align 1, !dbg !10518, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10518
  %_51 = zext i1 %37 to i64, !dbg !10518
  %38 = icmp eq i64 %_51, 0, !dbg !10518
  br i1 %38, label %bb39, label %bb38, !dbg !10518

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !10519
  %40 = zext i1 %39 to i8, !dbg !10519
  store i8 %40, ptr %_41, align 1, !dbg !10519
  %41 = load i8, ptr %_41, align 1, !dbg !10519, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10519
  %_44 = zext i1 %42 to i64, !dbg !10519
  %43 = icmp eq i64 %_44, 0, !dbg !10519
  br i1 %43, label %bb34, label %bb33, !dbg !10519

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10525
  %45 = zext i1 %44 to i8, !dbg !10525
  store i8 %45, ptr %0, align 1, !dbg !10525
  br label %bb130, !dbg !10525

bb32:                                             ; No predecessors!
  unreachable, !dbg !10519

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10526
  %47 = zext i1 %46 to i8, !dbg !10526
  store i8 %47, ptr %0, align 1, !dbg !10526
  br label %bb130, !dbg !10526

bb37:                                             ; No predecessors!
  unreachable, !dbg !10518

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_72 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hcda2652084a259d0E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_72, label %bb54, label %bb65, !dbg !10514

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !10515
  %_56 = xor i1 %_57, true, !dbg !10516
  br i1 %_56, label %bb42, label %bb47, !dbg !10516

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_fdad23d9b4f8968d265282f2a4a01b1d, i64 17) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !10518
  %50 = zext i1 %49 to i8, !dbg !10518
  store i8 %50, ptr %_65, align 1, !dbg !10518
  %51 = load i8, ptr %_65, align 1, !dbg !10518, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10518
  %_68 = zext i1 %52 to i64, !dbg !10518
  %53 = icmp eq i64 %_68, 0, !dbg !10518
  br i1 %53, label %bb52, label %bb51, !dbg !10518

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !10519
  %55 = zext i1 %54 to i8, !dbg !10519
  store i8 %55, ptr %_58, align 1, !dbg !10519
  %56 = load i8, ptr %_58, align 1, !dbg !10519, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10519
  %_61 = zext i1 %57 to i64, !dbg !10519
  %58 = icmp eq i64 %_61, 0, !dbg !10519
  br i1 %58, label %bb47, label %bb46, !dbg !10519

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10527
  %60 = zext i1 %59 to i8, !dbg !10527
  store i8 %60, ptr %0, align 1, !dbg !10527
  br label %bb130, !dbg !10527

bb45:                                             ; No predecessors!
  unreachable, !dbg !10519

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10528
  %62 = zext i1 %61 to i8, !dbg !10528
  store i8 %62, ptr %0, align 1, !dbg !10528
  br label %bb130, !dbg !10528

bb50:                                             ; No predecessors!
  unreachable, !dbg !10518

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_89 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hae173cc6047a1439E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_89, label %bb67, label %bb78, !dbg !10514

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !10515
  %_73 = xor i1 %_74, true, !dbg !10516
  br i1 %_73, label %bb55, label %bb60, !dbg !10516

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_8b5f59b51ab57f05e308b97a1bd0953b, i64 19) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !10518
  %65 = zext i1 %64 to i8, !dbg !10518
  store i8 %65, ptr %_82, align 1, !dbg !10518
  %66 = load i8, ptr %_82, align 1, !dbg !10518, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10518
  %_85 = zext i1 %67 to i64, !dbg !10518
  %68 = icmp eq i64 %_85, 0, !dbg !10518
  br i1 %68, label %bb65, label %bb64, !dbg !10518

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !10519
  %70 = zext i1 %69 to i8, !dbg !10519
  store i8 %70, ptr %_75, align 1, !dbg !10519
  %71 = load i8, ptr %_75, align 1, !dbg !10519, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10519
  %_78 = zext i1 %72 to i64, !dbg !10519
  %73 = icmp eq i64 %_78, 0, !dbg !10519
  br i1 %73, label %bb60, label %bb59, !dbg !10519

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10529
  %75 = zext i1 %74 to i8, !dbg !10529
  store i8 %75, ptr %0, align 1, !dbg !10529
  br label %bb130, !dbg !10529

bb58:                                             ; No predecessors!
  unreachable, !dbg !10519

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10530
  %77 = zext i1 %76 to i8, !dbg !10530
  store i8 %77, ptr %0, align 1, !dbg !10530
  br label %bb130, !dbg !10530

bb63:                                             ; No predecessors!
  unreachable, !dbg !10518

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_106 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hab14661754f6ebb3E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_106, label %bb80, label %bb91, !dbg !10514

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !10515
  %_90 = xor i1 %_91, true, !dbg !10516
  br i1 %_90, label %bb68, label %bb73, !dbg !10516

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f360dfb326be7cb2709f542bc271fe81, i64 26) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !10518
  %80 = zext i1 %79 to i8, !dbg !10518
  store i8 %80, ptr %_99, align 1, !dbg !10518
  %81 = load i8, ptr %_99, align 1, !dbg !10518, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10518
  %_102 = zext i1 %82 to i64, !dbg !10518
  %83 = icmp eq i64 %_102, 0, !dbg !10518
  br i1 %83, label %bb78, label %bb77, !dbg !10518

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !10519
  %85 = zext i1 %84 to i8, !dbg !10519
  store i8 %85, ptr %_92, align 1, !dbg !10519
  %86 = load i8, ptr %_92, align 1, !dbg !10519, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10519
  %_95 = zext i1 %87 to i64, !dbg !10519
  %88 = icmp eq i64 %_95, 0, !dbg !10519
  br i1 %88, label %bb73, label %bb72, !dbg !10519

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10531
  %90 = zext i1 %89 to i8, !dbg !10531
  store i8 %90, ptr %0, align 1, !dbg !10531
  br label %bb130, !dbg !10531

bb71:                                             ; No predecessors!
  unreachable, !dbg !10519

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10532
  %92 = zext i1 %91 to i8, !dbg !10532
  store i8 %92, ptr %0, align 1, !dbg !10532
  br label %bb130, !dbg !10532

bb76:                                             ; No predecessors!
  unreachable, !dbg !10518

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_123 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h59a0bf7467db4c29E"(ptr align 8 %self) #8, !dbg !10514
  br i1 %_123, label %bb93, label %bb104, !dbg !10514

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !10515
  %_107 = xor i1 %_108, true, !dbg !10516
  br i1 %_107, label %bb81, label %bb86, !dbg !10516

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7596ff506b1fc0472f6568ed13795f2f, i64 19) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !10518
  %95 = zext i1 %94 to i8, !dbg !10518
  store i8 %95, ptr %_116, align 1, !dbg !10518
  %96 = load i8, ptr %_116, align 1, !dbg !10518, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10518
  %_119 = zext i1 %97 to i64, !dbg !10518
  %98 = icmp eq i64 %_119, 0, !dbg !10518
  br i1 %98, label %bb91, label %bb90, !dbg !10518

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !10519
  %100 = zext i1 %99 to i8, !dbg !10519
  store i8 %100, ptr %_109, align 1, !dbg !10519
  %101 = load i8, ptr %_109, align 1, !dbg !10519, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10519
  %_112 = zext i1 %102 to i64, !dbg !10519
  %103 = icmp eq i64 %_112, 0, !dbg !10519
  br i1 %103, label %bb86, label %bb85, !dbg !10519

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10533
  %105 = zext i1 %104 to i8, !dbg !10533
  store i8 %105, ptr %0, align 1, !dbg !10533
  br label %bb130, !dbg !10533

bb84:                                             ; No predecessors!
  unreachable, !dbg !10519

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10534
  %107 = zext i1 %106 to i8, !dbg !10534
  store i8 %107, ptr %0, align 1, !dbg !10534
  br label %bb130, !dbg !10534

bb89:                                             ; No predecessors!
  unreachable, !dbg !10518

bb104:                                            ; preds = %bb99, %bb91
  %_141 = load i64, ptr %self, align 8, !dbg !10535, !noundef !19
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hf94456328bbfddbbE() #8, !dbg !10536
  store i64 %108, ptr %_145, align 8, !dbg !10536
; call x86_64::registers::model_specific::CetFlags::bits
  %_143 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17hf5b2e725447c1e86E(ptr align 8 %_145) #8, !dbg !10536
  %_142 = xor i64 %_143, -1, !dbg !10537
  %109 = and i64 %_141, %_142, !dbg !10535
  store i64 %109, ptr %extra_bits, align 8, !dbg !10535
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10538, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10538
  br i1 %111, label %bb123, label %bb107, !dbg !10538

bb93:                                             ; preds = %bb91
  %112 = load i8, ptr %first, align 1, !dbg !10515, !range !1598, !noundef !19
  %_125 = trunc i8 %112 to i1, !dbg !10515
  %_124 = xor i1 %_125, true, !dbg !10516
  br i1 %_124, label %bb94, label %bb99, !dbg !10516

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10517
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7da1603633d6e2f8aca8112af8a5f3ff, i64 11) #8, !dbg !10518
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !10518
  %114 = zext i1 %113 to i8, !dbg !10518
  store i8 %114, ptr %_133, align 1, !dbg !10518
  %115 = load i8, ptr %_133, align 1, !dbg !10518, !range !1598, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10518
  %_136 = zext i1 %116 to i64, !dbg !10518
  %117 = icmp eq i64 %_136, 0, !dbg !10518
  br i1 %117, label %bb104, label %bb103, !dbg !10518

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10519
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !10519
  %119 = zext i1 %118 to i8, !dbg !10519
  store i8 %119, ptr %_126, align 1, !dbg !10519
  %120 = load i8, ptr %_126, align 1, !dbg !10519, !range !1598, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10519
  %_129 = zext i1 %121 to i64, !dbg !10519
  %122 = icmp eq i64 %_129, 0, !dbg !10519
  br i1 %122, label %bb99, label %bb98, !dbg !10519

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10539
  %124 = zext i1 %123 to i8, !dbg !10539
  store i8 %124, ptr %0, align 1, !dbg !10539
  br label %bb130, !dbg !10539

bb97:                                             ; No predecessors!
  unreachable, !dbg !10519

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10540
  %126 = zext i1 %125 to i8, !dbg !10540
  store i8 %126, ptr %0, align 1, !dbg !10540
  br label %bb130, !dbg !10540

bb102:                                            ; No predecessors!
  unreachable, !dbg !10518

bb123:                                            ; preds = %bb116, %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10541, !range !1598, !noundef !19
  %_169 = trunc i8 %127 to i1, !dbg !10541
  br i1 %_169, label %bb124, label %bb129, !dbg !10541

bb107:                                            ; preds = %bb104
  %128 = load i8, ptr %first, align 1, !dbg !10542, !range !1598, !noundef !19
  %_147 = trunc i8 %128 to i1, !dbg !10542
  %_146 = xor i1 %_147, true, !dbg !10543
  br i1 %_146, label %bb108, label %bb113, !dbg !10543

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10544
; call core::fmt::Formatter::write_str
  %_156 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !10545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_156) #8, !dbg !10545
  %130 = zext i1 %129 to i8, !dbg !10545
  store i8 %130, ptr %_155, align 1, !dbg !10545
  %131 = load i8, ptr %_155, align 1, !dbg !10545, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10545
  %_158 = zext i1 %132 to i64, !dbg !10545
  %133 = icmp eq i64 %_158, 0, !dbg !10545
  br i1 %133, label %bb116, label %bb118, !dbg !10545

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_149) #8, !dbg !10546
  %135 = zext i1 %134 to i8, !dbg !10546
  store i8 %135, ptr %_148, align 1, !dbg !10546
  %136 = load i8, ptr %_148, align 1, !dbg !10546, !range !1598, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10546
  %_151 = zext i1 %137 to i64, !dbg !10546
  %138 = icmp eq i64 %_151, 0, !dbg !10546
  br i1 %138, label %bb113, label %bb112, !dbg !10546

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10547
  %140 = zext i1 %139 to i8, !dbg !10547
  store i8 %140, ptr %0, align 1, !dbg !10547
  br label %bb130, !dbg !10547

bb111:                                            ; No predecessors!
  unreachable, !dbg !10546

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_163 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_163) #8, !dbg !10548
  %142 = zext i1 %141 to i8, !dbg !10548
  store i8 %142, ptr %_162, align 1, !dbg !10548
  %143 = load i8, ptr %_162, align 1, !dbg !10548, !range !1598, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10548
  %_165 = zext i1 %144 to i64, !dbg !10548
  %145 = icmp eq i64 %_165, 0, !dbg !10548
  br i1 %145, label %bb123, label %bb122, !dbg !10548

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10549
  %147 = zext i1 %146 to i8, !dbg !10549
  store i8 %147, ptr %0, align 1, !dbg !10549
  br label %bb130, !dbg !10549

bb117:                                            ; No predecessors!
  unreachable, !dbg !10545

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10550
  %149 = zext i1 %148 to i8, !dbg !10550
  store i8 %149, ptr %0, align 1, !dbg !10550
  br label %bb130, !dbg !10550

bb121:                                            ; No predecessors!
  unreachable, !dbg !10548

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10551
  br label %bb130, !dbg !10521

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !10552
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_171) #8, !dbg !10552
  %151 = zext i1 %150 to i8, !dbg !10552
  store i8 %151, ptr %_170, align 1, !dbg !10552
  %152 = load i8, ptr %_170, align 1, !dbg !10552, !range !1598, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10552
  %_173 = zext i1 %153 to i64, !dbg !10552
  %154 = icmp eq i64 %_173, 0, !dbg !10552
  br i1 %154, label %bb129, label %bb128, !dbg !10552

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_86a05db38f1d57f9b43b993169820cc0) #8, !dbg !10553
  %156 = zext i1 %155 to i8, !dbg !10553
  store i8 %156, ptr %0, align 1, !dbg !10553
  br label %bb130, !dbg !10553

bb127:                                            ; No predecessors!
  unreachable, !dbg !10552
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd5a804f2ddf7fa68E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10554 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10557, metadata !DIExpression()), !dbg !10559
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10558, metadata !DIExpression()), !dbg !10560
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10561
  ret i1 %0, !dbg !10562
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd707627141f9809fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10563 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10566, metadata !DIExpression()), !dbg !10568
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10567, metadata !DIExpression()), !dbg !10569
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10570
  ret i1 %0, !dbg !10571
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63e1203e1a5be760E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10572 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10575, metadata !DIExpression()), !dbg !10577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10576, metadata !DIExpression()), !dbg !10578
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10579
  ret i1 %0, !dbg !10580
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf844d58c82b900bfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10584, metadata !DIExpression()), !dbg !10586
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10585, metadata !DIExpression()), !dbg !10587
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10588
  ret i1 %0, !dbg !10589
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hf94456328bbfddbbE() unnamed_addr #0 !dbg !10590 {
start:
  ret i64 3135, !dbg !10593
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17hf5b2e725447c1e86E(ptr align 8 %self) unnamed_addr #0 !dbg !10594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10598, metadata !DIExpression()), !dbg !10599
  %0 = load i64, ptr %self, align 8, !dbg !10600, !noundef !19
  ret i64 %0, !dbg !10601
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6fafd60fe5bdfc5cE"(ptr align 8 %self) unnamed_addr #0 !dbg !10602 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10608, metadata !DIExpression()), !dbg !10610
  br i1 false, label %bb1, label %bb2, !dbg !10610

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10610, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !10610
  %1 = icmp eq i64 %_3, 1, !dbg !10610
  %2 = zext i1 %1 to i8, !dbg !10610
  store i8 %2, ptr %0, align 1, !dbg !10610
  br label %bb3, !dbg !10610

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10610
  br label %bb3, !dbg !10610

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10611, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10611
  ret i1 %4, !dbg !10611
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17he026e23677c683dbE"(ptr align 8 %self) unnamed_addr #0 !dbg !10612 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10614, metadata !DIExpression()), !dbg !10616
  br i1 false, label %bb1, label %bb2, !dbg !10616

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10616, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !10616
  %1 = icmp eq i64 %_3, 2, !dbg !10616
  %2 = zext i1 %1 to i8, !dbg !10616
  store i8 %2, ptr %0, align 1, !dbg !10616
  br label %bb3, !dbg !10616

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10616
  br label %bb3, !dbg !10616

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10617, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10617
  ret i1 %4, !dbg !10617
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h80a28439d1734c22E"(ptr align 8 %self) unnamed_addr #0 !dbg !10618 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10620, metadata !DIExpression()), !dbg !10622
  br i1 false, label %bb1, label %bb2, !dbg !10622

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10622, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !10622
  %1 = icmp eq i64 %_3, 4, !dbg !10622
  %2 = zext i1 %1 to i8, !dbg !10622
  store i8 %2, ptr %0, align 1, !dbg !10622
  br label %bb3, !dbg !10622

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10622
  br label %bb3, !dbg !10622

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10623, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10623
  ret i1 %4, !dbg !10623
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17hc5b4a83d80f519b9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10624 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10626, metadata !DIExpression()), !dbg !10628
  br i1 false, label %bb1, label %bb2, !dbg !10628

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10628, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !10628
  %1 = icmp eq i64 %_3, 8, !dbg !10628
  %2 = zext i1 %1 to i8, !dbg !10628
  store i8 %2, ptr %0, align 1, !dbg !10628
  br label %bb3, !dbg !10628

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10628
  br label %bb3, !dbg !10628

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10629, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10629
  ret i1 %4, !dbg !10629
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hcda2652084a259d0E"(ptr align 8 %self) unnamed_addr #0 !dbg !10630 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10632, metadata !DIExpression()), !dbg !10634
  br i1 false, label %bb1, label %bb2, !dbg !10634

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10634, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !10634
  %1 = icmp eq i64 %_3, 16, !dbg !10634
  %2 = zext i1 %1 to i8, !dbg !10634
  store i8 %2, ptr %0, align 1, !dbg !10634
  br label %bb3, !dbg !10634

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10634
  br label %bb3, !dbg !10634

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10635, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10635
  ret i1 %4, !dbg !10635
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hae173cc6047a1439E"(ptr align 8 %self) unnamed_addr #0 !dbg !10636 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10638, metadata !DIExpression()), !dbg !10640
  br i1 false, label %bb1, label %bb2, !dbg !10640

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10640, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !10640
  %1 = icmp eq i64 %_3, 32, !dbg !10640
  %2 = zext i1 %1 to i8, !dbg !10640
  store i8 %2, ptr %0, align 1, !dbg !10640
  br label %bb3, !dbg !10640

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10640
  br label %bb3, !dbg !10640

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10641, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10641
  ret i1 %4, !dbg !10641
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hab14661754f6ebb3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10642 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10644, metadata !DIExpression()), !dbg !10646
  br i1 false, label %bb1, label %bb2, !dbg !10646

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10646, !noundef !19
  %_3 = and i64 %_4, 1024, !dbg !10646
  %1 = icmp eq i64 %_3, 1024, !dbg !10646
  %2 = zext i1 %1 to i8, !dbg !10646
  store i8 %2, ptr %0, align 1, !dbg !10646
  br label %bb3, !dbg !10646

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10646
  br label %bb3, !dbg !10646

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10647, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10647
  ret i1 %4, !dbg !10647
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h59a0bf7467db4c29E"(ptr align 8 %self) unnamed_addr #0 !dbg !10648 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10650, metadata !DIExpression()), !dbg !10652
  br i1 false, label %bb1, label %bb2, !dbg !10652

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10652, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !10652
  %1 = icmp eq i64 %_3, 2048, !dbg !10652
  %2 = zext i1 %1 to i8, !dbg !10652
  store i8 %2, ptr %0, align 1, !dbg !10652
  br label %bb3, !dbg !10652

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10652
  br label %bb3, !dbg !10652

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10653, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !10653
  ret i1 %4, !dbg !10653
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h23d44bb8f57e01e5E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10654 {
start:
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_323 = alloca i8, align 1
  %_315 = alloca i8, align 1
  %_308 = alloca i8, align 1
  %_301 = alloca i8, align 1
  %_298 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10664, metadata !DIExpression()), !dbg !10822
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10665, metadata !DIExpression()), !dbg !10823
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10666, metadata !DIExpression()), !dbg !10824
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10668, metadata !DIExpression()), !dbg !10825
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10670, metadata !DIExpression()), !dbg !10826
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10672, metadata !DIExpression()), !dbg !10827
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10674, metadata !DIExpression()), !dbg !10828
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10676, metadata !DIExpression()), !dbg !10829
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10678, metadata !DIExpression()), !dbg !10830
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10680, metadata !DIExpression()), !dbg !10831
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10682, metadata !DIExpression()), !dbg !10832
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10684, metadata !DIExpression()), !dbg !10833
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10686, metadata !DIExpression()), !dbg !10834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10688, metadata !DIExpression()), !dbg !10835
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10690, metadata !DIExpression()), !dbg !10836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10692, metadata !DIExpression()), !dbg !10837
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10694, metadata !DIExpression()), !dbg !10838
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10696, metadata !DIExpression()), !dbg !10839
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10698, metadata !DIExpression()), !dbg !10840
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10700, metadata !DIExpression()), !dbg !10841
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10702, metadata !DIExpression()), !dbg !10842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10704, metadata !DIExpression()), !dbg !10843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10706, metadata !DIExpression()), !dbg !10844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10708, metadata !DIExpression()), !dbg !10845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10710, metadata !DIExpression()), !dbg !10846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10712, metadata !DIExpression()), !dbg !10847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10714, metadata !DIExpression()), !dbg !10848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10716, metadata !DIExpression()), !dbg !10849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10718, metadata !DIExpression()), !dbg !10850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10720, metadata !DIExpression()), !dbg !10851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10722, metadata !DIExpression()), !dbg !10852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10724, metadata !DIExpression()), !dbg !10853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10726, metadata !DIExpression()), !dbg !10854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10728, metadata !DIExpression()), !dbg !10855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10730, metadata !DIExpression()), !dbg !10856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10732, metadata !DIExpression()), !dbg !10857
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10734, metadata !DIExpression()), !dbg !10858
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10736, metadata !DIExpression()), !dbg !10859
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10738, metadata !DIExpression()), !dbg !10860
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10740, metadata !DIExpression()), !dbg !10861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10742, metadata !DIExpression()), !dbg !10862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10744, metadata !DIExpression()), !dbg !10863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10746, metadata !DIExpression()), !dbg !10864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10748, metadata !DIExpression()), !dbg !10865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10750, metadata !DIExpression()), !dbg !10866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10752, metadata !DIExpression()), !dbg !10867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10754, metadata !DIExpression()), !dbg !10868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10756, metadata !DIExpression()), !dbg !10869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10758, metadata !DIExpression()), !dbg !10870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10760, metadata !DIExpression()), !dbg !10871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10762, metadata !DIExpression()), !dbg !10872
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10764, metadata !DIExpression()), !dbg !10873
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10766, metadata !DIExpression()), !dbg !10874
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10768, metadata !DIExpression()), !dbg !10875
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10770, metadata !DIExpression()), !dbg !10876
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10772, metadata !DIExpression()), !dbg !10877
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10774, metadata !DIExpression()), !dbg !10878
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10776, metadata !DIExpression()), !dbg !10879
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10778, metadata !DIExpression()), !dbg !10880
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10780, metadata !DIExpression()), !dbg !10881
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10782, metadata !DIExpression()), !dbg !10882
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10784, metadata !DIExpression()), !dbg !10883
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10786, metadata !DIExpression()), !dbg !10884
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10788, metadata !DIExpression()), !dbg !10885
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10790, metadata !DIExpression()), !dbg !10886
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10792, metadata !DIExpression()), !dbg !10887
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10794, metadata !DIExpression()), !dbg !10888
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10796, metadata !DIExpression()), !dbg !10889
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10798, metadata !DIExpression()), !dbg !10890
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10800, metadata !DIExpression()), !dbg !10891
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10802, metadata !DIExpression()), !dbg !10892
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10804, metadata !DIExpression()), !dbg !10893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10806, metadata !DIExpression()), !dbg !10894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10808, metadata !DIExpression()), !dbg !10895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10810, metadata !DIExpression()), !dbg !10896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10812, metadata !DIExpression()), !dbg !10897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10814, metadata !DIExpression()), !dbg !10898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10816, metadata !DIExpression()), !dbg !10899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10818, metadata !DIExpression()), !dbg !10900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10820, metadata !DIExpression()), !dbg !10901
  store i8 1, ptr %first, align 1, !dbg !10902
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8e8936f8c6723b14E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_4, label %bb2, label %bb13, !dbg !10903

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_21 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hb9d1fe96b5f4fc5aE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_21, label %bb15, label %bb26, !dbg !10903

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10904
  %_5 = xor i1 %_6, true, !dbg !10905
  br i1 %_5, label %bb3, label %bb8, !dbg !10905

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f5fffeae8eaeef5d203cffec0a7876b8, i64 17) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !10907
  %3 = zext i1 %2 to i8, !dbg !10907
  store i8 %3, ptr %_14, align 1, !dbg !10907
  %4 = load i8, ptr %_14, align 1, !dbg !10907, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10907
  %_17 = zext i1 %5 to i64, !dbg !10907
  %6 = icmp eq i64 %_17, 0, !dbg !10907
  br i1 %6, label %bb13, label %bb12, !dbg !10907

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !10908
  %8 = zext i1 %7 to i8, !dbg !10908
  store i8 %8, ptr %_7, align 1, !dbg !10908
  %9 = load i8, ptr %_7, align 1, !dbg !10908, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10908
  %_10 = zext i1 %10 to i64, !dbg !10908
  %11 = icmp eq i64 %_10, 0, !dbg !10908
  br i1 %11, label %bb8, label %bb7, !dbg !10908

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10909
  %13 = zext i1 %12 to i8, !dbg !10909
  store i8 %13, ptr %0, align 1, !dbg !10909
  br label %bb247, !dbg !10909

bb6:                                              ; No predecessors!
  unreachable, !dbg !10908

bb247:                                            ; preds = %bb246, %bb245, %bb239, %bb235, %bb229, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10910, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10910
  ret i1 %15, !dbg !10910

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10911
  %17 = zext i1 %16 to i8, !dbg !10911
  store i8 %17, ptr %0, align 1, !dbg !10911
  br label %bb247, !dbg !10911

bb11:                                             ; No predecessors!
  unreachable, !dbg !10907

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_38 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17he6aca1fdd365a829E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_38, label %bb28, label %bb39, !dbg !10903

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !10904
  %_22 = xor i1 %_23, true, !dbg !10905
  br i1 %_22, label %bb16, label %bb21, !dbg !10905

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_459542c21c47a0905525eea361351286, i64 8) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !10907
  %20 = zext i1 %19 to i8, !dbg !10907
  store i8 %20, ptr %_31, align 1, !dbg !10907
  %21 = load i8, ptr %_31, align 1, !dbg !10907, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10907
  %_34 = zext i1 %22 to i64, !dbg !10907
  %23 = icmp eq i64 %_34, 0, !dbg !10907
  br i1 %23, label %bb26, label %bb25, !dbg !10907

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !10908
  %25 = zext i1 %24 to i8, !dbg !10908
  store i8 %25, ptr %_24, align 1, !dbg !10908
  %26 = load i8, ptr %_24, align 1, !dbg !10908, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10908
  %_27 = zext i1 %27 to i64, !dbg !10908
  %28 = icmp eq i64 %_27, 0, !dbg !10908
  br i1 %28, label %bb21, label %bb20, !dbg !10908

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10912
  %30 = zext i1 %29 to i8, !dbg !10912
  store i8 %30, ptr %0, align 1, !dbg !10912
  br label %bb247, !dbg !10912

bb19:                                             ; No predecessors!
  unreachable, !dbg !10908

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10913
  %32 = zext i1 %31 to i8, !dbg !10913
  store i8 %32, ptr %0, align 1, !dbg !10913
  br label %bb247, !dbg !10913

bb24:                                             ; No predecessors!
  unreachable, !dbg !10907

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_55 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdbb684237ff25169E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_55, label %bb41, label %bb52, !dbg !10903

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !10904
  %_39 = xor i1 %_40, true, !dbg !10905
  br i1 %_39, label %bb29, label %bb34, !dbg !10905

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_fae0ae42d38e8eb04c13b72b750ddbbd, i64 14) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !10907
  %35 = zext i1 %34 to i8, !dbg !10907
  store i8 %35, ptr %_48, align 1, !dbg !10907
  %36 = load i8, ptr %_48, align 1, !dbg !10907, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10907
  %_51 = zext i1 %37 to i64, !dbg !10907
  %38 = icmp eq i64 %_51, 0, !dbg !10907
  br i1 %38, label %bb39, label %bb38, !dbg !10907

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !10908
  %40 = zext i1 %39 to i8, !dbg !10908
  store i8 %40, ptr %_41, align 1, !dbg !10908
  %41 = load i8, ptr %_41, align 1, !dbg !10908, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10908
  %_44 = zext i1 %42 to i64, !dbg !10908
  %43 = icmp eq i64 %_44, 0, !dbg !10908
  br i1 %43, label %bb34, label %bb33, !dbg !10908

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10914
  %45 = zext i1 %44 to i8, !dbg !10914
  store i8 %45, ptr %0, align 1, !dbg !10914
  br label %bb247, !dbg !10914

bb32:                                             ; No predecessors!
  unreachable, !dbg !10908

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10915
  %47 = zext i1 %46 to i8, !dbg !10915
  store i8 %47, ptr %0, align 1, !dbg !10915
  br label %bb247, !dbg !10915

bb37:                                             ; No predecessors!
  unreachable, !dbg !10907

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_72 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17ha64ecad0bc83d2cbE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_72, label %bb54, label %bb65, !dbg !10903

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !10904
  %_56 = xor i1 %_57, true, !dbg !10905
  br i1 %_56, label %bb42, label %bb47, !dbg !10905

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b6a4c54b476e1e4f1f9188808f3742ad, i64 8) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !10907
  %50 = zext i1 %49 to i8, !dbg !10907
  store i8 %50, ptr %_65, align 1, !dbg !10907
  %51 = load i8, ptr %_65, align 1, !dbg !10907, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10907
  %_68 = zext i1 %52 to i64, !dbg !10907
  %53 = icmp eq i64 %_68, 0, !dbg !10907
  br i1 %53, label %bb52, label %bb51, !dbg !10907

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !10908
  %55 = zext i1 %54 to i8, !dbg !10908
  store i8 %55, ptr %_58, align 1, !dbg !10908
  %56 = load i8, ptr %_58, align 1, !dbg !10908, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10908
  %_61 = zext i1 %57 to i64, !dbg !10908
  %58 = icmp eq i64 %_61, 0, !dbg !10908
  br i1 %58, label %bb47, label %bb46, !dbg !10908

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10916
  %60 = zext i1 %59 to i8, !dbg !10916
  store i8 %60, ptr %0, align 1, !dbg !10916
  br label %bb247, !dbg !10916

bb45:                                             ; No predecessors!
  unreachable, !dbg !10908

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10917
  %62 = zext i1 %61 to i8, !dbg !10917
  store i8 %62, ptr %0, align 1, !dbg !10917
  br label %bb247, !dbg !10917

bb50:                                             ; No predecessors!
  unreachable, !dbg !10907

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_89 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hff0d0a84299b3d98E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_89, label %bb67, label %bb78, !dbg !10903

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !10904
  %_73 = xor i1 %_74, true, !dbg !10905
  br i1 %_73, label %bb55, label %bb60, !dbg !10905

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e6455d2b4cb531d6fb7276bad67f4952, i64 9) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !10907
  %65 = zext i1 %64 to i8, !dbg !10907
  store i8 %65, ptr %_82, align 1, !dbg !10907
  %66 = load i8, ptr %_82, align 1, !dbg !10907, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10907
  %_85 = zext i1 %67 to i64, !dbg !10907
  %68 = icmp eq i64 %_85, 0, !dbg !10907
  br i1 %68, label %bb65, label %bb64, !dbg !10907

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !10908
  %70 = zext i1 %69 to i8, !dbg !10908
  store i8 %70, ptr %_75, align 1, !dbg !10908
  %71 = load i8, ptr %_75, align 1, !dbg !10908, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10908
  %_78 = zext i1 %72 to i64, !dbg !10908
  %73 = icmp eq i64 %_78, 0, !dbg !10908
  br i1 %73, label %bb60, label %bb59, !dbg !10908

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10918
  %75 = zext i1 %74 to i8, !dbg !10918
  store i8 %75, ptr %0, align 1, !dbg !10918
  br label %bb247, !dbg !10918

bb58:                                             ; No predecessors!
  unreachable, !dbg !10908

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10919
  %77 = zext i1 %76 to i8, !dbg !10919
  store i8 %77, ptr %0, align 1, !dbg !10919
  br label %bb247, !dbg !10919

bb63:                                             ; No predecessors!
  unreachable, !dbg !10907

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_106 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h09a349cdb3766bc2E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_106, label %bb80, label %bb91, !dbg !10903

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !10904
  %_90 = xor i1 %_91, true, !dbg !10905
  br i1 %_90, label %bb68, label %bb73, !dbg !10905

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1612f99173dd762f0ecdf1b65d16b52f, i64 9) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !10907
  %80 = zext i1 %79 to i8, !dbg !10907
  store i8 %80, ptr %_99, align 1, !dbg !10907
  %81 = load i8, ptr %_99, align 1, !dbg !10907, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10907
  %_102 = zext i1 %82 to i64, !dbg !10907
  %83 = icmp eq i64 %_102, 0, !dbg !10907
  br i1 %83, label %bb78, label %bb77, !dbg !10907

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !10908
  %85 = zext i1 %84 to i8, !dbg !10908
  store i8 %85, ptr %_92, align 1, !dbg !10908
  %86 = load i8, ptr %_92, align 1, !dbg !10908, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10908
  %_95 = zext i1 %87 to i64, !dbg !10908
  %88 = icmp eq i64 %_95, 0, !dbg !10908
  br i1 %88, label %bb73, label %bb72, !dbg !10908

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10920
  %90 = zext i1 %89 to i8, !dbg !10920
  store i8 %90, ptr %0, align 1, !dbg !10920
  br label %bb247, !dbg !10920

bb71:                                             ; No predecessors!
  unreachable, !dbg !10908

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10921
  %92 = zext i1 %91 to i8, !dbg !10921
  store i8 %92, ptr %0, align 1, !dbg !10921
  br label %bb247, !dbg !10921

bb76:                                             ; No predecessors!
  unreachable, !dbg !10907

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_123 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb88fa1da914d98a6E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_123, label %bb93, label %bb104, !dbg !10903

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !10904
  %_107 = xor i1 %_108, true, !dbg !10905
  br i1 %_107, label %bb81, label %bb86, !dbg !10905

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_da60f2504c375a030afa72f202504654, i64 19) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !10907
  %95 = zext i1 %94 to i8, !dbg !10907
  store i8 %95, ptr %_116, align 1, !dbg !10907
  %96 = load i8, ptr %_116, align 1, !dbg !10907, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10907
  %_119 = zext i1 %97 to i64, !dbg !10907
  %98 = icmp eq i64 %_119, 0, !dbg !10907
  br i1 %98, label %bb91, label %bb90, !dbg !10907

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !10908
  %100 = zext i1 %99 to i8, !dbg !10908
  store i8 %100, ptr %_109, align 1, !dbg !10908
  %101 = load i8, ptr %_109, align 1, !dbg !10908, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10908
  %_112 = zext i1 %102 to i64, !dbg !10908
  %103 = icmp eq i64 %_112, 0, !dbg !10908
  br i1 %103, label %bb86, label %bb85, !dbg !10908

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10922
  %105 = zext i1 %104 to i8, !dbg !10922
  store i8 %105, ptr %0, align 1, !dbg !10922
  br label %bb247, !dbg !10922

bb84:                                             ; No predecessors!
  unreachable, !dbg !10908

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10923
  %107 = zext i1 %106 to i8, !dbg !10923
  store i8 %107, ptr %0, align 1, !dbg !10923
  br label %bb247, !dbg !10923

bb89:                                             ; No predecessors!
  unreachable, !dbg !10907

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_140 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h1246526828dd8defE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_140, label %bb106, label %bb117, !dbg !10903

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !10904
  %_124 = xor i1 %_125, true, !dbg !10905
  br i1 %_124, label %bb94, label %bb99, !dbg !10905

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_92c1d68f3576519633b70489c6579174, i64 22) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !10907
  %110 = zext i1 %109 to i8, !dbg !10907
  store i8 %110, ptr %_133, align 1, !dbg !10907
  %111 = load i8, ptr %_133, align 1, !dbg !10907, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !10907
  %_136 = zext i1 %112 to i64, !dbg !10907
  %113 = icmp eq i64 %_136, 0, !dbg !10907
  br i1 %113, label %bb104, label %bb103, !dbg !10907

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !10908
  %115 = zext i1 %114 to i8, !dbg !10908
  store i8 %115, ptr %_126, align 1, !dbg !10908
  %116 = load i8, ptr %_126, align 1, !dbg !10908, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !10908
  %_129 = zext i1 %117 to i64, !dbg !10908
  %118 = icmp eq i64 %_129, 0, !dbg !10908
  br i1 %118, label %bb99, label %bb98, !dbg !10908

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10924
  %120 = zext i1 %119 to i8, !dbg !10924
  store i8 %120, ptr %0, align 1, !dbg !10924
  br label %bb247, !dbg !10924

bb97:                                             ; No predecessors!
  unreachable, !dbg !10908

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10925
  %122 = zext i1 %121 to i8, !dbg !10925
  store i8 %122, ptr %0, align 1, !dbg !10925
  br label %bb247, !dbg !10925

bb102:                                            ; No predecessors!
  unreachable, !dbg !10907

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_157 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h62fc64417e84fd50E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_157, label %bb119, label %bb130, !dbg !10903

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !10904
  %_141 = xor i1 %_142, true, !dbg !10905
  br i1 %_141, label %bb107, label %bb112, !dbg !10905

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5d83752da78a795e4d9a17dd35768295, i64 13) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !10907
  %125 = zext i1 %124 to i8, !dbg !10907
  store i8 %125, ptr %_150, align 1, !dbg !10907
  %126 = load i8, ptr %_150, align 1, !dbg !10907, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !10907
  %_153 = zext i1 %127 to i64, !dbg !10907
  %128 = icmp eq i64 %_153, 0, !dbg !10907
  br i1 %128, label %bb117, label %bb116, !dbg !10907

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !10908
  %130 = zext i1 %129 to i8, !dbg !10908
  store i8 %130, ptr %_143, align 1, !dbg !10908
  %131 = load i8, ptr %_143, align 1, !dbg !10908, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10908
  %_146 = zext i1 %132 to i64, !dbg !10908
  %133 = icmp eq i64 %_146, 0, !dbg !10908
  br i1 %133, label %bb112, label %bb111, !dbg !10908

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10926
  %135 = zext i1 %134 to i8, !dbg !10926
  store i8 %135, ptr %0, align 1, !dbg !10926
  br label %bb247, !dbg !10926

bb110:                                            ; No predecessors!
  unreachable, !dbg !10908

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10927
  %137 = zext i1 %136 to i8, !dbg !10927
  store i8 %137, ptr %0, align 1, !dbg !10927
  br label %bb247, !dbg !10927

bb115:                                            ; No predecessors!
  unreachable, !dbg !10907

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_174 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h69f5beb0d5843386E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_174, label %bb132, label %bb143, !dbg !10903

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !10904
  %_158 = xor i1 %_159, true, !dbg !10905
  br i1 %_158, label %bb120, label %bb125, !dbg !10905

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c93800f435eb93a06b8de5edc768aca7, i64 19) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !10907
  %140 = zext i1 %139 to i8, !dbg !10907
  store i8 %140, ptr %_167, align 1, !dbg !10907
  %141 = load i8, ptr %_167, align 1, !dbg !10907, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !10907
  %_170 = zext i1 %142 to i64, !dbg !10907
  %143 = icmp eq i64 %_170, 0, !dbg !10907
  br i1 %143, label %bb130, label %bb129, !dbg !10907

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !10908
  %145 = zext i1 %144 to i8, !dbg !10908
  store i8 %145, ptr %_160, align 1, !dbg !10908
  %146 = load i8, ptr %_160, align 1, !dbg !10908, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !10908
  %_163 = zext i1 %147 to i64, !dbg !10908
  %148 = icmp eq i64 %_163, 0, !dbg !10908
  br i1 %148, label %bb125, label %bb124, !dbg !10908

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10928
  %150 = zext i1 %149 to i8, !dbg !10928
  store i8 %150, ptr %0, align 1, !dbg !10928
  br label %bb247, !dbg !10928

bb123:                                            ; No predecessors!
  unreachable, !dbg !10908

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10929
  %152 = zext i1 %151 to i8, !dbg !10929
  store i8 %152, ptr %0, align 1, !dbg !10929
  br label %bb247, !dbg !10929

bb128:                                            ; No predecessors!
  unreachable, !dbg !10907

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_191 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h6f9626fd8be977fbE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_191, label %bb145, label %bb156, !dbg !10903

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !10904
  %_175 = xor i1 %_176, true, !dbg !10905
  br i1 %_175, label %bb133, label %bb138, !dbg !10905

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_473f5d07a66e0050e1dfe7b0c0cbd002, i64 13) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !10907
  %155 = zext i1 %154 to i8, !dbg !10907
  store i8 %155, ptr %_184, align 1, !dbg !10907
  %156 = load i8, ptr %_184, align 1, !dbg !10907, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !10907
  %_187 = zext i1 %157 to i64, !dbg !10907
  %158 = icmp eq i64 %_187, 0, !dbg !10907
  br i1 %158, label %bb143, label %bb142, !dbg !10907

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !10908
  %160 = zext i1 %159 to i8, !dbg !10908
  store i8 %160, ptr %_177, align 1, !dbg !10908
  %161 = load i8, ptr %_177, align 1, !dbg !10908, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !10908
  %_180 = zext i1 %162 to i64, !dbg !10908
  %163 = icmp eq i64 %_180, 0, !dbg !10908
  br i1 %163, label %bb138, label %bb137, !dbg !10908

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10930
  %165 = zext i1 %164 to i8, !dbg !10930
  store i8 %165, ptr %0, align 1, !dbg !10930
  br label %bb247, !dbg !10930

bb136:                                            ; No predecessors!
  unreachable, !dbg !10908

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10931
  %167 = zext i1 %166 to i8, !dbg !10931
  store i8 %167, ptr %0, align 1, !dbg !10931
  br label %bb247, !dbg !10931

bb141:                                            ; No predecessors!
  unreachable, !dbg !10907

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_208 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hea933be5920ae013E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_208, label %bb158, label %bb169, !dbg !10903

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_193 = trunc i8 %168 to i1, !dbg !10904
  %_192 = xor i1 %_193, true, !dbg !10905
  br i1 %_192, label %bb146, label %bb151, !dbg !10905

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f73ba46a523b91164b2da201210b8af2, i64 14) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !10907
  %170 = zext i1 %169 to i8, !dbg !10907
  store i8 %170, ptr %_201, align 1, !dbg !10907
  %171 = load i8, ptr %_201, align 1, !dbg !10907, !range !1598, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !10907
  %_204 = zext i1 %172 to i64, !dbg !10907
  %173 = icmp eq i64 %_204, 0, !dbg !10907
  br i1 %173, label %bb156, label %bb155, !dbg !10907

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !10908
  %175 = zext i1 %174 to i8, !dbg !10908
  store i8 %175, ptr %_194, align 1, !dbg !10908
  %176 = load i8, ptr %_194, align 1, !dbg !10908, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !10908
  %_197 = zext i1 %177 to i64, !dbg !10908
  %178 = icmp eq i64 %_197, 0, !dbg !10908
  br i1 %178, label %bb151, label %bb150, !dbg !10908

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10932
  %180 = zext i1 %179 to i8, !dbg !10932
  store i8 %180, ptr %0, align 1, !dbg !10932
  br label %bb247, !dbg !10932

bb149:                                            ; No predecessors!
  unreachable, !dbg !10908

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10933
  %182 = zext i1 %181 to i8, !dbg !10933
  store i8 %182, ptr %0, align 1, !dbg !10933
  br label %bb247, !dbg !10933

bb154:                                            ; No predecessors!
  unreachable, !dbg !10907

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_225 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h2ebd202386c150f0E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_225, label %bb171, label %bb182, !dbg !10903

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_210 = trunc i8 %183 to i1, !dbg !10904
  %_209 = xor i1 %_210, true, !dbg !10905
  br i1 %_209, label %bb159, label %bb164, !dbg !10905

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1f484eb52517b62aa2f5837f3ccc7649, i64 14) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_219) #8, !dbg !10907
  %185 = zext i1 %184 to i8, !dbg !10907
  store i8 %185, ptr %_218, align 1, !dbg !10907
  %186 = load i8, ptr %_218, align 1, !dbg !10907, !range !1598, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !10907
  %_221 = zext i1 %187 to i64, !dbg !10907
  %188 = icmp eq i64 %_221, 0, !dbg !10907
  br i1 %188, label %bb169, label %bb168, !dbg !10907

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_212) #8, !dbg !10908
  %190 = zext i1 %189 to i8, !dbg !10908
  store i8 %190, ptr %_211, align 1, !dbg !10908
  %191 = load i8, ptr %_211, align 1, !dbg !10908, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !10908
  %_214 = zext i1 %192 to i64, !dbg !10908
  %193 = icmp eq i64 %_214, 0, !dbg !10908
  br i1 %193, label %bb164, label %bb163, !dbg !10908

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10934
  %195 = zext i1 %194 to i8, !dbg !10934
  store i8 %195, ptr %0, align 1, !dbg !10934
  br label %bb247, !dbg !10934

bb162:                                            ; No predecessors!
  unreachable, !dbg !10908

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10935
  %197 = zext i1 %196 to i8, !dbg !10935
  store i8 %197, ptr %0, align 1, !dbg !10935
  br label %bb247, !dbg !10935

bb167:                                            ; No predecessors!
  unreachable, !dbg !10907

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_242 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc7299a7e226ea73bE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_242, label %bb184, label %bb195, !dbg !10903

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_227 = trunc i8 %198 to i1, !dbg !10904
  %_226 = xor i1 %_227, true, !dbg !10905
  br i1 %_226, label %bb172, label %bb177, !dbg !10905

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_16c7313e7c6be9013e592c4cfbcaa1d6, i64 25) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_236) #8, !dbg !10907
  %200 = zext i1 %199 to i8, !dbg !10907
  store i8 %200, ptr %_235, align 1, !dbg !10907
  %201 = load i8, ptr %_235, align 1, !dbg !10907, !range !1598, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !10907
  %_238 = zext i1 %202 to i64, !dbg !10907
  %203 = icmp eq i64 %_238, 0, !dbg !10907
  br i1 %203, label %bb182, label %bb181, !dbg !10907

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_229) #8, !dbg !10908
  %205 = zext i1 %204 to i8, !dbg !10908
  store i8 %205, ptr %_228, align 1, !dbg !10908
  %206 = load i8, ptr %_228, align 1, !dbg !10908, !range !1598, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !10908
  %_231 = zext i1 %207 to i64, !dbg !10908
  %208 = icmp eq i64 %_231, 0, !dbg !10908
  br i1 %208, label %bb177, label %bb176, !dbg !10908

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10936
  %210 = zext i1 %209 to i8, !dbg !10936
  store i8 %210, ptr %0, align 1, !dbg !10936
  br label %bb247, !dbg !10936

bb175:                                            ; No predecessors!
  unreachable, !dbg !10908

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10937
  %212 = zext i1 %211 to i8, !dbg !10937
  store i8 %212, ptr %0, align 1, !dbg !10937
  br label %bb247, !dbg !10937

bb180:                                            ; No predecessors!
  unreachable, !dbg !10907

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_259 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf2bc71537c756460E"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_259, label %bb197, label %bb208, !dbg !10903

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_244 = trunc i8 %213 to i1, !dbg !10904
  %_243 = xor i1 %_244, true, !dbg !10905
  br i1 %_243, label %bb185, label %bb190, !dbg !10905

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_ad9138eaa73d92e04f5c103629fc596d, i64 25) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_253) #8, !dbg !10907
  %215 = zext i1 %214 to i8, !dbg !10907
  store i8 %215, ptr %_252, align 1, !dbg !10907
  %216 = load i8, ptr %_252, align 1, !dbg !10907, !range !1598, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !10907
  %_255 = zext i1 %217 to i64, !dbg !10907
  %218 = icmp eq i64 %_255, 0, !dbg !10907
  br i1 %218, label %bb195, label %bb194, !dbg !10907

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_246) #8, !dbg !10908
  %220 = zext i1 %219 to i8, !dbg !10908
  store i8 %220, ptr %_245, align 1, !dbg !10908
  %221 = load i8, ptr %_245, align 1, !dbg !10908, !range !1598, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !10908
  %_248 = zext i1 %222 to i64, !dbg !10908
  %223 = icmp eq i64 %_248, 0, !dbg !10908
  br i1 %223, label %bb190, label %bb189, !dbg !10908

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10938
  %225 = zext i1 %224 to i8, !dbg !10938
  store i8 %225, ptr %0, align 1, !dbg !10938
  br label %bb247, !dbg !10938

bb188:                                            ; No predecessors!
  unreachable, !dbg !10908

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10939
  %227 = zext i1 %226 to i8, !dbg !10939
  store i8 %227, ptr %0, align 1, !dbg !10939
  br label %bb247, !dbg !10939

bb193:                                            ; No predecessors!
  unreachable, !dbg !10907

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_276 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h4b345da99f4cdf7dE"(ptr align 4 %self) #8, !dbg !10903
  br i1 %_276, label %bb210, label %bb221, !dbg !10903

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_261 = trunc i8 %228 to i1, !dbg !10904
  %_260 = xor i1 %_261, true, !dbg !10905
  br i1 %_260, label %bb198, label %bb203, !dbg !10905

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_692093fbe968257db39a2badedb369aa, i64 21) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_270) #8, !dbg !10907
  %230 = zext i1 %229 to i8, !dbg !10907
  store i8 %230, ptr %_269, align 1, !dbg !10907
  %231 = load i8, ptr %_269, align 1, !dbg !10907, !range !1598, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !10907
  %_272 = zext i1 %232 to i64, !dbg !10907
  %233 = icmp eq i64 %_272, 0, !dbg !10907
  br i1 %233, label %bb208, label %bb207, !dbg !10907

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_263) #8, !dbg !10908
  %235 = zext i1 %234 to i8, !dbg !10908
  store i8 %235, ptr %_262, align 1, !dbg !10908
  %236 = load i8, ptr %_262, align 1, !dbg !10908, !range !1598, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !10908
  %_265 = zext i1 %237 to i64, !dbg !10908
  %238 = icmp eq i64 %_265, 0, !dbg !10908
  br i1 %238, label %bb203, label %bb202, !dbg !10908

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10940
  %240 = zext i1 %239 to i8, !dbg !10940
  store i8 %240, ptr %0, align 1, !dbg !10940
  br label %bb247, !dbg !10940

bb201:                                            ; No predecessors!
  unreachable, !dbg !10908

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10941
  %242 = zext i1 %241 to i8, !dbg !10941
  store i8 %242, ptr %0, align 1, !dbg !10941
  br label %bb247, !dbg !10941

bb206:                                            ; No predecessors!
  unreachable, !dbg !10907

bb221:                                            ; preds = %bb216, %bb208
  %_294 = load i32, ptr %self, align 4, !dbg !10942, !noundef !19
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h3148a4c9efad9b62E() #8, !dbg !10943
  store i32 %243, ptr %_298, align 4, !dbg !10943
; call x86_64::registers::mxcsr::MxCsr::bits
  %_296 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hc72866c2aabb41b3E(ptr align 4 %_298) #8, !dbg !10943
  %_295 = xor i32 %_296, -1, !dbg !10944
  %244 = and i32 %_294, %_295, !dbg !10942
  store i32 %244, ptr %extra_bits, align 4, !dbg !10942
  %245 = load i32, ptr %extra_bits, align 4, !dbg !10945, !noundef !19
  %246 = icmp eq i32 %245, 0, !dbg !10945
  br i1 %246, label %bb240, label %bb224, !dbg !10945

bb210:                                            ; preds = %bb208
  %247 = load i8, ptr %first, align 1, !dbg !10904, !range !1598, !noundef !19
  %_278 = trunc i8 %247 to i1, !dbg !10904
  %_277 = xor i1 %_278, true, !dbg !10905
  br i1 %_277, label %bb211, label %bb216, !dbg !10905

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !10906
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f9bdd08d21e87223e51d94365c547b61, i64 13) #8, !dbg !10907
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_287) #8, !dbg !10907
  %249 = zext i1 %248 to i8, !dbg !10907
  store i8 %249, ptr %_286, align 1, !dbg !10907
  %250 = load i8, ptr %_286, align 1, !dbg !10907, !range !1598, !noundef !19
  %251 = trunc i8 %250 to i1, !dbg !10907
  %_289 = zext i1 %251 to i64, !dbg !10907
  %252 = icmp eq i64 %_289, 0, !dbg !10907
  br i1 %252, label %bb221, label %bb220, !dbg !10907

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_280) #8, !dbg !10908
  %254 = zext i1 %253 to i8, !dbg !10908
  store i8 %254, ptr %_279, align 1, !dbg !10908
  %255 = load i8, ptr %_279, align 1, !dbg !10908, !range !1598, !noundef !19
  %256 = trunc i8 %255 to i1, !dbg !10908
  %_282 = zext i1 %256 to i64, !dbg !10908
  %257 = icmp eq i64 %_282, 0, !dbg !10908
  br i1 %257, label %bb216, label %bb215, !dbg !10908

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10946
  %259 = zext i1 %258 to i8, !dbg !10946
  store i8 %259, ptr %0, align 1, !dbg !10946
  br label %bb247, !dbg !10946

bb214:                                            ; No predecessors!
  unreachable, !dbg !10908

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10947
  %261 = zext i1 %260 to i8, !dbg !10947
  store i8 %261, ptr %0, align 1, !dbg !10947
  br label %bb247, !dbg !10947

bb219:                                            ; No predecessors!
  unreachable, !dbg !10907

bb240:                                            ; preds = %bb233, %bb221
  %262 = load i8, ptr %first, align 1, !dbg !10948, !range !1598, !noundef !19
  %_322 = trunc i8 %262 to i1, !dbg !10948
  br i1 %_322, label %bb241, label %bb246, !dbg !10948

bb224:                                            ; preds = %bb221
  %263 = load i8, ptr %first, align 1, !dbg !10949, !range !1598, !noundef !19
  %_300 = trunc i8 %263 to i1, !dbg !10949
  %_299 = xor i1 %_300, true, !dbg !10950
  br i1 %_299, label %bb225, label %bb230, !dbg !10950

bb230:                                            ; preds = %bb225, %bb224
  store i8 0, ptr %first, align 1, !dbg !10951
; call core::fmt::Formatter::write_str
  %_309 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !10952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_309) #8, !dbg !10952
  %265 = zext i1 %264 to i8, !dbg !10952
  store i8 %265, ptr %_308, align 1, !dbg !10952
  %266 = load i8, ptr %_308, align 1, !dbg !10952, !range !1598, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !10952
  %_311 = zext i1 %267 to i64, !dbg !10952
  %268 = icmp eq i64 %_311, 0, !dbg !10952
  br i1 %268, label %bb233, label %bb235, !dbg !10952

bb225:                                            ; preds = %bb224
; call core::fmt::Formatter::write_str
  %_302 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !10953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_302) #8, !dbg !10953
  %270 = zext i1 %269 to i8, !dbg !10953
  store i8 %270, ptr %_301, align 1, !dbg !10953
  %271 = load i8, ptr %_301, align 1, !dbg !10953, !range !1598, !noundef !19
  %272 = trunc i8 %271 to i1, !dbg !10953
  %_304 = zext i1 %272 to i64, !dbg !10953
  %273 = icmp eq i64 %_304, 0, !dbg !10953
  br i1 %273, label %bb230, label %bb229, !dbg !10953

bb229:                                            ; preds = %bb225
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10954
  %275 = zext i1 %274 to i8, !dbg !10954
  store i8 %275, ptr %0, align 1, !dbg !10954
  br label %bb247, !dbg !10954

bb228:                                            ; No predecessors!
  unreachable, !dbg !10953

bb233:                                            ; preds = %bb230
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_316 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17ha8f29dd971f907e2E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !10955
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_316) #8, !dbg !10955
  %277 = zext i1 %276 to i8, !dbg !10955
  store i8 %277, ptr %_315, align 1, !dbg !10955
  %278 = load i8, ptr %_315, align 1, !dbg !10955, !range !1598, !noundef !19
  %279 = trunc i8 %278 to i1, !dbg !10955
  %_318 = zext i1 %279 to i64, !dbg !10955
  %280 = icmp eq i64 %_318, 0, !dbg !10955
  br i1 %280, label %bb240, label %bb239, !dbg !10955

bb235:                                            ; preds = %bb230
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10956
  %282 = zext i1 %281 to i8, !dbg !10956
  store i8 %282, ptr %0, align 1, !dbg !10956
  br label %bb247, !dbg !10956

bb234:                                            ; No predecessors!
  unreachable, !dbg !10952

bb239:                                            ; preds = %bb233
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10957
  %284 = zext i1 %283 to i8, !dbg !10957
  store i8 %284, ptr %0, align 1, !dbg !10957
  br label %bb247, !dbg !10957

bb238:                                            ; No predecessors!
  unreachable, !dbg !10955

bb246:                                            ; preds = %bb241, %bb240
  store i8 0, ptr %0, align 1, !dbg !10958
  br label %bb247, !dbg !10910

bb241:                                            ; preds = %bb240
; call core::fmt::Formatter::write_str
  %_324 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !10959
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_324) #8, !dbg !10959
  %286 = zext i1 %285 to i8, !dbg !10959
  store i8 %286, ptr %_323, align 1, !dbg !10959
  %287 = load i8, ptr %_323, align 1, !dbg !10959, !range !1598, !noundef !19
  %288 = trunc i8 %287 to i1, !dbg !10959
  %_326 = zext i1 %288 to i64, !dbg !10959
  %289 = icmp eq i64 %_326, 0, !dbg !10959
  br i1 %289, label %bb246, label %bb245, !dbg !10959

bb245:                                            ; preds = %bb241
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e5d80da34d6f72bf7a574772577e0283) #8, !dbg !10960
  %291 = zext i1 %290 to i8, !dbg !10960
  store i8 %291, ptr %0, align 1, !dbg !10960
  br label %bb247, !dbg !10960

bb244:                                            ; No predecessors!
  unreachable, !dbg !10959
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h87c0f1a60b03e084E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10961 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10964, metadata !DIExpression()), !dbg !10966
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10965, metadata !DIExpression()), !dbg !10967
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h56e31bde2a462d3bE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10968
  ret i1 %0, !dbg !10969
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h2d8c5958ec2cf2f1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10970 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10973, metadata !DIExpression()), !dbg !10975
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10974, metadata !DIExpression()), !dbg !10976
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17he1b20de8c7509078E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10977
  ret i1 %0, !dbg !10978
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1cd28c9dc25b5178E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10979 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10982, metadata !DIExpression()), !dbg !10984
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10983, metadata !DIExpression()), !dbg !10985
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17ha8f29dd971f907e2E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10986
  ret i1 %0, !dbg !10987
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h73855e08de16a4a4E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10988 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10991, metadata !DIExpression()), !dbg !10993
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10992, metadata !DIExpression()), !dbg !10994
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17ha22198bbb68da755E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10995
  ret i1 %0, !dbg !10996
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h3148a4c9efad9b62E() unnamed_addr #0 !dbg !10997 {
start:
  ret i32 65535, !dbg !11000
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hc72866c2aabb41b3E(ptr align 4 %self) unnamed_addr #0 !dbg !11001 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11005, metadata !DIExpression()), !dbg !11006
  %0 = load i32, ptr %self, align 4, !dbg !11007, !noundef !19
  ret i32 %0, !dbg !11008
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8e8936f8c6723b14E"(ptr align 4 %self) unnamed_addr #0 !dbg !11009 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11015, metadata !DIExpression()), !dbg !11018
  br i1 false, label %bb1, label %bb2, !dbg !11018

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11018, !noundef !19
  %_3 = and i32 %_4, 1, !dbg !11018
  %1 = icmp eq i32 %_3, 1, !dbg !11018
  %2 = zext i1 %1 to i8, !dbg !11018
  store i8 %2, ptr %0, align 1, !dbg !11018
  br label %bb3, !dbg !11018

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11018
  br label %bb3, !dbg !11018

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11019, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11019
  ret i1 %4, !dbg !11019
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hb9d1fe96b5f4fc5aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11020 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11022, metadata !DIExpression()), !dbg !11024
  br i1 false, label %bb1, label %bb2, !dbg !11024

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11024, !noundef !19
  %_3 = and i32 %_4, 2, !dbg !11024
  %1 = icmp eq i32 %_3, 2, !dbg !11024
  %2 = zext i1 %1 to i8, !dbg !11024
  store i8 %2, ptr %0, align 1, !dbg !11024
  br label %bb3, !dbg !11024

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11024
  br label %bb3, !dbg !11024

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11025, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11025
  ret i1 %4, !dbg !11025
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17he6aca1fdd365a829E"(ptr align 4 %self) unnamed_addr #0 !dbg !11026 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11028, metadata !DIExpression()), !dbg !11030
  br i1 false, label %bb1, label %bb2, !dbg !11030

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11030, !noundef !19
  %_3 = and i32 %_4, 4, !dbg !11030
  %1 = icmp eq i32 %_3, 4, !dbg !11030
  %2 = zext i1 %1 to i8, !dbg !11030
  store i8 %2, ptr %0, align 1, !dbg !11030
  br label %bb3, !dbg !11030

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11030
  br label %bb3, !dbg !11030

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11031, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11031
  ret i1 %4, !dbg !11031
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdbb684237ff25169E"(ptr align 4 %self) unnamed_addr #0 !dbg !11032 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11034, metadata !DIExpression()), !dbg !11036
  br i1 false, label %bb1, label %bb2, !dbg !11036

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11036, !noundef !19
  %_3 = and i32 %_4, 8, !dbg !11036
  %1 = icmp eq i32 %_3, 8, !dbg !11036
  %2 = zext i1 %1 to i8, !dbg !11036
  store i8 %2, ptr %0, align 1, !dbg !11036
  br label %bb3, !dbg !11036

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11036
  br label %bb3, !dbg !11036

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11037, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11037
  ret i1 %4, !dbg !11037
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17ha64ecad0bc83d2cbE"(ptr align 4 %self) unnamed_addr #0 !dbg !11038 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11040, metadata !DIExpression()), !dbg !11042
  br i1 false, label %bb1, label %bb2, !dbg !11042

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11042, !noundef !19
  %_3 = and i32 %_4, 16, !dbg !11042
  %1 = icmp eq i32 %_3, 16, !dbg !11042
  %2 = zext i1 %1 to i8, !dbg !11042
  store i8 %2, ptr %0, align 1, !dbg !11042
  br label %bb3, !dbg !11042

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11042
  br label %bb3, !dbg !11042

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11043, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11043
  ret i1 %4, !dbg !11043
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hff0d0a84299b3d98E"(ptr align 4 %self) unnamed_addr #0 !dbg !11044 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11046, metadata !DIExpression()), !dbg !11048
  br i1 false, label %bb1, label %bb2, !dbg !11048

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11048, !noundef !19
  %_3 = and i32 %_4, 32, !dbg !11048
  %1 = icmp eq i32 %_3, 32, !dbg !11048
  %2 = zext i1 %1 to i8, !dbg !11048
  store i8 %2, ptr %0, align 1, !dbg !11048
  br label %bb3, !dbg !11048

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11048
  br label %bb3, !dbg !11048

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11049, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11049
  ret i1 %4, !dbg !11049
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h09a349cdb3766bc2E"(ptr align 4 %self) unnamed_addr #0 !dbg !11050 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11052, metadata !DIExpression()), !dbg !11054
  br i1 false, label %bb1, label %bb2, !dbg !11054

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11054, !noundef !19
  %_3 = and i32 %_4, 64, !dbg !11054
  %1 = icmp eq i32 %_3, 64, !dbg !11054
  %2 = zext i1 %1 to i8, !dbg !11054
  store i8 %2, ptr %0, align 1, !dbg !11054
  br label %bb3, !dbg !11054

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11054
  br label %bb3, !dbg !11054

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11055, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11055
  ret i1 %4, !dbg !11055
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb88fa1da914d98a6E"(ptr align 4 %self) unnamed_addr #0 !dbg !11056 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11058, metadata !DIExpression()), !dbg !11060
  br i1 false, label %bb1, label %bb2, !dbg !11060

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11060, !noundef !19
  %_3 = and i32 %_4, 128, !dbg !11060
  %1 = icmp eq i32 %_3, 128, !dbg !11060
  %2 = zext i1 %1 to i8, !dbg !11060
  store i8 %2, ptr %0, align 1, !dbg !11060
  br label %bb3, !dbg !11060

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11060
  br label %bb3, !dbg !11060

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11061, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11061
  ret i1 %4, !dbg !11061
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h1246526828dd8defE"(ptr align 4 %self) unnamed_addr #0 !dbg !11062 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11064, metadata !DIExpression()), !dbg !11066
  br i1 false, label %bb1, label %bb2, !dbg !11066

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11066, !noundef !19
  %_3 = and i32 %_4, 256, !dbg !11066
  %1 = icmp eq i32 %_3, 256, !dbg !11066
  %2 = zext i1 %1 to i8, !dbg !11066
  store i8 %2, ptr %0, align 1, !dbg !11066
  br label %bb3, !dbg !11066

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11066
  br label %bb3, !dbg !11066

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11067, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11067
  ret i1 %4, !dbg !11067
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h62fc64417e84fd50E"(ptr align 4 %self) unnamed_addr #0 !dbg !11068 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11070, metadata !DIExpression()), !dbg !11072
  br i1 false, label %bb1, label %bb2, !dbg !11072

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11072, !noundef !19
  %_3 = and i32 %_4, 512, !dbg !11072
  %1 = icmp eq i32 %_3, 512, !dbg !11072
  %2 = zext i1 %1 to i8, !dbg !11072
  store i8 %2, ptr %0, align 1, !dbg !11072
  br label %bb3, !dbg !11072

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11072
  br label %bb3, !dbg !11072

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11073, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11073
  ret i1 %4, !dbg !11073
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h69f5beb0d5843386E"(ptr align 4 %self) unnamed_addr #0 !dbg !11074 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11076, metadata !DIExpression()), !dbg !11078
  br i1 false, label %bb1, label %bb2, !dbg !11078

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11078, !noundef !19
  %_3 = and i32 %_4, 1024, !dbg !11078
  %1 = icmp eq i32 %_3, 1024, !dbg !11078
  %2 = zext i1 %1 to i8, !dbg !11078
  store i8 %2, ptr %0, align 1, !dbg !11078
  br label %bb3, !dbg !11078

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11078
  br label %bb3, !dbg !11078

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11079, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11079
  ret i1 %4, !dbg !11079
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h6f9626fd8be977fbE"(ptr align 4 %self) unnamed_addr #0 !dbg !11080 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11082, metadata !DIExpression()), !dbg !11084
  br i1 false, label %bb1, label %bb2, !dbg !11084

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11084, !noundef !19
  %_3 = and i32 %_4, 2048, !dbg !11084
  %1 = icmp eq i32 %_3, 2048, !dbg !11084
  %2 = zext i1 %1 to i8, !dbg !11084
  store i8 %2, ptr %0, align 1, !dbg !11084
  br label %bb3, !dbg !11084

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11084
  br label %bb3, !dbg !11084

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11085, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11085
  ret i1 %4, !dbg !11085
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hea933be5920ae013E"(ptr align 4 %self) unnamed_addr #0 !dbg !11086 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11088, metadata !DIExpression()), !dbg !11090
  br i1 false, label %bb1, label %bb2, !dbg !11090

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11090, !noundef !19
  %_3 = and i32 %_4, 4096, !dbg !11090
  %1 = icmp eq i32 %_3, 4096, !dbg !11090
  %2 = zext i1 %1 to i8, !dbg !11090
  store i8 %2, ptr %0, align 1, !dbg !11090
  br label %bb3, !dbg !11090

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11090
  br label %bb3, !dbg !11090

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11091, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11091
  ret i1 %4, !dbg !11091
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h2ebd202386c150f0E"(ptr align 4 %self) unnamed_addr #0 !dbg !11092 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11094, metadata !DIExpression()), !dbg !11096
  br i1 false, label %bb1, label %bb2, !dbg !11096

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11096, !noundef !19
  %_3 = and i32 %_4, 8192, !dbg !11096
  %1 = icmp eq i32 %_3, 8192, !dbg !11096
  %2 = zext i1 %1 to i8, !dbg !11096
  store i8 %2, ptr %0, align 1, !dbg !11096
  br label %bb3, !dbg !11096

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11096
  br label %bb3, !dbg !11096

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11097, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11097
  ret i1 %4, !dbg !11097
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc7299a7e226ea73bE"(ptr align 4 %self) unnamed_addr #0 !dbg !11098 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11100, metadata !DIExpression()), !dbg !11102
  br i1 false, label %bb1, label %bb2, !dbg !11102

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11102, !noundef !19
  %_3 = and i32 %_4, 16384, !dbg !11102
  %1 = icmp eq i32 %_3, 16384, !dbg !11102
  %2 = zext i1 %1 to i8, !dbg !11102
  store i8 %2, ptr %0, align 1, !dbg !11102
  br label %bb3, !dbg !11102

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11102
  br label %bb3, !dbg !11102

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11103, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11103
  ret i1 %4, !dbg !11103
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf2bc71537c756460E"(ptr align 4 %self) unnamed_addr #0 !dbg !11104 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11106, metadata !DIExpression()), !dbg !11108
  br i1 false, label %bb1, label %bb2, !dbg !11108

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11108, !noundef !19
  %_3 = and i32 %_4, 24576, !dbg !11108
  %1 = icmp eq i32 %_3, 24576, !dbg !11108
  %2 = zext i1 %1 to i8, !dbg !11108
  store i8 %2, ptr %0, align 1, !dbg !11108
  br label %bb3, !dbg !11108

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11108
  br label %bb3, !dbg !11108

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11109, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11109
  ret i1 %4, !dbg !11109
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h4b345da99f4cdf7dE"(ptr align 4 %self) unnamed_addr #0 !dbg !11110 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11112, metadata !DIExpression()), !dbg !11114
  br i1 false, label %bb1, label %bb2, !dbg !11114

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11114, !noundef !19
  %_3 = and i32 %_4, 32768, !dbg !11114
  %1 = icmp eq i32 %_3, 32768, !dbg !11114
  %2 = zext i1 %1 to i8, !dbg !11114
  store i8 %2, ptr %0, align 1, !dbg !11114
  br label %bb3, !dbg !11114

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11114
  br label %bb3, !dbg !11114

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11115, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11115
  ret i1 %4, !dbg !11115
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ff19140ec29da84E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11116 {
start:
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_340 = alloca i8, align 1
  %_332 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_318 = alloca i8, align 1
  %_315 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11126, metadata !DIExpression()), !dbg !11292
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11127, metadata !DIExpression()), !dbg !11293
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11128, metadata !DIExpression()), !dbg !11294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11130, metadata !DIExpression()), !dbg !11295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11132, metadata !DIExpression()), !dbg !11296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11134, metadata !DIExpression()), !dbg !11297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11136, metadata !DIExpression()), !dbg !11298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11138, metadata !DIExpression()), !dbg !11299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11140, metadata !DIExpression()), !dbg !11300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11142, metadata !DIExpression()), !dbg !11301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11144, metadata !DIExpression()), !dbg !11302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11146, metadata !DIExpression()), !dbg !11303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11148, metadata !DIExpression()), !dbg !11304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11150, metadata !DIExpression()), !dbg !11305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11152, metadata !DIExpression()), !dbg !11306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11154, metadata !DIExpression()), !dbg !11307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11156, metadata !DIExpression()), !dbg !11308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11158, metadata !DIExpression()), !dbg !11309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11160, metadata !DIExpression()), !dbg !11310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11162, metadata !DIExpression()), !dbg !11311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11164, metadata !DIExpression()), !dbg !11312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11166, metadata !DIExpression()), !dbg !11313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11168, metadata !DIExpression()), !dbg !11314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11170, metadata !DIExpression()), !dbg !11315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11172, metadata !DIExpression()), !dbg !11316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11174, metadata !DIExpression()), !dbg !11317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11176, metadata !DIExpression()), !dbg !11318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11178, metadata !DIExpression()), !dbg !11319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11180, metadata !DIExpression()), !dbg !11320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11182, metadata !DIExpression()), !dbg !11321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11184, metadata !DIExpression()), !dbg !11322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11186, metadata !DIExpression()), !dbg !11323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11188, metadata !DIExpression()), !dbg !11324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11190, metadata !DIExpression()), !dbg !11325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11192, metadata !DIExpression()), !dbg !11326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11194, metadata !DIExpression()), !dbg !11327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11196, metadata !DIExpression()), !dbg !11328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11198, metadata !DIExpression()), !dbg !11329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11200, metadata !DIExpression()), !dbg !11330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11202, metadata !DIExpression()), !dbg !11331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11204, metadata !DIExpression()), !dbg !11332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11206, metadata !DIExpression()), !dbg !11333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11208, metadata !DIExpression()), !dbg !11334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11210, metadata !DIExpression()), !dbg !11335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11212, metadata !DIExpression()), !dbg !11336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11214, metadata !DIExpression()), !dbg !11337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11216, metadata !DIExpression()), !dbg !11338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11218, metadata !DIExpression()), !dbg !11339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11220, metadata !DIExpression()), !dbg !11340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11222, metadata !DIExpression()), !dbg !11341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11224, metadata !DIExpression()), !dbg !11342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11226, metadata !DIExpression()), !dbg !11343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11228, metadata !DIExpression()), !dbg !11344
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11230, metadata !DIExpression()), !dbg !11345
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11232, metadata !DIExpression()), !dbg !11346
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11234, metadata !DIExpression()), !dbg !11347
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11236, metadata !DIExpression()), !dbg !11348
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11238, metadata !DIExpression()), !dbg !11349
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11240, metadata !DIExpression()), !dbg !11350
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11242, metadata !DIExpression()), !dbg !11351
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11244, metadata !DIExpression()), !dbg !11352
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11246, metadata !DIExpression()), !dbg !11353
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11248, metadata !DIExpression()), !dbg !11354
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11250, metadata !DIExpression()), !dbg !11355
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11252, metadata !DIExpression()), !dbg !11356
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11254, metadata !DIExpression()), !dbg !11357
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11256, metadata !DIExpression()), !dbg !11358
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11258, metadata !DIExpression()), !dbg !11359
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11260, metadata !DIExpression()), !dbg !11360
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11262, metadata !DIExpression()), !dbg !11361
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11264, metadata !DIExpression()), !dbg !11362
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11266, metadata !DIExpression()), !dbg !11363
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11268, metadata !DIExpression()), !dbg !11364
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11270, metadata !DIExpression()), !dbg !11365
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11272, metadata !DIExpression()), !dbg !11366
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11274, metadata !DIExpression()), !dbg !11367
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11276, metadata !DIExpression()), !dbg !11368
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11278, metadata !DIExpression()), !dbg !11369
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11280, metadata !DIExpression()), !dbg !11370
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11282, metadata !DIExpression()), !dbg !11371
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11284, metadata !DIExpression()), !dbg !11372
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11286, metadata !DIExpression()), !dbg !11373
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11288, metadata !DIExpression()), !dbg !11374
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11290, metadata !DIExpression()), !dbg !11375
  store i8 1, ptr %first, align 1, !dbg !11376
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h7fbdf8fa68edd5e7E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_4, label %bb2, label %bb13, !dbg !11377

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_21 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3dad677e97cf1907E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_21, label %bb15, label %bb26, !dbg !11377

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11378
  %_5 = xor i1 %_6, true, !dbg !11379
  br i1 %_5, label %bb3, label %bb8, !dbg !11379

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a93fbae75d74c0bf186f7c9d6745f430, i64 2) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !11381
  %3 = zext i1 %2 to i8, !dbg !11381
  store i8 %3, ptr %_14, align 1, !dbg !11381
  %4 = load i8, ptr %_14, align 1, !dbg !11381, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11381
  %_17 = zext i1 %5 to i64, !dbg !11381
  %6 = icmp eq i64 %_17, 0, !dbg !11381
  br i1 %6, label %bb13, label %bb12, !dbg !11381

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !11382
  %8 = zext i1 %7 to i8, !dbg !11382
  store i8 %8, ptr %_7, align 1, !dbg !11382
  %9 = load i8, ptr %_7, align 1, !dbg !11382, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11382
  %_10 = zext i1 %10 to i64, !dbg !11382
  %11 = icmp eq i64 %_10, 0, !dbg !11382
  br i1 %11, label %bb8, label %bb7, !dbg !11382

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11383
  %13 = zext i1 %12 to i8, !dbg !11383
  store i8 %13, ptr %0, align 1, !dbg !11383
  br label %bb260, !dbg !11383

bb6:                                              ; No predecessors!
  unreachable, !dbg !11382

bb260:                                            ; preds = %bb259, %bb258, %bb252, %bb248, %bb242, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11384, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11384
  ret i1 %15, !dbg !11384

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11385
  %17 = zext i1 %16 to i8, !dbg !11385
  store i8 %17, ptr %0, align 1, !dbg !11385
  br label %bb260, !dbg !11385

bb11:                                             ; No predecessors!
  unreachable, !dbg !11381

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_38 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h193e22308b6e2cb4E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_38, label %bb28, label %bb39, !dbg !11377

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !11378
  %_22 = xor i1 %_23, true, !dbg !11379
  br i1 %_22, label %bb16, label %bb21, !dbg !11379

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f8c71293bb611bbbd33d9c891ddbb5ae, i64 25) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !11381
  %20 = zext i1 %19 to i8, !dbg !11381
  store i8 %20, ptr %_31, align 1, !dbg !11381
  %21 = load i8, ptr %_31, align 1, !dbg !11381, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11381
  %_34 = zext i1 %22 to i64, !dbg !11381
  %23 = icmp eq i64 %_34, 0, !dbg !11381
  br i1 %23, label %bb26, label %bb25, !dbg !11381

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !11382
  %25 = zext i1 %24 to i8, !dbg !11382
  store i8 %25, ptr %_24, align 1, !dbg !11382
  %26 = load i8, ptr %_24, align 1, !dbg !11382, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11382
  %_27 = zext i1 %27 to i64, !dbg !11382
  %28 = icmp eq i64 %_27, 0, !dbg !11382
  br i1 %28, label %bb21, label %bb20, !dbg !11382

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11386
  %30 = zext i1 %29 to i8, !dbg !11386
  store i8 %30, ptr %0, align 1, !dbg !11386
  br label %bb260, !dbg !11386

bb19:                                             ; No predecessors!
  unreachable, !dbg !11382

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11387
  %32 = zext i1 %31 to i8, !dbg !11387
  store i8 %32, ptr %0, align 1, !dbg !11387
  br label %bb260, !dbg !11387

bb24:                                             ; No predecessors!
  unreachable, !dbg !11381

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_55 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17ha3dd4565ed564c94E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_55, label %bb41, label %bb52, !dbg !11377

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !11378
  %_39 = xor i1 %_40, true, !dbg !11379
  br i1 %_39, label %bb29, label %bb34, !dbg !11379

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a239cdebdd1a1a0be08a583ceabf3052, i64 17) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !11381
  %35 = zext i1 %34 to i8, !dbg !11381
  store i8 %35, ptr %_48, align 1, !dbg !11381
  %36 = load i8, ptr %_48, align 1, !dbg !11381, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11381
  %_51 = zext i1 %37 to i64, !dbg !11381
  %38 = icmp eq i64 %_51, 0, !dbg !11381
  br i1 %38, label %bb39, label %bb38, !dbg !11381

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !11382
  %40 = zext i1 %39 to i8, !dbg !11382
  store i8 %40, ptr %_41, align 1, !dbg !11382
  %41 = load i8, ptr %_41, align 1, !dbg !11382, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11382
  %_44 = zext i1 %42 to i64, !dbg !11382
  %43 = icmp eq i64 %_44, 0, !dbg !11382
  br i1 %43, label %bb34, label %bb33, !dbg !11382

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11388
  %45 = zext i1 %44 to i8, !dbg !11388
  store i8 %45, ptr %0, align 1, !dbg !11388
  br label %bb260, !dbg !11388

bb32:                                             ; No predecessors!
  unreachable, !dbg !11382

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11389
  %47 = zext i1 %46 to i8, !dbg !11389
  store i8 %47, ptr %0, align 1, !dbg !11389
  br label %bb260, !dbg !11389

bb37:                                             ; No predecessors!
  unreachable, !dbg !11381

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_72 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h54259531288e50f4E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_72, label %bb54, label %bb65, !dbg !11377

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !11378
  %_56 = xor i1 %_57, true, !dbg !11379
  br i1 %_56, label %bb42, label %bb47, !dbg !11379

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a2690cc6f99a9d34dfd9d6f2c3db9102, i64 15) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !11381
  %50 = zext i1 %49 to i8, !dbg !11381
  store i8 %50, ptr %_65, align 1, !dbg !11381
  %51 = load i8, ptr %_65, align 1, !dbg !11381, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11381
  %_68 = zext i1 %52 to i64, !dbg !11381
  %53 = icmp eq i64 %_68, 0, !dbg !11381
  br i1 %53, label %bb52, label %bb51, !dbg !11381

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !11382
  %55 = zext i1 %54 to i8, !dbg !11382
  store i8 %55, ptr %_58, align 1, !dbg !11382
  %56 = load i8, ptr %_58, align 1, !dbg !11382, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11382
  %_61 = zext i1 %57 to i64, !dbg !11382
  %58 = icmp eq i64 %_61, 0, !dbg !11382
  br i1 %58, label %bb47, label %bb46, !dbg !11382

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11390
  %60 = zext i1 %59 to i8, !dbg !11390
  store i8 %60, ptr %0, align 1, !dbg !11390
  br label %bb260, !dbg !11390

bb45:                                             ; No predecessors!
  unreachable, !dbg !11382

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11391
  %62 = zext i1 %61 to i8, !dbg !11391
  store i8 %62, ptr %0, align 1, !dbg !11391
  br label %bb260, !dbg !11391

bb50:                                             ; No predecessors!
  unreachable, !dbg !11381

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_89 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h57e24986a829bb3aE"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_89, label %bb67, label %bb78, !dbg !11377

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !11378
  %_73 = xor i1 %_74, true, !dbg !11379
  br i1 %_73, label %bb55, label %bb60, !dbg !11379

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_11ddeb98fbdc68a71ada2bbfe6b86361, i64 17) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !11381
  %65 = zext i1 %64 to i8, !dbg !11381
  store i8 %65, ptr %_82, align 1, !dbg !11381
  %66 = load i8, ptr %_82, align 1, !dbg !11381, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11381
  %_85 = zext i1 %67 to i64, !dbg !11381
  %68 = icmp eq i64 %_85, 0, !dbg !11381
  br i1 %68, label %bb65, label %bb64, !dbg !11381

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !11382
  %70 = zext i1 %69 to i8, !dbg !11382
  store i8 %70, ptr %_75, align 1, !dbg !11382
  %71 = load i8, ptr %_75, align 1, !dbg !11382, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11382
  %_78 = zext i1 %72 to i64, !dbg !11382
  %73 = icmp eq i64 %_78, 0, !dbg !11382
  br i1 %73, label %bb60, label %bb59, !dbg !11382

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11392
  %75 = zext i1 %74 to i8, !dbg !11392
  store i8 %75, ptr %0, align 1, !dbg !11392
  br label %bb260, !dbg !11392

bb58:                                             ; No predecessors!
  unreachable, !dbg !11382

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11393
  %77 = zext i1 %76 to i8, !dbg !11393
  store i8 %77, ptr %0, align 1, !dbg !11393
  br label %bb260, !dbg !11393

bb63:                                             ; No predecessors!
  unreachable, !dbg !11381

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_106 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h8d08a4a41e77456eE"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_106, label %bb80, label %bb91, !dbg !11377

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !11378
  %_90 = xor i1 %_91, true, !dbg !11379
  br i1 %_90, label %bb68, label %bb73, !dbg !11379

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_472002418c57688f6522c9c285ab2922, i64 11) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !11381
  %80 = zext i1 %79 to i8, !dbg !11381
  store i8 %80, ptr %_99, align 1, !dbg !11381
  %81 = load i8, ptr %_99, align 1, !dbg !11381, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11381
  %_102 = zext i1 %82 to i64, !dbg !11381
  %83 = icmp eq i64 %_102, 0, !dbg !11381
  br i1 %83, label %bb78, label %bb77, !dbg !11381

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !11382
  %85 = zext i1 %84 to i8, !dbg !11382
  store i8 %85, ptr %_92, align 1, !dbg !11382
  %86 = load i8, ptr %_92, align 1, !dbg !11382, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11382
  %_95 = zext i1 %87 to i64, !dbg !11382
  %88 = icmp eq i64 %_95, 0, !dbg !11382
  br i1 %88, label %bb73, label %bb72, !dbg !11382

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11394
  %90 = zext i1 %89 to i8, !dbg !11394
  store i8 %90, ptr %0, align 1, !dbg !11394
  br label %bb260, !dbg !11394

bb71:                                             ; No predecessors!
  unreachable, !dbg !11382

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11395
  %92 = zext i1 %91 to i8, !dbg !11395
  store i8 %92, ptr %0, align 1, !dbg !11395
  br label %bb260, !dbg !11395

bb76:                                             ; No predecessors!
  unreachable, !dbg !11381

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_123 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h8a3ca122e406eed1E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_123, label %bb93, label %bb104, !dbg !11377

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !11378
  %_107 = xor i1 %_108, true, !dbg !11379
  br i1 %_107, label %bb81, label %bb86, !dbg !11379

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b678783be848701effaceb9a81cb0741, i64 11) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !11381
  %95 = zext i1 %94 to i8, !dbg !11381
  store i8 %95, ptr %_116, align 1, !dbg !11381
  %96 = load i8, ptr %_116, align 1, !dbg !11381, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11381
  %_119 = zext i1 %97 to i64, !dbg !11381
  %98 = icmp eq i64 %_119, 0, !dbg !11381
  br i1 %98, label %bb91, label %bb90, !dbg !11381

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !11382
  %100 = zext i1 %99 to i8, !dbg !11382
  store i8 %100, ptr %_109, align 1, !dbg !11382
  %101 = load i8, ptr %_109, align 1, !dbg !11382, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11382
  %_112 = zext i1 %102 to i64, !dbg !11382
  %103 = icmp eq i64 %_112, 0, !dbg !11382
  br i1 %103, label %bb86, label %bb85, !dbg !11382

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11396
  %105 = zext i1 %104 to i8, !dbg !11396
  store i8 %105, ptr %0, align 1, !dbg !11396
  br label %bb260, !dbg !11396

bb84:                                             ; No predecessors!
  unreachable, !dbg !11382

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11397
  %107 = zext i1 %106 to i8, !dbg !11397
  store i8 %107, ptr %0, align 1, !dbg !11397
  br label %bb260, !dbg !11397

bb89:                                             ; No predecessors!
  unreachable, !dbg !11381

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_140 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h4f2927396905e473E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_140, label %bb106, label %bb117, !dbg !11377

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !11378
  %_124 = xor i1 %_125, true, !dbg !11379
  br i1 %_124, label %bb94, label %bb99, !dbg !11379

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_631f27177a5eec32f9ce96fcfee81a95, i64 9) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !11381
  %110 = zext i1 %109 to i8, !dbg !11381
  store i8 %110, ptr %_133, align 1, !dbg !11381
  %111 = load i8, ptr %_133, align 1, !dbg !11381, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11381
  %_136 = zext i1 %112 to i64, !dbg !11381
  %113 = icmp eq i64 %_136, 0, !dbg !11381
  br i1 %113, label %bb104, label %bb103, !dbg !11381

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !11382
  %115 = zext i1 %114 to i8, !dbg !11382
  store i8 %115, ptr %_126, align 1, !dbg !11382
  %116 = load i8, ptr %_126, align 1, !dbg !11382, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11382
  %_129 = zext i1 %117 to i64, !dbg !11382
  %118 = icmp eq i64 %_129, 0, !dbg !11382
  br i1 %118, label %bb99, label %bb98, !dbg !11382

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11398
  %120 = zext i1 %119 to i8, !dbg !11398
  store i8 %120, ptr %0, align 1, !dbg !11398
  br label %bb260, !dbg !11398

bb97:                                             ; No predecessors!
  unreachable, !dbg !11382

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11399
  %122 = zext i1 %121 to i8, !dbg !11399
  store i8 %122, ptr %0, align 1, !dbg !11399
  br label %bb260, !dbg !11399

bb102:                                            ; No predecessors!
  unreachable, !dbg !11381

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_157 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h4c820ce39db4e040E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_157, label %bb119, label %bb130, !dbg !11377

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !11378
  %_141 = xor i1 %_142, true, !dbg !11379
  br i1 %_141, label %bb107, label %bb112, !dbg !11379

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_d2f6620fa48ed41bd6325ce9ebed0a42, i64 8) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !11381
  %125 = zext i1 %124 to i8, !dbg !11381
  store i8 %125, ptr %_150, align 1, !dbg !11381
  %126 = load i8, ptr %_150, align 1, !dbg !11381, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11381
  %_153 = zext i1 %127 to i64, !dbg !11381
  %128 = icmp eq i64 %_153, 0, !dbg !11381
  br i1 %128, label %bb117, label %bb116, !dbg !11381

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !11382
  %130 = zext i1 %129 to i8, !dbg !11382
  store i8 %130, ptr %_143, align 1, !dbg !11382
  %131 = load i8, ptr %_143, align 1, !dbg !11382, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11382
  %_146 = zext i1 %132 to i64, !dbg !11382
  %133 = icmp eq i64 %_146, 0, !dbg !11382
  br i1 %133, label %bb112, label %bb111, !dbg !11382

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11400
  %135 = zext i1 %134 to i8, !dbg !11400
  store i8 %135, ptr %0, align 1, !dbg !11400
  br label %bb260, !dbg !11400

bb110:                                            ; No predecessors!
  unreachable, !dbg !11382

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11401
  %137 = zext i1 %136 to i8, !dbg !11401
  store i8 %137, ptr %0, align 1, !dbg !11401
  br label %bb260, !dbg !11401

bb115:                                            ; No predecessors!
  unreachable, !dbg !11381

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_174 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h2a8855455abdd8a2E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_174, label %bb132, label %bb143, !dbg !11377

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !11378
  %_158 = xor i1 %_159, true, !dbg !11379
  br i1 %_158, label %bb120, label %bb125, !dbg !11379

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_667e481d86076aafc88d5e859019e63a, i64 13) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !11381
  %140 = zext i1 %139 to i8, !dbg !11381
  store i8 %140, ptr %_167, align 1, !dbg !11381
  %141 = load i8, ptr %_167, align 1, !dbg !11381, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11381
  %_170 = zext i1 %142 to i64, !dbg !11381
  %143 = icmp eq i64 %_170, 0, !dbg !11381
  br i1 %143, label %bb130, label %bb129, !dbg !11381

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !11382
  %145 = zext i1 %144 to i8, !dbg !11382
  store i8 %145, ptr %_160, align 1, !dbg !11382
  %146 = load i8, ptr %_160, align 1, !dbg !11382, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11382
  %_163 = zext i1 %147 to i64, !dbg !11382
  %148 = icmp eq i64 %_163, 0, !dbg !11382
  br i1 %148, label %bb125, label %bb124, !dbg !11382

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11402
  %150 = zext i1 %149 to i8, !dbg !11402
  store i8 %150, ptr %0, align 1, !dbg !11402
  br label %bb260, !dbg !11402

bb123:                                            ; No predecessors!
  unreachable, !dbg !11382

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11403
  %152 = zext i1 %151 to i8, !dbg !11403
  store i8 %152, ptr %0, align 1, !dbg !11403
  br label %bb260, !dbg !11403

bb128:                                            ; No predecessors!
  unreachable, !dbg !11381

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h856d5b46c8fb7171E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_191, label %bb145, label %bb156, !dbg !11377

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !11378
  %_175 = xor i1 %_176, true, !dbg !11379
  br i1 %_175, label %bb133, label %bb138, !dbg !11379

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_aa40d32c26616d736afcce93d79dd045, i64 14) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !11381
  %155 = zext i1 %154 to i8, !dbg !11381
  store i8 %155, ptr %_184, align 1, !dbg !11381
  %156 = load i8, ptr %_184, align 1, !dbg !11381, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !11381
  %_187 = zext i1 %157 to i64, !dbg !11381
  %158 = icmp eq i64 %_187, 0, !dbg !11381
  br i1 %158, label %bb143, label %bb142, !dbg !11381

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !11382
  %160 = zext i1 %159 to i8, !dbg !11382
  store i8 %160, ptr %_177, align 1, !dbg !11382
  %161 = load i8, ptr %_177, align 1, !dbg !11382, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !11382
  %_180 = zext i1 %162 to i64, !dbg !11382
  %163 = icmp eq i64 %_180, 0, !dbg !11382
  br i1 %163, label %bb138, label %bb137, !dbg !11382

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11404
  %165 = zext i1 %164 to i8, !dbg !11404
  store i8 %165, ptr %0, align 1, !dbg !11404
  br label %bb260, !dbg !11404

bb136:                                            ; No predecessors!
  unreachable, !dbg !11382

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11405
  %167 = zext i1 %166 to i8, !dbg !11405
  store i8 %167, ptr %0, align 1, !dbg !11405
  br label %bb260, !dbg !11405

bb141:                                            ; No predecessors!
  unreachable, !dbg !11381

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_208 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h7affc56677b85495E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_208, label %bb158, label %bb169, !dbg !11377

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_193 = trunc i8 %168 to i1, !dbg !11378
  %_192 = xor i1 %_193, true, !dbg !11379
  br i1 %_192, label %bb146, label %bb151, !dbg !11379

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1647ba88dee1bc977f1c273f62a825cd, i64 14) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !11381
  %170 = zext i1 %169 to i8, !dbg !11381
  store i8 %170, ptr %_201, align 1, !dbg !11381
  %171 = load i8, ptr %_201, align 1, !dbg !11381, !range !1598, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !11381
  %_204 = zext i1 %172 to i64, !dbg !11381
  %173 = icmp eq i64 %_204, 0, !dbg !11381
  br i1 %173, label %bb156, label %bb155, !dbg !11381

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !11382
  %175 = zext i1 %174 to i8, !dbg !11382
  store i8 %175, ptr %_194, align 1, !dbg !11382
  %176 = load i8, ptr %_194, align 1, !dbg !11382, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11382
  %_197 = zext i1 %177 to i64, !dbg !11382
  %178 = icmp eq i64 %_197, 0, !dbg !11382
  br i1 %178, label %bb151, label %bb150, !dbg !11382

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11406
  %180 = zext i1 %179 to i8, !dbg !11406
  store i8 %180, ptr %0, align 1, !dbg !11406
  br label %bb260, !dbg !11406

bb149:                                            ; No predecessors!
  unreachable, !dbg !11382

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11407
  %182 = zext i1 %181 to i8, !dbg !11407
  store i8 %182, ptr %0, align 1, !dbg !11407
  br label %bb260, !dbg !11407

bb154:                                            ; No predecessors!
  unreachable, !dbg !11381

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_225 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hef8dbdd4c89ed033E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_225, label %bb171, label %bb182, !dbg !11377

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_210 = trunc i8 %183 to i1, !dbg !11378
  %_209 = xor i1 %_210, true, !dbg !11379
  br i1 %_209, label %bb159, label %bb164, !dbg !11379

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_d7fdeb2a9076aa11701a8550274197b8, i64 9) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_219) #8, !dbg !11381
  %185 = zext i1 %184 to i8, !dbg !11381
  store i8 %185, ptr %_218, align 1, !dbg !11381
  %186 = load i8, ptr %_218, align 1, !dbg !11381, !range !1598, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !11381
  %_221 = zext i1 %187 to i64, !dbg !11381
  %188 = icmp eq i64 %_221, 0, !dbg !11381
  br i1 %188, label %bb169, label %bb168, !dbg !11381

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_212) #8, !dbg !11382
  %190 = zext i1 %189 to i8, !dbg !11382
  store i8 %190, ptr %_211, align 1, !dbg !11382
  %191 = load i8, ptr %_211, align 1, !dbg !11382, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !11382
  %_214 = zext i1 %192 to i64, !dbg !11382
  %193 = icmp eq i64 %_214, 0, !dbg !11382
  br i1 %193, label %bb164, label %bb163, !dbg !11382

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11408
  %195 = zext i1 %194 to i8, !dbg !11408
  store i8 %195, ptr %0, align 1, !dbg !11408
  br label %bb260, !dbg !11408

bb162:                                            ; No predecessors!
  unreachable, !dbg !11382

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11409
  %197 = zext i1 %196 to i8, !dbg !11409
  store i8 %197, ptr %0, align 1, !dbg !11409
  br label %bb260, !dbg !11409

bb167:                                            ; No predecessors!
  unreachable, !dbg !11381

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_242 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfbd7f79c0eb59f2cE"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_242, label %bb184, label %bb195, !dbg !11377

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_227 = trunc i8 %198 to i1, !dbg !11378
  %_226 = xor i1 %_227, true, !dbg !11379
  br i1 %_226, label %bb172, label %bb177, !dbg !11379

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bd3a8bff95fa64d91345632a7875ee06, i64 9) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_236) #8, !dbg !11381
  %200 = zext i1 %199 to i8, !dbg !11381
  store i8 %200, ptr %_235, align 1, !dbg !11381
  %201 = load i8, ptr %_235, align 1, !dbg !11381, !range !1598, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !11381
  %_238 = zext i1 %202 to i64, !dbg !11381
  %203 = icmp eq i64 %_238, 0, !dbg !11381
  br i1 %203, label %bb182, label %bb181, !dbg !11381

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_229) #8, !dbg !11382
  %205 = zext i1 %204 to i8, !dbg !11382
  store i8 %205, ptr %_228, align 1, !dbg !11382
  %206 = load i8, ptr %_228, align 1, !dbg !11382, !range !1598, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !11382
  %_231 = zext i1 %207 to i64, !dbg !11382
  %208 = icmp eq i64 %_231, 0, !dbg !11382
  br i1 %208, label %bb177, label %bb176, !dbg !11382

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11410
  %210 = zext i1 %209 to i8, !dbg !11410
  store i8 %210, ptr %0, align 1, !dbg !11410
  br label %bb260, !dbg !11410

bb175:                                            ; No predecessors!
  unreachable, !dbg !11382

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11411
  %212 = zext i1 %211 to i8, !dbg !11411
  store i8 %212, ptr %0, align 1, !dbg !11411
  br label %bb260, !dbg !11411

bb180:                                            ; No predecessors!
  unreachable, !dbg !11381

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_259 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17ha4f4b0d0e4fbd092E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_259, label %bb197, label %bb208, !dbg !11377

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_244 = trunc i8 %213 to i1, !dbg !11378
  %_243 = xor i1 %_244, true, !dbg !11379
  br i1 %_243, label %bb185, label %bb190, !dbg !11379

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_98816064eaec76fc04c0fdbee09a49ff, i64 9) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_253) #8, !dbg !11381
  %215 = zext i1 %214 to i8, !dbg !11381
  store i8 %215, ptr %_252, align 1, !dbg !11381
  %216 = load i8, ptr %_252, align 1, !dbg !11381, !range !1598, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !11381
  %_255 = zext i1 %217 to i64, !dbg !11381
  %218 = icmp eq i64 %_255, 0, !dbg !11381
  br i1 %218, label %bb195, label %bb194, !dbg !11381

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_246) #8, !dbg !11382
  %220 = zext i1 %219 to i8, !dbg !11382
  store i8 %220, ptr %_245, align 1, !dbg !11382
  %221 = load i8, ptr %_245, align 1, !dbg !11382, !range !1598, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !11382
  %_248 = zext i1 %222 to i64, !dbg !11382
  %223 = icmp eq i64 %_248, 0, !dbg !11382
  br i1 %223, label %bb190, label %bb189, !dbg !11382

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11412
  %225 = zext i1 %224 to i8, !dbg !11412
  store i8 %225, ptr %0, align 1, !dbg !11412
  br label %bb260, !dbg !11412

bb188:                                            ; No predecessors!
  unreachable, !dbg !11382

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11413
  %227 = zext i1 %226 to i8, !dbg !11413
  store i8 %227, ptr %0, align 1, !dbg !11413
  br label %bb260, !dbg !11413

bb193:                                            ; No predecessors!
  unreachable, !dbg !11381

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_276 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hda966c6a34873495E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_276, label %bb210, label %bb221, !dbg !11377

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_261 = trunc i8 %228 to i1, !dbg !11378
  %_260 = xor i1 %_261, true, !dbg !11379
  br i1 %_260, label %bb198, label %bb203, !dbg !11379

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_ee46f2859564e8f09061b9bdc94c91d3, i64 20) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_270) #8, !dbg !11381
  %230 = zext i1 %229 to i8, !dbg !11381
  store i8 %230, ptr %_269, align 1, !dbg !11381
  %231 = load i8, ptr %_269, align 1, !dbg !11381, !range !1598, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !11381
  %_272 = zext i1 %232 to i64, !dbg !11381
  %233 = icmp eq i64 %_272, 0, !dbg !11381
  br i1 %233, label %bb208, label %bb207, !dbg !11381

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_263) #8, !dbg !11382
  %235 = zext i1 %234 to i8, !dbg !11382
  store i8 %235, ptr %_262, align 1, !dbg !11382
  %236 = load i8, ptr %_262, align 1, !dbg !11382, !range !1598, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !11382
  %_265 = zext i1 %237 to i64, !dbg !11382
  %238 = icmp eq i64 %_265, 0, !dbg !11382
  br i1 %238, label %bb203, label %bb202, !dbg !11382

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11414
  %240 = zext i1 %239 to i8, !dbg !11414
  store i8 %240, ptr %0, align 1, !dbg !11414
  br label %bb260, !dbg !11414

bb201:                                            ; No predecessors!
  unreachable, !dbg !11382

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11415
  %242 = zext i1 %241 to i8, !dbg !11415
  store i8 %242, ptr %0, align 1, !dbg !11415
  br label %bb260, !dbg !11415

bb206:                                            ; No predecessors!
  unreachable, !dbg !11381

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_293 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h92e9d3f0ab097065E"(ptr align 8 %self) #8, !dbg !11377
  br i1 %_293, label %bb223, label %bb234, !dbg !11377

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_278 = trunc i8 %243 to i1, !dbg !11378
  %_277 = xor i1 %_278, true, !dbg !11379
  br i1 %_277, label %bb211, label %bb216, !dbg !11379

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7b91ca9ae4328dd77515ab5c3a0f9945, i64 11) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_287) #8, !dbg !11381
  %245 = zext i1 %244 to i8, !dbg !11381
  store i8 %245, ptr %_286, align 1, !dbg !11381
  %246 = load i8, ptr %_286, align 1, !dbg !11381, !range !1598, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !11381
  %_289 = zext i1 %247 to i64, !dbg !11381
  %248 = icmp eq i64 %_289, 0, !dbg !11381
  br i1 %248, label %bb221, label %bb220, !dbg !11381

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_280) #8, !dbg !11382
  %250 = zext i1 %249 to i8, !dbg !11382
  store i8 %250, ptr %_279, align 1, !dbg !11382
  %251 = load i8, ptr %_279, align 1, !dbg !11382, !range !1598, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !11382
  %_282 = zext i1 %252 to i64, !dbg !11382
  %253 = icmp eq i64 %_282, 0, !dbg !11382
  br i1 %253, label %bb216, label %bb215, !dbg !11382

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11416
  %255 = zext i1 %254 to i8, !dbg !11416
  store i8 %255, ptr %0, align 1, !dbg !11416
  br label %bb260, !dbg !11416

bb214:                                            ; No predecessors!
  unreachable, !dbg !11382

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11417
  %257 = zext i1 %256 to i8, !dbg !11417
  store i8 %257, ptr %0, align 1, !dbg !11417
  br label %bb260, !dbg !11417

bb219:                                            ; No predecessors!
  unreachable, !dbg !11381

bb234:                                            ; preds = %bb229, %bb221
  %_311 = load i64, ptr %self, align 8, !dbg !11418, !noundef !19
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17h08075d2f27684933E() #8, !dbg !11419
  store i64 %258, ptr %_315, align 8, !dbg !11419
; call x86_64::registers::rflags::RFlags::bits
  %_313 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17hbbdad8ada52ec5cbE(ptr align 8 %_315) #8, !dbg !11419
  %_312 = xor i64 %_313, -1, !dbg !11420
  %259 = and i64 %_311, %_312, !dbg !11418
  store i64 %259, ptr %extra_bits, align 8, !dbg !11418
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11421, !noundef !19
  %261 = icmp eq i64 %260, 0, !dbg !11421
  br i1 %261, label %bb253, label %bb237, !dbg !11421

bb223:                                            ; preds = %bb221
  %262 = load i8, ptr %first, align 1, !dbg !11378, !range !1598, !noundef !19
  %_295 = trunc i8 %262 to i1, !dbg !11378
  %_294 = xor i1 %_295, true, !dbg !11379
  br i1 %_294, label %bb224, label %bb229, !dbg !11379

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !11380
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_41541722fad903b7557a9fcaf51cf1e8, i64 10) #8, !dbg !11381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_304) #8, !dbg !11381
  %264 = zext i1 %263 to i8, !dbg !11381
  store i8 %264, ptr %_303, align 1, !dbg !11381
  %265 = load i8, ptr %_303, align 1, !dbg !11381, !range !1598, !noundef !19
  %266 = trunc i8 %265 to i1, !dbg !11381
  %_306 = zext i1 %266 to i64, !dbg !11381
  %267 = icmp eq i64 %_306, 0, !dbg !11381
  br i1 %267, label %bb234, label %bb233, !dbg !11381

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_297) #8, !dbg !11382
  %269 = zext i1 %268 to i8, !dbg !11382
  store i8 %269, ptr %_296, align 1, !dbg !11382
  %270 = load i8, ptr %_296, align 1, !dbg !11382, !range !1598, !noundef !19
  %271 = trunc i8 %270 to i1, !dbg !11382
  %_299 = zext i1 %271 to i64, !dbg !11382
  %272 = icmp eq i64 %_299, 0, !dbg !11382
  br i1 %272, label %bb229, label %bb228, !dbg !11382

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11422
  %274 = zext i1 %273 to i8, !dbg !11422
  store i8 %274, ptr %0, align 1, !dbg !11422
  br label %bb260, !dbg !11422

bb227:                                            ; No predecessors!
  unreachable, !dbg !11382

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11423
  %276 = zext i1 %275 to i8, !dbg !11423
  store i8 %276, ptr %0, align 1, !dbg !11423
  br label %bb260, !dbg !11423

bb232:                                            ; No predecessors!
  unreachable, !dbg !11381

bb253:                                            ; preds = %bb246, %bb234
  %277 = load i8, ptr %first, align 1, !dbg !11424, !range !1598, !noundef !19
  %_339 = trunc i8 %277 to i1, !dbg !11424
  br i1 %_339, label %bb254, label %bb259, !dbg !11424

bb237:                                            ; preds = %bb234
  %278 = load i8, ptr %first, align 1, !dbg !11425, !range !1598, !noundef !19
  %_317 = trunc i8 %278 to i1, !dbg !11425
  %_316 = xor i1 %_317, true, !dbg !11426
  br i1 %_316, label %bb238, label %bb243, !dbg !11426

bb243:                                            ; preds = %bb238, %bb237
  store i8 0, ptr %first, align 1, !dbg !11427
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !11428
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_326) #8, !dbg !11428
  %280 = zext i1 %279 to i8, !dbg !11428
  store i8 %280, ptr %_325, align 1, !dbg !11428
  %281 = load i8, ptr %_325, align 1, !dbg !11428, !range !1598, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !11428
  %_328 = zext i1 %282 to i64, !dbg !11428
  %283 = icmp eq i64 %_328, 0, !dbg !11428
  br i1 %283, label %bb246, label %bb248, !dbg !11428

bb238:                                            ; preds = %bb237
; call core::fmt::Formatter::write_str
  %_319 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11429
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_319) #8, !dbg !11429
  %285 = zext i1 %284 to i8, !dbg !11429
  store i8 %285, ptr %_318, align 1, !dbg !11429
  %286 = load i8, ptr %_318, align 1, !dbg !11429, !range !1598, !noundef !19
  %287 = trunc i8 %286 to i1, !dbg !11429
  %_321 = zext i1 %287 to i64, !dbg !11429
  %288 = icmp eq i64 %_321, 0, !dbg !11429
  br i1 %288, label %bb243, label %bb242, !dbg !11429

bb242:                                            ; preds = %bb238
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11430
  %290 = zext i1 %289 to i8, !dbg !11430
  store i8 %290, ptr %0, align 1, !dbg !11430
  br label %bb260, !dbg !11430

bb241:                                            ; No predecessors!
  unreachable, !dbg !11429

bb246:                                            ; preds = %bb243
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_333 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11431
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_333) #8, !dbg !11431
  %292 = zext i1 %291 to i8, !dbg !11431
  store i8 %292, ptr %_332, align 1, !dbg !11431
  %293 = load i8, ptr %_332, align 1, !dbg !11431, !range !1598, !noundef !19
  %294 = trunc i8 %293 to i1, !dbg !11431
  %_335 = zext i1 %294 to i64, !dbg !11431
  %295 = icmp eq i64 %_335, 0, !dbg !11431
  br i1 %295, label %bb253, label %bb252, !dbg !11431

bb248:                                            ; preds = %bb243
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11432
  %297 = zext i1 %296 to i8, !dbg !11432
  store i8 %297, ptr %0, align 1, !dbg !11432
  br label %bb260, !dbg !11432

bb247:                                            ; No predecessors!
  unreachable, !dbg !11428

bb252:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11433
  %299 = zext i1 %298 to i8, !dbg !11433
  store i8 %299, ptr %0, align 1, !dbg !11433
  br label %bb260, !dbg !11433

bb251:                                            ; No predecessors!
  unreachable, !dbg !11431

bb259:                                            ; preds = %bb254, %bb253
  store i8 0, ptr %0, align 1, !dbg !11434
  br label %bb260, !dbg !11384

bb254:                                            ; preds = %bb253
; call core::fmt::Formatter::write_str
  %_341 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !11435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_341) #8, !dbg !11435
  %301 = zext i1 %300 to i8, !dbg !11435
  store i8 %301, ptr %_340, align 1, !dbg !11435
  %302 = load i8, ptr %_340, align 1, !dbg !11435, !range !1598, !noundef !19
  %303 = trunc i8 %302 to i1, !dbg !11435
  %_343 = zext i1 %303 to i64, !dbg !11435
  %304 = icmp eq i64 %_343, 0, !dbg !11435
  br i1 %304, label %bb259, label %bb258, !dbg !11435

bb258:                                            ; preds = %bb254
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_370be5e3fc66c34da5389644558daf01) #8, !dbg !11436
  %306 = zext i1 %305 to i8, !dbg !11436
  store i8 %306, ptr %0, align 1, !dbg !11436
  br label %bb260, !dbg !11436

bb257:                                            ; No predecessors!
  unreachable, !dbg !11435
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h191734c914e67597E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11437 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11440, metadata !DIExpression()), !dbg !11442
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11441, metadata !DIExpression()), !dbg !11443
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11444
  ret i1 %0, !dbg !11445
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2e2b5e52d9524d8eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11446 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11449, metadata !DIExpression()), !dbg !11451
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11450, metadata !DIExpression()), !dbg !11452
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11453
  ret i1 %0, !dbg !11454
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he5ec2de77913f926E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11455 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11458, metadata !DIExpression()), !dbg !11460
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11459, metadata !DIExpression()), !dbg !11461
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11462
  ret i1 %0, !dbg !11463
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h225e3f8f542d1d93E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11464 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11467, metadata !DIExpression()), !dbg !11469
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11468, metadata !DIExpression()), !dbg !11470
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11471
  ret i1 %0, !dbg !11472
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17h08075d2f27684933E() unnamed_addr #0 !dbg !11473 {
start:
  ret i64 4161493, !dbg !11476
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17hbbdad8ada52ec5cbE(ptr align 8 %self) unnamed_addr #0 !dbg !11477 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11481, metadata !DIExpression()), !dbg !11482
  %0 = load i64, ptr %self, align 8, !dbg !11483, !noundef !19
  ret i64 %0, !dbg !11484
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h7fbdf8fa68edd5e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !11485 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11491, metadata !DIExpression()), !dbg !11494
  br i1 false, label %bb1, label %bb2, !dbg !11494

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11494, !noundef !19
  %_3 = and i64 %_4, 2097152, !dbg !11494
  %1 = icmp eq i64 %_3, 2097152, !dbg !11494
  %2 = zext i1 %1 to i8, !dbg !11494
  store i8 %2, ptr %0, align 1, !dbg !11494
  br label %bb3, !dbg !11494

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11494
  br label %bb3, !dbg !11494

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11495, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11495
  ret i1 %4, !dbg !11495
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3dad677e97cf1907E"(ptr align 8 %self) unnamed_addr #0 !dbg !11496 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11498, metadata !DIExpression()), !dbg !11500
  br i1 false, label %bb1, label %bb2, !dbg !11500

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11500, !noundef !19
  %_3 = and i64 %_4, 1048576, !dbg !11500
  %1 = icmp eq i64 %_3, 1048576, !dbg !11500
  %2 = zext i1 %1 to i8, !dbg !11500
  store i8 %2, ptr %0, align 1, !dbg !11500
  br label %bb3, !dbg !11500

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11500
  br label %bb3, !dbg !11500

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11501, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11501
  ret i1 %4, !dbg !11501
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h193e22308b6e2cb4E"(ptr align 8 %self) unnamed_addr #0 !dbg !11502 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11504, metadata !DIExpression()), !dbg !11506
  br i1 false, label %bb1, label %bb2, !dbg !11506

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11506, !noundef !19
  %_3 = and i64 %_4, 524288, !dbg !11506
  %1 = icmp eq i64 %_3, 524288, !dbg !11506
  %2 = zext i1 %1 to i8, !dbg !11506
  store i8 %2, ptr %0, align 1, !dbg !11506
  br label %bb3, !dbg !11506

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11506
  br label %bb3, !dbg !11506

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11507, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11507
  ret i1 %4, !dbg !11507
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17ha3dd4565ed564c94E"(ptr align 8 %self) unnamed_addr #0 !dbg !11508 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11510, metadata !DIExpression()), !dbg !11512
  br i1 false, label %bb1, label %bb2, !dbg !11512

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11512, !noundef !19
  %_3 = and i64 %_4, 262144, !dbg !11512
  %1 = icmp eq i64 %_3, 262144, !dbg !11512
  %2 = zext i1 %1 to i8, !dbg !11512
  store i8 %2, ptr %0, align 1, !dbg !11512
  br label %bb3, !dbg !11512

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11512
  br label %bb3, !dbg !11512

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11513, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11513
  ret i1 %4, !dbg !11513
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h54259531288e50f4E"(ptr align 8 %self) unnamed_addr #0 !dbg !11514 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11516, metadata !DIExpression()), !dbg !11518
  br i1 false, label %bb1, label %bb2, !dbg !11518

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11518, !noundef !19
  %_3 = and i64 %_4, 131072, !dbg !11518
  %1 = icmp eq i64 %_3, 131072, !dbg !11518
  %2 = zext i1 %1 to i8, !dbg !11518
  store i8 %2, ptr %0, align 1, !dbg !11518
  br label %bb3, !dbg !11518

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11518
  br label %bb3, !dbg !11518

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11519, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11519
  ret i1 %4, !dbg !11519
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h57e24986a829bb3aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11520 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11522, metadata !DIExpression()), !dbg !11524
  br i1 false, label %bb1, label %bb2, !dbg !11524

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11524, !noundef !19
  %_3 = and i64 %_4, 65536, !dbg !11524
  %1 = icmp eq i64 %_3, 65536, !dbg !11524
  %2 = zext i1 %1 to i8, !dbg !11524
  store i8 %2, ptr %0, align 1, !dbg !11524
  br label %bb3, !dbg !11524

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11524
  br label %bb3, !dbg !11524

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11525, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11525
  ret i1 %4, !dbg !11525
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h8d08a4a41e77456eE"(ptr align 8 %self) unnamed_addr #0 !dbg !11526 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11528, metadata !DIExpression()), !dbg !11530
  br i1 false, label %bb1, label %bb2, !dbg !11530

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11530, !noundef !19
  %_3 = and i64 %_4, 16384, !dbg !11530
  %1 = icmp eq i64 %_3, 16384, !dbg !11530
  %2 = zext i1 %1 to i8, !dbg !11530
  store i8 %2, ptr %0, align 1, !dbg !11530
  br label %bb3, !dbg !11530

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11530
  br label %bb3, !dbg !11530

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11531, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11531
  ret i1 %4, !dbg !11531
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h8a3ca122e406eed1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11532 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11534, metadata !DIExpression()), !dbg !11536
  br i1 false, label %bb1, label %bb2, !dbg !11536

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11536, !noundef !19
  %_3 = and i64 %_4, 8192, !dbg !11536
  %1 = icmp eq i64 %_3, 8192, !dbg !11536
  %2 = zext i1 %1 to i8, !dbg !11536
  store i8 %2, ptr %0, align 1, !dbg !11536
  br label %bb3, !dbg !11536

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11536
  br label %bb3, !dbg !11536

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11537, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11537
  ret i1 %4, !dbg !11537
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h4f2927396905e473E"(ptr align 8 %self) unnamed_addr #0 !dbg !11538 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11540, metadata !DIExpression()), !dbg !11542
  br i1 false, label %bb1, label %bb2, !dbg !11542

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11542, !noundef !19
  %_3 = and i64 %_4, 4096, !dbg !11542
  %1 = icmp eq i64 %_3, 4096, !dbg !11542
  %2 = zext i1 %1 to i8, !dbg !11542
  store i8 %2, ptr %0, align 1, !dbg !11542
  br label %bb3, !dbg !11542

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11542
  br label %bb3, !dbg !11542

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11543, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11543
  ret i1 %4, !dbg !11543
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h4c820ce39db4e040E"(ptr align 8 %self) unnamed_addr #0 !dbg !11544 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11546, metadata !DIExpression()), !dbg !11548
  br i1 false, label %bb1, label %bb2, !dbg !11548

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11548, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !11548
  %1 = icmp eq i64 %_3, 2048, !dbg !11548
  %2 = zext i1 %1 to i8, !dbg !11548
  store i8 %2, ptr %0, align 1, !dbg !11548
  br label %bb3, !dbg !11548

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11548
  br label %bb3, !dbg !11548

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11549, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11549
  ret i1 %4, !dbg !11549
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h2a8855455abdd8a2E"(ptr align 8 %self) unnamed_addr #0 !dbg !11550 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11552, metadata !DIExpression()), !dbg !11554
  br i1 false, label %bb1, label %bb2, !dbg !11554

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11554, !noundef !19
  %_3 = and i64 %_4, 1024, !dbg !11554
  %1 = icmp eq i64 %_3, 1024, !dbg !11554
  %2 = zext i1 %1 to i8, !dbg !11554
  store i8 %2, ptr %0, align 1, !dbg !11554
  br label %bb3, !dbg !11554

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11554
  br label %bb3, !dbg !11554

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11555, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11555
  ret i1 %4, !dbg !11555
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h856d5b46c8fb7171E"(ptr align 8 %self) unnamed_addr #0 !dbg !11556 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11558, metadata !DIExpression()), !dbg !11560
  br i1 false, label %bb1, label %bb2, !dbg !11560

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11560, !noundef !19
  %_3 = and i64 %_4, 512, !dbg !11560
  %1 = icmp eq i64 %_3, 512, !dbg !11560
  %2 = zext i1 %1 to i8, !dbg !11560
  store i8 %2, ptr %0, align 1, !dbg !11560
  br label %bb3, !dbg !11560

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11560
  br label %bb3, !dbg !11560

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11561, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11561
  ret i1 %4, !dbg !11561
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h7affc56677b85495E"(ptr align 8 %self) unnamed_addr #0 !dbg !11562 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11564, metadata !DIExpression()), !dbg !11566
  br i1 false, label %bb1, label %bb2, !dbg !11566

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11566, !noundef !19
  %_3 = and i64 %_4, 256, !dbg !11566
  %1 = icmp eq i64 %_3, 256, !dbg !11566
  %2 = zext i1 %1 to i8, !dbg !11566
  store i8 %2, ptr %0, align 1, !dbg !11566
  br label %bb3, !dbg !11566

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11566
  br label %bb3, !dbg !11566

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11567, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11567
  ret i1 %4, !dbg !11567
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hef8dbdd4c89ed033E"(ptr align 8 %self) unnamed_addr #0 !dbg !11568 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11570, metadata !DIExpression()), !dbg !11572
  br i1 false, label %bb1, label %bb2, !dbg !11572

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11572, !noundef !19
  %_3 = and i64 %_4, 128, !dbg !11572
  %1 = icmp eq i64 %_3, 128, !dbg !11572
  %2 = zext i1 %1 to i8, !dbg !11572
  store i8 %2, ptr %0, align 1, !dbg !11572
  br label %bb3, !dbg !11572

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11572
  br label %bb3, !dbg !11572

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11573, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11573
  ret i1 %4, !dbg !11573
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfbd7f79c0eb59f2cE"(ptr align 8 %self) unnamed_addr #0 !dbg !11574 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11576, metadata !DIExpression()), !dbg !11578
  br i1 false, label %bb1, label %bb2, !dbg !11578

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11578, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !11578
  %1 = icmp eq i64 %_3, 64, !dbg !11578
  %2 = zext i1 %1 to i8, !dbg !11578
  store i8 %2, ptr %0, align 1, !dbg !11578
  br label %bb3, !dbg !11578

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11578
  br label %bb3, !dbg !11578

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11579, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11579
  ret i1 %4, !dbg !11579
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17ha4f4b0d0e4fbd092E"(ptr align 8 %self) unnamed_addr #0 !dbg !11580 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11582, metadata !DIExpression()), !dbg !11584
  br i1 false, label %bb1, label %bb2, !dbg !11584

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11584, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !11584
  %1 = icmp eq i64 %_3, 16, !dbg !11584
  %2 = zext i1 %1 to i8, !dbg !11584
  store i8 %2, ptr %0, align 1, !dbg !11584
  br label %bb3, !dbg !11584

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11584
  br label %bb3, !dbg !11584

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11585, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11585
  ret i1 %4, !dbg !11585
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hda966c6a34873495E"(ptr align 8 %self) unnamed_addr #0 !dbg !11586 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11588, metadata !DIExpression()), !dbg !11590
  br i1 false, label %bb1, label %bb2, !dbg !11590

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11590, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !11590
  %1 = icmp eq i64 %_3, 4, !dbg !11590
  %2 = zext i1 %1 to i8, !dbg !11590
  store i8 %2, ptr %0, align 1, !dbg !11590
  br label %bb3, !dbg !11590

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11590
  br label %bb3, !dbg !11590

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11591, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11591
  ret i1 %4, !dbg !11591
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h92e9d3f0ab097065E"(ptr align 8 %self) unnamed_addr #0 !dbg !11592 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11594, metadata !DIExpression()), !dbg !11596
  br i1 false, label %bb1, label %bb2, !dbg !11596

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11596, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !11596
  %1 = icmp eq i64 %_3, 1, !dbg !11596
  %2 = zext i1 %1 to i8, !dbg !11596
  store i8 %2, ptr %0, align 1, !dbg !11596
  br label %bb3, !dbg !11596

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11596
  br label %bb3, !dbg !11596

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11597, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11597
  ret i1 %4, !dbg !11597
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h8959ba8721fe2031E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11598 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11605, metadata !DIExpression()), !dbg !11607
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11606, metadata !DIExpression()), !dbg !11607
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_859a8d5899824d648f2c0f774f3c2715, i64 2) #8, !dbg !11607
  ret i1 %0, !dbg !11608
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h32038ae9d8f04e00E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11609 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11616, metadata !DIExpression()), !dbg !11618
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11617, metadata !DIExpression()), !dbg !11618
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_99d9b022e56fbfd821e0d58bce5040ea, i64 2) #8, !dbg !11618
  ret i1 %0, !dbg !11619
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h41488ee90eb3fedeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11620 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11627, metadata !DIExpression()), !dbg !11629
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11628, metadata !DIExpression()), !dbg !11629
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_528f4067298ced341dd3c3cc67df76ad, i64 2) #8, !dbg !11629
  ret i1 %0, !dbg !11630
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa304c9aa9249c4fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11631 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11638, metadata !DIExpression()), !dbg !11640
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11639, metadata !DIExpression()), !dbg !11640
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_141ed1898e3addbf81da0afe0b53154f, i64 2) #8, !dbg !11640
  ret i1 %0, !dbg !11641
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17he5e6813d3117c117E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11642 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11649, metadata !DIExpression()), !dbg !11651
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11650, metadata !DIExpression()), !dbg !11651
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_ab348e6770f0eeb68bf1ea24d83ac289, i64 2) #8, !dbg !11651
  ret i1 %0, !dbg !11652
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17heb5e7931dab4ca3eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11653 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11659, metadata !DIExpression()), !dbg !11661
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11660, metadata !DIExpression()), !dbg !11661
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f951c68947f81ed76cd6d8368136c737, i64 2) #8, !dbg !11661
  ret i1 %0, !dbg !11662
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h03d7c111c069d064E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11663 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11672, metadata !DIExpression()), !dbg !11674
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11673, metadata !DIExpression()), !dbg !11674
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_3a6cf284d2ad249c2eb37843eac819d1, i64 4) #8, !dbg !11674
  ret i1 %0, !dbg !11675
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h75eee34c864e3cb6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11676 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_221 = alloca i8, align 1
  %_213 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11685, metadata !DIExpression()), !dbg !11795
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11686, metadata !DIExpression()), !dbg !11796
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11687, metadata !DIExpression()), !dbg !11797
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11689, metadata !DIExpression()), !dbg !11798
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11691, metadata !DIExpression()), !dbg !11799
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11693, metadata !DIExpression()), !dbg !11800
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11695, metadata !DIExpression()), !dbg !11801
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11697, metadata !DIExpression()), !dbg !11802
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11699, metadata !DIExpression()), !dbg !11803
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11701, metadata !DIExpression()), !dbg !11804
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11703, metadata !DIExpression()), !dbg !11805
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11705, metadata !DIExpression()), !dbg !11806
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11707, metadata !DIExpression()), !dbg !11807
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11709, metadata !DIExpression()), !dbg !11808
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11711, metadata !DIExpression()), !dbg !11809
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11713, metadata !DIExpression()), !dbg !11810
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11715, metadata !DIExpression()), !dbg !11811
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11717, metadata !DIExpression()), !dbg !11812
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11719, metadata !DIExpression()), !dbg !11813
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11721, metadata !DIExpression()), !dbg !11814
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11723, metadata !DIExpression()), !dbg !11815
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11725, metadata !DIExpression()), !dbg !11816
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11727, metadata !DIExpression()), !dbg !11817
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11729, metadata !DIExpression()), !dbg !11818
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11731, metadata !DIExpression()), !dbg !11819
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11733, metadata !DIExpression()), !dbg !11820
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11735, metadata !DIExpression()), !dbg !11821
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11737, metadata !DIExpression()), !dbg !11822
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11739, metadata !DIExpression()), !dbg !11823
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11741, metadata !DIExpression()), !dbg !11824
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11743, metadata !DIExpression()), !dbg !11825
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11745, metadata !DIExpression()), !dbg !11826
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11747, metadata !DIExpression()), !dbg !11827
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11749, metadata !DIExpression()), !dbg !11828
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11751, metadata !DIExpression()), !dbg !11829
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11753, metadata !DIExpression()), !dbg !11830
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11755, metadata !DIExpression()), !dbg !11831
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11757, metadata !DIExpression()), !dbg !11832
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11759, metadata !DIExpression()), !dbg !11833
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11761, metadata !DIExpression()), !dbg !11834
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11763, metadata !DIExpression()), !dbg !11835
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11765, metadata !DIExpression()), !dbg !11836
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11767, metadata !DIExpression()), !dbg !11837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11769, metadata !DIExpression()), !dbg !11838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11771, metadata !DIExpression()), !dbg !11839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11773, metadata !DIExpression()), !dbg !11840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11775, metadata !DIExpression()), !dbg !11841
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11777, metadata !DIExpression()), !dbg !11842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11779, metadata !DIExpression()), !dbg !11843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11781, metadata !DIExpression()), !dbg !11844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11783, metadata !DIExpression()), !dbg !11845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11785, metadata !DIExpression()), !dbg !11846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11787, metadata !DIExpression()), !dbg !11847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11789, metadata !DIExpression()), !dbg !11848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11791, metadata !DIExpression()), !dbg !11849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11793, metadata !DIExpression()), !dbg !11850
  store i8 1, ptr %first, align 1, !dbg !11851
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h846fc83109a45d79E"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_4, label %bb2, label %bb13, !dbg !11852

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_21 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h6d11277882e4da8cE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_21, label %bb15, label %bb26, !dbg !11852

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11853
  %_5 = xor i1 %_6, true, !dbg !11854
  br i1 %_5, label %bb3, label %bb8, !dbg !11854

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a91948387b9b74c78380dedb93aba20d, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !11856
  %3 = zext i1 %2 to i8, !dbg !11856
  store i8 %3, ptr %_14, align 1, !dbg !11856
  %4 = load i8, ptr %_14, align 1, !dbg !11856, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11856
  %_17 = zext i1 %5 to i64, !dbg !11856
  %6 = icmp eq i64 %_17, 0, !dbg !11856
  br i1 %6, label %bb13, label %bb12, !dbg !11856

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !11857
  %8 = zext i1 %7 to i8, !dbg !11857
  store i8 %8, ptr %_7, align 1, !dbg !11857
  %9 = load i8, ptr %_7, align 1, !dbg !11857, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11857
  %_10 = zext i1 %10 to i64, !dbg !11857
  %11 = icmp eq i64 %_10, 0, !dbg !11857
  br i1 %11, label %bb8, label %bb7, !dbg !11857

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11858
  %13 = zext i1 %12 to i8, !dbg !11858
  store i8 %13, ptr %0, align 1, !dbg !11858
  br label %bb169, !dbg !11858

bb6:                                              ; No predecessors!
  unreachable, !dbg !11857

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11859, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11859
  ret i1 %15, !dbg !11859

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11860
  %17 = zext i1 %16 to i8, !dbg !11860
  store i8 %17, ptr %0, align 1, !dbg !11860
  br label %bb169, !dbg !11860

bb11:                                             ; No predecessors!
  unreachable, !dbg !11856

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_38 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h06d8385e409abc35E"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_38, label %bb28, label %bb39, !dbg !11852

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !11853
  %_22 = xor i1 %_23, true, !dbg !11854
  br i1 %_22, label %bb16, label %bb21, !dbg !11854

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6080c61b90f6493853589e2efdae88a6, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !11856
  %20 = zext i1 %19 to i8, !dbg !11856
  store i8 %20, ptr %_31, align 1, !dbg !11856
  %21 = load i8, ptr %_31, align 1, !dbg !11856, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11856
  %_34 = zext i1 %22 to i64, !dbg !11856
  %23 = icmp eq i64 %_34, 0, !dbg !11856
  br i1 %23, label %bb26, label %bb25, !dbg !11856

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !11857
  %25 = zext i1 %24 to i8, !dbg !11857
  store i8 %25, ptr %_24, align 1, !dbg !11857
  %26 = load i8, ptr %_24, align 1, !dbg !11857, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11857
  %_27 = zext i1 %27 to i64, !dbg !11857
  %28 = icmp eq i64 %_27, 0, !dbg !11857
  br i1 %28, label %bb21, label %bb20, !dbg !11857

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11861
  %30 = zext i1 %29 to i8, !dbg !11861
  store i8 %30, ptr %0, align 1, !dbg !11861
  br label %bb169, !dbg !11861

bb19:                                             ; No predecessors!
  unreachable, !dbg !11857

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11862
  %32 = zext i1 %31 to i8, !dbg !11862
  store i8 %32, ptr %0, align 1, !dbg !11862
  br label %bb169, !dbg !11862

bb24:                                             ; No predecessors!
  unreachable, !dbg !11856

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_55 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h51a9dafbc9a67c8aE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_55, label %bb41, label %bb52, !dbg !11852

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !11853
  %_39 = xor i1 %_40, true, !dbg !11854
  br i1 %_39, label %bb29, label %bb34, !dbg !11854

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_23a1438392bdf321cdf4d536c3c64126, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !11856
  %35 = zext i1 %34 to i8, !dbg !11856
  store i8 %35, ptr %_48, align 1, !dbg !11856
  %36 = load i8, ptr %_48, align 1, !dbg !11856, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11856
  %_51 = zext i1 %37 to i64, !dbg !11856
  %38 = icmp eq i64 %_51, 0, !dbg !11856
  br i1 %38, label %bb39, label %bb38, !dbg !11856

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !11857
  %40 = zext i1 %39 to i8, !dbg !11857
  store i8 %40, ptr %_41, align 1, !dbg !11857
  %41 = load i8, ptr %_41, align 1, !dbg !11857, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11857
  %_44 = zext i1 %42 to i64, !dbg !11857
  %43 = icmp eq i64 %_44, 0, !dbg !11857
  br i1 %43, label %bb34, label %bb33, !dbg !11857

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11863
  %45 = zext i1 %44 to i8, !dbg !11863
  store i8 %45, ptr %0, align 1, !dbg !11863
  br label %bb169, !dbg !11863

bb32:                                             ; No predecessors!
  unreachable, !dbg !11857

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11864
  %47 = zext i1 %46 to i8, !dbg !11864
  store i8 %47, ptr %0, align 1, !dbg !11864
  br label %bb169, !dbg !11864

bb37:                                             ; No predecessors!
  unreachable, !dbg !11856

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_72 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h71aa5fd7192b758aE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_72, label %bb54, label %bb65, !dbg !11852

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !11853
  %_56 = xor i1 %_57, true, !dbg !11854
  br i1 %_56, label %bb42, label %bb47, !dbg !11854

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_31cf997dc75d87a6b3050b81c4376f34, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !11856
  %50 = zext i1 %49 to i8, !dbg !11856
  store i8 %50, ptr %_65, align 1, !dbg !11856
  %51 = load i8, ptr %_65, align 1, !dbg !11856, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11856
  %_68 = zext i1 %52 to i64, !dbg !11856
  %53 = icmp eq i64 %_68, 0, !dbg !11856
  br i1 %53, label %bb52, label %bb51, !dbg !11856

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !11857
  %55 = zext i1 %54 to i8, !dbg !11857
  store i8 %55, ptr %_58, align 1, !dbg !11857
  %56 = load i8, ptr %_58, align 1, !dbg !11857, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11857
  %_61 = zext i1 %57 to i64, !dbg !11857
  %58 = icmp eq i64 %_61, 0, !dbg !11857
  br i1 %58, label %bb47, label %bb46, !dbg !11857

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11865
  %60 = zext i1 %59 to i8, !dbg !11865
  store i8 %60, ptr %0, align 1, !dbg !11865
  br label %bb169, !dbg !11865

bb45:                                             ; No predecessors!
  unreachable, !dbg !11857

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11866
  %62 = zext i1 %61 to i8, !dbg !11866
  store i8 %62, ptr %0, align 1, !dbg !11866
  br label %bb169, !dbg !11866

bb50:                                             ; No predecessors!
  unreachable, !dbg !11856

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_89 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h60596e485ad39c1eE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_89, label %bb67, label %bb78, !dbg !11852

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !11853
  %_73 = xor i1 %_74, true, !dbg !11854
  br i1 %_73, label %bb55, label %bb60, !dbg !11854

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5454abbfb7249541a120d81212b1e46f, i64 6) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !11856
  %65 = zext i1 %64 to i8, !dbg !11856
  store i8 %65, ptr %_82, align 1, !dbg !11856
  %66 = load i8, ptr %_82, align 1, !dbg !11856, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11856
  %_85 = zext i1 %67 to i64, !dbg !11856
  %68 = icmp eq i64 %_85, 0, !dbg !11856
  br i1 %68, label %bb65, label %bb64, !dbg !11856

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !11857
  %70 = zext i1 %69 to i8, !dbg !11857
  store i8 %70, ptr %_75, align 1, !dbg !11857
  %71 = load i8, ptr %_75, align 1, !dbg !11857, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11857
  %_78 = zext i1 %72 to i64, !dbg !11857
  %73 = icmp eq i64 %_78, 0, !dbg !11857
  br i1 %73, label %bb60, label %bb59, !dbg !11857

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11867
  %75 = zext i1 %74 to i8, !dbg !11867
  store i8 %75, ptr %0, align 1, !dbg !11867
  br label %bb169, !dbg !11867

bb58:                                             ; No predecessors!
  unreachable, !dbg !11857

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11868
  %77 = zext i1 %76 to i8, !dbg !11868
  store i8 %77, ptr %0, align 1, !dbg !11868
  br label %bb169, !dbg !11868

bb63:                                             ; No predecessors!
  unreachable, !dbg !11856

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_106 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0a34524e2ad4b4c3E"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_106, label %bb80, label %bb91, !dbg !11852

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !11853
  %_90 = xor i1 %_91, true, !dbg !11854
  br i1 %_90, label %bb68, label %bb73, !dbg !11854

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_9534524ffd159048303a390b26a48e5e, i64 6) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !11856
  %80 = zext i1 %79 to i8, !dbg !11856
  store i8 %80, ptr %_99, align 1, !dbg !11856
  %81 = load i8, ptr %_99, align 1, !dbg !11856, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11856
  %_102 = zext i1 %82 to i64, !dbg !11856
  %83 = icmp eq i64 %_102, 0, !dbg !11856
  br i1 %83, label %bb78, label %bb77, !dbg !11856

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !11857
  %85 = zext i1 %84 to i8, !dbg !11857
  store i8 %85, ptr %_92, align 1, !dbg !11857
  %86 = load i8, ptr %_92, align 1, !dbg !11857, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11857
  %_95 = zext i1 %87 to i64, !dbg !11857
  %88 = icmp eq i64 %_95, 0, !dbg !11857
  br i1 %88, label %bb73, label %bb72, !dbg !11857

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11869
  %90 = zext i1 %89 to i8, !dbg !11869
  store i8 %90, ptr %0, align 1, !dbg !11869
  br label %bb169, !dbg !11869

bb71:                                             ; No predecessors!
  unreachable, !dbg !11857

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11870
  %92 = zext i1 %91 to i8, !dbg !11870
  store i8 %92, ptr %0, align 1, !dbg !11870
  br label %bb169, !dbg !11870

bb76:                                             ; No predecessors!
  unreachable, !dbg !11856

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_123 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h591c8495101ecff6E"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_123, label %bb93, label %bb104, !dbg !11852

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !11853
  %_107 = xor i1 %_108, true, !dbg !11854
  br i1 %_107, label %bb81, label %bb86, !dbg !11854

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7969e04505d70ca94dc0e38a380cabfe, i64 6) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !11856
  %95 = zext i1 %94 to i8, !dbg !11856
  store i8 %95, ptr %_116, align 1, !dbg !11856
  %96 = load i8, ptr %_116, align 1, !dbg !11856, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11856
  %_119 = zext i1 %97 to i64, !dbg !11856
  %98 = icmp eq i64 %_119, 0, !dbg !11856
  br i1 %98, label %bb91, label %bb90, !dbg !11856

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !11857
  %100 = zext i1 %99 to i8, !dbg !11857
  store i8 %100, ptr %_109, align 1, !dbg !11857
  %101 = load i8, ptr %_109, align 1, !dbg !11857, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11857
  %_112 = zext i1 %102 to i64, !dbg !11857
  %103 = icmp eq i64 %_112, 0, !dbg !11857
  br i1 %103, label %bb86, label %bb85, !dbg !11857

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11871
  %105 = zext i1 %104 to i8, !dbg !11871
  store i8 %105, ptr %0, align 1, !dbg !11871
  br label %bb169, !dbg !11871

bb84:                                             ; No predecessors!
  unreachable, !dbg !11857

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11872
  %107 = zext i1 %106 to i8, !dbg !11872
  store i8 %107, ptr %0, align 1, !dbg !11872
  br label %bb169, !dbg !11872

bb89:                                             ; No predecessors!
  unreachable, !dbg !11856

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_140 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17he17cc94dc0dee832E"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_140, label %bb106, label %bb117, !dbg !11852

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !11853
  %_124 = xor i1 %_125, true, !dbg !11854
  br i1 %_124, label %bb94, label %bb99, !dbg !11854

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_aaee0d1755ae795e12799e1c82535c9a, i64 9) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !11856
  %110 = zext i1 %109 to i8, !dbg !11856
  store i8 %110, ptr %_133, align 1, !dbg !11856
  %111 = load i8, ptr %_133, align 1, !dbg !11856, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11856
  %_136 = zext i1 %112 to i64, !dbg !11856
  %113 = icmp eq i64 %_136, 0, !dbg !11856
  br i1 %113, label %bb104, label %bb103, !dbg !11856

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !11857
  %115 = zext i1 %114 to i8, !dbg !11857
  store i8 %115, ptr %_126, align 1, !dbg !11857
  %116 = load i8, ptr %_126, align 1, !dbg !11857, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11857
  %_129 = zext i1 %117 to i64, !dbg !11857
  %118 = icmp eq i64 %_129, 0, !dbg !11857
  br i1 %118, label %bb99, label %bb98, !dbg !11857

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11873
  %120 = zext i1 %119 to i8, !dbg !11873
  store i8 %120, ptr %0, align 1, !dbg !11873
  br label %bb169, !dbg !11873

bb97:                                             ; No predecessors!
  unreachable, !dbg !11857

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11874
  %122 = zext i1 %121 to i8, !dbg !11874
  store i8 %122, ptr %0, align 1, !dbg !11874
  br label %bb169, !dbg !11874

bb102:                                            ; No predecessors!
  unreachable, !dbg !11856

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_157 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce5afec23bf74deeE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_157, label %bb119, label %bb130, !dbg !11852

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !11853
  %_141 = xor i1 %_142, true, !dbg !11854
  br i1 %_141, label %bb107, label %bb112, !dbg !11854

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c5bcc68a54afda330a74fe805d90bf68, i64 8) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !11856
  %125 = zext i1 %124 to i8, !dbg !11856
  store i8 %125, ptr %_150, align 1, !dbg !11856
  %126 = load i8, ptr %_150, align 1, !dbg !11856, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11856
  %_153 = zext i1 %127 to i64, !dbg !11856
  %128 = icmp eq i64 %_153, 0, !dbg !11856
  br i1 %128, label %bb117, label %bb116, !dbg !11856

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !11857
  %130 = zext i1 %129 to i8, !dbg !11857
  store i8 %130, ptr %_143, align 1, !dbg !11857
  %131 = load i8, ptr %_143, align 1, !dbg !11857, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11857
  %_146 = zext i1 %132 to i64, !dbg !11857
  %133 = icmp eq i64 %_146, 0, !dbg !11857
  br i1 %133, label %bb112, label %bb111, !dbg !11857

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11875
  %135 = zext i1 %134 to i8, !dbg !11875
  store i8 %135, ptr %0, align 1, !dbg !11875
  br label %bb169, !dbg !11875

bb110:                                            ; No predecessors!
  unreachable, !dbg !11857

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11876
  %137 = zext i1 %136 to i8, !dbg !11876
  store i8 %137, ptr %0, align 1, !dbg !11876
  br label %bb169, !dbg !11876

bb115:                                            ; No predecessors!
  unreachable, !dbg !11856

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_174 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h0d58474d34b7028eE"(ptr align 8 %self) #8, !dbg !11852
  br i1 %_174, label %bb132, label %bb143, !dbg !11852

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !11853
  %_158 = xor i1 %_159, true, !dbg !11854
  br i1 %_158, label %bb120, label %bb125, !dbg !11854

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_aac50ce45657e00482defc3e32c0a51f, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !11856
  %140 = zext i1 %139 to i8, !dbg !11856
  store i8 %140, ptr %_167, align 1, !dbg !11856
  %141 = load i8, ptr %_167, align 1, !dbg !11856, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11856
  %_170 = zext i1 %142 to i64, !dbg !11856
  %143 = icmp eq i64 %_170, 0, !dbg !11856
  br i1 %143, label %bb130, label %bb129, !dbg !11856

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !11857
  %145 = zext i1 %144 to i8, !dbg !11857
  store i8 %145, ptr %_160, align 1, !dbg !11857
  %146 = load i8, ptr %_160, align 1, !dbg !11857, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11857
  %_163 = zext i1 %147 to i64, !dbg !11857
  %148 = icmp eq i64 %_163, 0, !dbg !11857
  br i1 %148, label %bb125, label %bb124, !dbg !11857

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11877
  %150 = zext i1 %149 to i8, !dbg !11877
  store i8 %150, ptr %0, align 1, !dbg !11877
  br label %bb169, !dbg !11877

bb123:                                            ; No predecessors!
  unreachable, !dbg !11857

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11878
  %152 = zext i1 %151 to i8, !dbg !11878
  store i8 %152, ptr %0, align 1, !dbg !11878
  br label %bb169, !dbg !11878

bb128:                                            ; No predecessors!
  unreachable, !dbg !11856

bb143:                                            ; preds = %bb138, %bb130
  %_192 = load i64, ptr %self, align 8, !dbg !11879, !noundef !19
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hc221c2288a2cadadE() #8, !dbg !11880
  store i64 %153, ptr %_196, align 8, !dbg !11880
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_194 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h24da1382159a3b40E(ptr align 8 %_196) #8, !dbg !11880
  %_193 = xor i64 %_194, -1, !dbg !11881
  %154 = and i64 %_192, %_193, !dbg !11879
  store i64 %154, ptr %extra_bits, align 8, !dbg !11879
  %155 = load i64, ptr %extra_bits, align 8, !dbg !11882, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !11882
  br i1 %156, label %bb162, label %bb146, !dbg !11882

bb132:                                            ; preds = %bb130
  %157 = load i8, ptr %first, align 1, !dbg !11853, !range !1598, !noundef !19
  %_176 = trunc i8 %157 to i1, !dbg !11853
  %_175 = xor i1 %_176, true, !dbg !11854
  br i1 %_175, label %bb133, label %bb138, !dbg !11854

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11855
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_21f20a2e8f4339bf6f161a7d4d382fdc, i64 3) #8, !dbg !11856
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !11856
  %159 = zext i1 %158 to i8, !dbg !11856
  store i8 %159, ptr %_184, align 1, !dbg !11856
  %160 = load i8, ptr %_184, align 1, !dbg !11856, !range !1598, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !11856
  %_187 = zext i1 %161 to i64, !dbg !11856
  %162 = icmp eq i64 %_187, 0, !dbg !11856
  br i1 %162, label %bb143, label %bb142, !dbg !11856

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11857
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !11857
  %164 = zext i1 %163 to i8, !dbg !11857
  store i8 %164, ptr %_177, align 1, !dbg !11857
  %165 = load i8, ptr %_177, align 1, !dbg !11857, !range !1598, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !11857
  %_180 = zext i1 %166 to i64, !dbg !11857
  %167 = icmp eq i64 %_180, 0, !dbg !11857
  br i1 %167, label %bb138, label %bb137, !dbg !11857

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11883
  %169 = zext i1 %168 to i8, !dbg !11883
  store i8 %169, ptr %0, align 1, !dbg !11883
  br label %bb169, !dbg !11883

bb136:                                            ; No predecessors!
  unreachable, !dbg !11857

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11884
  %171 = zext i1 %170 to i8, !dbg !11884
  store i8 %171, ptr %0, align 1, !dbg !11884
  br label %bb169, !dbg !11884

bb141:                                            ; No predecessors!
  unreachable, !dbg !11856

bb162:                                            ; preds = %bb155, %bb143
  %172 = load i8, ptr %first, align 1, !dbg !11885, !range !1598, !noundef !19
  %_220 = trunc i8 %172 to i1, !dbg !11885
  br i1 %_220, label %bb163, label %bb168, !dbg !11885

bb146:                                            ; preds = %bb143
  %173 = load i8, ptr %first, align 1, !dbg !11886, !range !1598, !noundef !19
  %_198 = trunc i8 %173 to i1, !dbg !11886
  %_197 = xor i1 %_198, true, !dbg !11887
  br i1 %_197, label %bb147, label %bb152, !dbg !11887

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11888
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !11889
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_207) #8, !dbg !11889
  %175 = zext i1 %174 to i8, !dbg !11889
  store i8 %175, ptr %_206, align 1, !dbg !11889
  %176 = load i8, ptr %_206, align 1, !dbg !11889, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11889
  %_209 = zext i1 %177 to i64, !dbg !11889
  %178 = icmp eq i64 %_209, 0, !dbg !11889
  br i1 %178, label %bb155, label %bb157, !dbg !11889

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !11890
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_200) #8, !dbg !11890
  %180 = zext i1 %179 to i8, !dbg !11890
  store i8 %180, ptr %_199, align 1, !dbg !11890
  %181 = load i8, ptr %_199, align 1, !dbg !11890, !range !1598, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !11890
  %_202 = zext i1 %182 to i64, !dbg !11890
  %183 = icmp eq i64 %_202, 0, !dbg !11890
  br i1 %183, label %bb152, label %bb151, !dbg !11890

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11891
  %185 = zext i1 %184 to i8, !dbg !11891
  store i8 %185, ptr %0, align 1, !dbg !11891
  br label %bb169, !dbg !11891

bb150:                                            ; No predecessors!
  unreachable, !dbg !11890

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_214 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11892
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_214) #8, !dbg !11892
  %187 = zext i1 %186 to i8, !dbg !11892
  store i8 %187, ptr %_213, align 1, !dbg !11892
  %188 = load i8, ptr %_213, align 1, !dbg !11892, !range !1598, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !11892
  %_216 = zext i1 %189 to i64, !dbg !11892
  %190 = icmp eq i64 %_216, 0, !dbg !11892
  br i1 %190, label %bb162, label %bb161, !dbg !11892

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11893
  %192 = zext i1 %191 to i8, !dbg !11893
  store i8 %192, ptr %0, align 1, !dbg !11893
  br label %bb169, !dbg !11893

bb156:                                            ; No predecessors!
  unreachable, !dbg !11889

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11894
  %194 = zext i1 %193 to i8, !dbg !11894
  store i8 %194, ptr %0, align 1, !dbg !11894
  br label %bb169, !dbg !11894

bb160:                                            ; No predecessors!
  unreachable, !dbg !11892

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !11895
  br label %bb169, !dbg !11859

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_222 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !11896
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_222) #8, !dbg !11896
  %196 = zext i1 %195 to i8, !dbg !11896
  store i8 %196, ptr %_221, align 1, !dbg !11896
  %197 = load i8, ptr %_221, align 1, !dbg !11896, !range !1598, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !11896
  %_224 = zext i1 %198 to i64, !dbg !11896
  %199 = icmp eq i64 %_224, 0, !dbg !11896
  br i1 %199, label %bb168, label %bb167, !dbg !11896

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_0a721e2a3137d6bbd6014f32be6e70e5) #8, !dbg !11897
  %201 = zext i1 %200 to i8, !dbg !11897
  store i8 %201, ptr %0, align 1, !dbg !11897
  br label %bb169, !dbg !11897

bb166:                                            ; No predecessors!
  unreachable, !dbg !11896
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7810e15c01e3013cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11898 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11901, metadata !DIExpression()), !dbg !11903
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11902, metadata !DIExpression()), !dbg !11904
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11905
  ret i1 %0, !dbg !11906
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h415692d04e09d710E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11907 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11910, metadata !DIExpression()), !dbg !11912
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11911, metadata !DIExpression()), !dbg !11913
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11914
  ret i1 %0, !dbg !11915
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0d5529a89f266b4aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11916 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11919, metadata !DIExpression()), !dbg !11921
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11920, metadata !DIExpression()), !dbg !11922
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11923
  ret i1 %0, !dbg !11924
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf10d0c20b12d422aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11925 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11928, metadata !DIExpression()), !dbg !11930
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11929, metadata !DIExpression()), !dbg !11931
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11932
  ret i1 %0, !dbg !11933
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hc221c2288a2cadadE() unnamed_addr #0 !dbg !11934 {
start:
  ret i64 4611686018427388671, !dbg !11937
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h24da1382159a3b40E(ptr align 8 %self) unnamed_addr #0 !dbg !11938 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11942, metadata !DIExpression()), !dbg !11943
  %0 = load i64, ptr %self, align 8, !dbg !11944, !noundef !19
  ret i64 %0, !dbg !11945
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h846fc83109a45d79E"(ptr align 8 %self) unnamed_addr #0 !dbg !11946 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11952, metadata !DIExpression()), !dbg !11954
  br i1 false, label %bb1, label %bb2, !dbg !11954

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11954, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !11954
  %1 = icmp eq i64 %_3, 1, !dbg !11954
  %2 = zext i1 %1 to i8, !dbg !11954
  store i8 %2, ptr %0, align 1, !dbg !11954
  br label %bb3, !dbg !11954

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11954
  br label %bb3, !dbg !11954

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11955, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11955
  ret i1 %4, !dbg !11955
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h6d11277882e4da8cE"(ptr align 8 %self) unnamed_addr #0 !dbg !11956 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11958, metadata !DIExpression()), !dbg !11960
  br i1 false, label %bb1, label %bb2, !dbg !11960

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11960, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !11960
  %1 = icmp eq i64 %_3, 2, !dbg !11960
  %2 = zext i1 %1 to i8, !dbg !11960
  store i8 %2, ptr %0, align 1, !dbg !11960
  br label %bb3, !dbg !11960

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11960
  br label %bb3, !dbg !11960

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11961, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11961
  ret i1 %4, !dbg !11961
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h06d8385e409abc35E"(ptr align 8 %self) unnamed_addr #0 !dbg !11962 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11964, metadata !DIExpression()), !dbg !11966
  br i1 false, label %bb1, label %bb2, !dbg !11966

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11966, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !11966
  %1 = icmp eq i64 %_3, 4, !dbg !11966
  %2 = zext i1 %1 to i8, !dbg !11966
  store i8 %2, ptr %0, align 1, !dbg !11966
  br label %bb3, !dbg !11966

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11966
  br label %bb3, !dbg !11966

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11967, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11967
  ret i1 %4, !dbg !11967
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h51a9dafbc9a67c8aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11968 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11970, metadata !DIExpression()), !dbg !11972
  br i1 false, label %bb1, label %bb2, !dbg !11972

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11972, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !11972
  %1 = icmp eq i64 %_3, 4, !dbg !11972
  %2 = zext i1 %1 to i8, !dbg !11972
  store i8 %2, ptr %0, align 1, !dbg !11972
  br label %bb3, !dbg !11972

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11972
  br label %bb3, !dbg !11972

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11973, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11973
  ret i1 %4, !dbg !11973
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h71aa5fd7192b758aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11974 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11976, metadata !DIExpression()), !dbg !11978
  br i1 false, label %bb1, label %bb2, !dbg !11978

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11978, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !11978
  %1 = icmp eq i64 %_3, 8, !dbg !11978
  %2 = zext i1 %1 to i8, !dbg !11978
  store i8 %2, ptr %0, align 1, !dbg !11978
  br label %bb3, !dbg !11978

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11978
  br label %bb3, !dbg !11978

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11979, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11979
  ret i1 %4, !dbg !11979
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h60596e485ad39c1eE"(ptr align 8 %self) unnamed_addr #0 !dbg !11980 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11982, metadata !DIExpression()), !dbg !11984
  br i1 false, label %bb1, label %bb2, !dbg !11984

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11984, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !11984
  %1 = icmp eq i64 %_3, 16, !dbg !11984
  %2 = zext i1 %1 to i8, !dbg !11984
  store i8 %2, ptr %0, align 1, !dbg !11984
  br label %bb3, !dbg !11984

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11984
  br label %bb3, !dbg !11984

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11985, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11985
  ret i1 %4, !dbg !11985
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0a34524e2ad4b4c3E"(ptr align 8 %self) unnamed_addr #0 !dbg !11986 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11988, metadata !DIExpression()), !dbg !11990
  br i1 false, label %bb1, label %bb2, !dbg !11990

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11990, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !11990
  %1 = icmp eq i64 %_3, 32, !dbg !11990
  %2 = zext i1 %1 to i8, !dbg !11990
  store i8 %2, ptr %0, align 1, !dbg !11990
  br label %bb3, !dbg !11990

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11990
  br label %bb3, !dbg !11990

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11991, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11991
  ret i1 %4, !dbg !11991
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h591c8495101ecff6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11992 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11994, metadata !DIExpression()), !dbg !11996
  br i1 false, label %bb1, label %bb2, !dbg !11996

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11996, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !11996
  %1 = icmp eq i64 %_3, 64, !dbg !11996
  %2 = zext i1 %1 to i8, !dbg !11996
  store i8 %2, ptr %0, align 1, !dbg !11996
  br label %bb3, !dbg !11996

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11996
  br label %bb3, !dbg !11996

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11997, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !11997
  ret i1 %4, !dbg !11997
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17he17cc94dc0dee832E"(ptr align 8 %self) unnamed_addr #0 !dbg !11998 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12000, metadata !DIExpression()), !dbg !12002
  br i1 false, label %bb1, label %bb2, !dbg !12002

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12002, !noundef !19
  %_3 = and i64 %_4, 128, !dbg !12002
  %1 = icmp eq i64 %_3, 128, !dbg !12002
  %2 = zext i1 %1 to i8, !dbg !12002
  store i8 %2, ptr %0, align 1, !dbg !12002
  br label %bb3, !dbg !12002

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12002
  br label %bb3, !dbg !12002

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12003, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12003
  ret i1 %4, !dbg !12003
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce5afec23bf74deeE"(ptr align 8 %self) unnamed_addr #0 !dbg !12004 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12006, metadata !DIExpression()), !dbg !12008
  br i1 false, label %bb1, label %bb2, !dbg !12008

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12008, !noundef !19
  %_3 = and i64 %_4, 512, !dbg !12008
  %1 = icmp eq i64 %_3, 512, !dbg !12008
  %2 = zext i1 %1 to i8, !dbg !12008
  store i8 %2, ptr %0, align 1, !dbg !12008
  br label %bb3, !dbg !12008

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12008
  br label %bb3, !dbg !12008

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12009, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12009
  ret i1 %4, !dbg !12009
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h0d58474d34b7028eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12010 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12012, metadata !DIExpression()), !dbg !12014
  br i1 false, label %bb1, label %bb2, !dbg !12014

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12014, !noundef !19
  %_3 = and i64 %_4, 4611686018427387904, !dbg !12014
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !12014
  %2 = zext i1 %1 to i8, !dbg !12014
  store i8 %2, ptr %0, align 1, !dbg !12014
  br label %bb3, !dbg !12014

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12014
  br label %bb3, !dbg !12014

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12015, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12015
  ret i1 %4, !dbg !12015
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h0203ae02c0453c4bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12016 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12021, metadata !DIExpression()), !dbg !12023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12022, metadata !DIExpression()), !dbg !12023
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12024
  store ptr %0, ptr %_10, align 8, !dbg !12024
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8 %f, ptr align 1 @alloc_7d424d09333dde6ccee198cc1fd5dd9c, i64 21, ptr align 1 @alloc_77c4d08dbed7806c86424347c9ffc2e5, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_396422043b272b6d52da89994a8da1bb, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12023
  ret i1 %1, !dbg !12025
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h49c083edef32ad60E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12026 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12046, metadata !DIExpression()), !dbg !12053
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12047, metadata !DIExpression()), !dbg !12053
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12048, metadata !DIExpression()), !dbg !12054
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12052, metadata !DIExpression()), !dbg !12055
  %_3 = load i64, ptr %self, align 8, !dbg !12053, !range !1877, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !12053
  br i1 %1, label %bb3, label %bb1, !dbg !12053

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12056
  store ptr %2, ptr %__self_0, align 8, !dbg !12056
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_d5f54a2ad18d5a85b1c32cd6ae6a5956, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.4) #8, !dbg !12057
  %4 = zext i1 %3 to i8, !dbg !12057
  store i8 %4, ptr %0, align 1, !dbg !12057
  br label %bb4, !dbg !12057

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12058
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12058
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12050, metadata !DIExpression()), !dbg !12059
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12060
  store ptr %5, ptr %__self_1, align 8, !dbg !12060
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h5985260fb28ebc73E(ptr align 8 %f, ptr align 1 @alloc_35a63e4c11ce0d81d98af4ee8194454d, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.4) #8, !dbg !12061
  %7 = zext i1 %6 to i8, !dbg !12061
  store i8 %7, ptr %0, align 1, !dbg !12061
  br label %bb4, !dbg !12061

bb2:                                              ; No predecessors!
  unreachable, !dbg !12053

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12062, !range !1598, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !12062
  ret i1 %9, !dbg !12062
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he083f0cf7f749e1dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12063 {
start:
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_274 = alloca i8, align 1
  %_267 = alloca i8, align 1
  %_264 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12072, metadata !DIExpression()), !dbg !12214
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12073, metadata !DIExpression()), !dbg !12215
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12074, metadata !DIExpression()), !dbg !12216
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12076, metadata !DIExpression()), !dbg !12217
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12078, metadata !DIExpression()), !dbg !12218
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12080, metadata !DIExpression()), !dbg !12219
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12082, metadata !DIExpression()), !dbg !12220
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12084, metadata !DIExpression()), !dbg !12221
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12086, metadata !DIExpression()), !dbg !12222
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12088, metadata !DIExpression()), !dbg !12223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12090, metadata !DIExpression()), !dbg !12224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12092, metadata !DIExpression()), !dbg !12225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12094, metadata !DIExpression()), !dbg !12226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12096, metadata !DIExpression()), !dbg !12227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12098, metadata !DIExpression()), !dbg !12228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12100, metadata !DIExpression()), !dbg !12229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12102, metadata !DIExpression()), !dbg !12230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12104, metadata !DIExpression()), !dbg !12231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12106, metadata !DIExpression()), !dbg !12232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12108, metadata !DIExpression()), !dbg !12233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12110, metadata !DIExpression()), !dbg !12234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12112, metadata !DIExpression()), !dbg !12235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12114, metadata !DIExpression()), !dbg !12236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12116, metadata !DIExpression()), !dbg !12237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12118, metadata !DIExpression()), !dbg !12238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12120, metadata !DIExpression()), !dbg !12239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12122, metadata !DIExpression()), !dbg !12240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12124, metadata !DIExpression()), !dbg !12241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12126, metadata !DIExpression()), !dbg !12242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12128, metadata !DIExpression()), !dbg !12243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12130, metadata !DIExpression()), !dbg !12244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12132, metadata !DIExpression()), !dbg !12245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12134, metadata !DIExpression()), !dbg !12246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12136, metadata !DIExpression()), !dbg !12247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12138, metadata !DIExpression()), !dbg !12248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12140, metadata !DIExpression()), !dbg !12249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12142, metadata !DIExpression()), !dbg !12250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12144, metadata !DIExpression()), !dbg !12251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12146, metadata !DIExpression()), !dbg !12252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12148, metadata !DIExpression()), !dbg !12253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12150, metadata !DIExpression()), !dbg !12254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12152, metadata !DIExpression()), !dbg !12255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12154, metadata !DIExpression()), !dbg !12256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12156, metadata !DIExpression()), !dbg !12257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12158, metadata !DIExpression()), !dbg !12258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12160, metadata !DIExpression()), !dbg !12259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12162, metadata !DIExpression()), !dbg !12260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12164, metadata !DIExpression()), !dbg !12261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12166, metadata !DIExpression()), !dbg !12262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12168, metadata !DIExpression()), !dbg !12263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12170, metadata !DIExpression()), !dbg !12264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12172, metadata !DIExpression()), !dbg !12265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12174, metadata !DIExpression()), !dbg !12266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12176, metadata !DIExpression()), !dbg !12267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12178, metadata !DIExpression()), !dbg !12268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12180, metadata !DIExpression()), !dbg !12269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12182, metadata !DIExpression()), !dbg !12270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12184, metadata !DIExpression()), !dbg !12271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12186, metadata !DIExpression()), !dbg !12272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12188, metadata !DIExpression()), !dbg !12273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12190, metadata !DIExpression()), !dbg !12274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12192, metadata !DIExpression()), !dbg !12275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12194, metadata !DIExpression()), !dbg !12276
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12196, metadata !DIExpression()), !dbg !12277
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12198, metadata !DIExpression()), !dbg !12278
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12200, metadata !DIExpression()), !dbg !12279
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12202, metadata !DIExpression()), !dbg !12280
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12204, metadata !DIExpression()), !dbg !12281
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12206, metadata !DIExpression()), !dbg !12282
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12208, metadata !DIExpression()), !dbg !12283
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12210, metadata !DIExpression()), !dbg !12284
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12212, metadata !DIExpression()), !dbg !12285
  store i8 1, ptr %first, align 1, !dbg !12286
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h9b53e6288100a656E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_4, label %bb2, label %bb13, !dbg !12287

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_21 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf8ea76cfcbf629fdE"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_21, label %bb15, label %bb26, !dbg !12287

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12288
  %_5 = xor i1 %_6, true, !dbg !12289
  br i1 %_5, label %bb3, label %bb8, !dbg !12289

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_34ab763ee84de048ec6cc1ba94a9afcb, i64 8) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !12291
  %3 = zext i1 %2 to i8, !dbg !12291
  store i8 %3, ptr %_14, align 1, !dbg !12291
  %4 = load i8, ptr %_14, align 1, !dbg !12291, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12291
  %_17 = zext i1 %5 to i64, !dbg !12291
  %6 = icmp eq i64 %_17, 0, !dbg !12291
  br i1 %6, label %bb13, label %bb12, !dbg !12291

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !12292
  %8 = zext i1 %7 to i8, !dbg !12292
  store i8 %8, ptr %_7, align 1, !dbg !12292
  %9 = load i8, ptr %_7, align 1, !dbg !12292, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12292
  %_10 = zext i1 %10 to i64, !dbg !12292
  %11 = icmp eq i64 %_10, 0, !dbg !12292
  br i1 %11, label %bb8, label %bb7, !dbg !12292

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12293
  %13 = zext i1 %12 to i8, !dbg !12293
  store i8 %13, ptr %0, align 1, !dbg !12293
  br label %bb221, !dbg !12293

bb6:                                              ; No predecessors!
  unreachable, !dbg !12292

bb221:                                            ; preds = %bb220, %bb219, %bb213, %bb209, %bb203, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12294, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12294
  ret i1 %15, !dbg !12294

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12295
  %17 = zext i1 %16 to i8, !dbg !12295
  store i8 %17, ptr %0, align 1, !dbg !12295
  br label %bb221, !dbg !12295

bb11:                                             ; No predecessors!
  unreachable, !dbg !12291

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_38 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h493bc1662995c3d6E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_38, label %bb28, label %bb39, !dbg !12287

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !12288
  %_22 = xor i1 %_23, true, !dbg !12289
  br i1 %_22, label %bb16, label %bb21, !dbg !12289

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_af87ff7b085ddfe510990eb6b13eca55, i64 8) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !12291
  %20 = zext i1 %19 to i8, !dbg !12291
  store i8 %20, ptr %_31, align 1, !dbg !12291
  %21 = load i8, ptr %_31, align 1, !dbg !12291, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12291
  %_34 = zext i1 %22 to i64, !dbg !12291
  %23 = icmp eq i64 %_34, 0, !dbg !12291
  br i1 %23, label %bb26, label %bb25, !dbg !12291

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !12292
  %25 = zext i1 %24 to i8, !dbg !12292
  store i8 %25, ptr %_24, align 1, !dbg !12292
  %26 = load i8, ptr %_24, align 1, !dbg !12292, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12292
  %_27 = zext i1 %27 to i64, !dbg !12292
  %28 = icmp eq i64 %_27, 0, !dbg !12292
  br i1 %28, label %bb21, label %bb20, !dbg !12292

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12296
  %30 = zext i1 %29 to i8, !dbg !12296
  store i8 %30, ptr %0, align 1, !dbg !12296
  br label %bb221, !dbg !12296

bb19:                                             ; No predecessors!
  unreachable, !dbg !12292

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12297
  %32 = zext i1 %31 to i8, !dbg !12297
  store i8 %32, ptr %0, align 1, !dbg !12297
  br label %bb221, !dbg !12297

bb24:                                             ; No predecessors!
  unreachable, !dbg !12291

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_55 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h4f48bc2b63695bf2E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_55, label %bb41, label %bb52, !dbg !12287

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !12288
  %_39 = xor i1 %_40, true, !dbg !12289
  br i1 %_39, label %bb29, label %bb34, !dbg !12289

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_10faca4acf4e5645ed3a0f5c71890beb, i64 10) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !12291
  %35 = zext i1 %34 to i8, !dbg !12291
  store i8 %35, ptr %_48, align 1, !dbg !12291
  %36 = load i8, ptr %_48, align 1, !dbg !12291, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12291
  %_51 = zext i1 %37 to i64, !dbg !12291
  %38 = icmp eq i64 %_51, 0, !dbg !12291
  br i1 %38, label %bb39, label %bb38, !dbg !12291

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !12292
  %40 = zext i1 %39 to i8, !dbg !12292
  store i8 %40, ptr %_41, align 1, !dbg !12292
  %41 = load i8, ptr %_41, align 1, !dbg !12292, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12292
  %_44 = zext i1 %42 to i64, !dbg !12292
  %43 = icmp eq i64 %_44, 0, !dbg !12292
  br i1 %43, label %bb34, label %bb33, !dbg !12292

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12298
  %45 = zext i1 %44 to i8, !dbg !12298
  store i8 %45, ptr %0, align 1, !dbg !12298
  br label %bb221, !dbg !12298

bb32:                                             ; No predecessors!
  unreachable, !dbg !12292

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12299
  %47 = zext i1 %46 to i8, !dbg !12299
  store i8 %47, ptr %0, align 1, !dbg !12299
  br label %bb221, !dbg !12299

bb37:                                             ; No predecessors!
  unreachable, !dbg !12291

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_72 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17haf6cc58654876103E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_72, label %bb54, label %bb65, !dbg !12287

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !12288
  %_56 = xor i1 %_57, true, !dbg !12289
  br i1 %_56, label %bb42, label %bb47, !dbg !12289

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0647bdd68898180253d3813b20ea8ac3, i64 10) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !12291
  %50 = zext i1 %49 to i8, !dbg !12291
  store i8 %50, ptr %_65, align 1, !dbg !12291
  %51 = load i8, ptr %_65, align 1, !dbg !12291, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12291
  %_68 = zext i1 %52 to i64, !dbg !12291
  %53 = icmp eq i64 %_68, 0, !dbg !12291
  br i1 %53, label %bb52, label %bb51, !dbg !12291

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !12292
  %55 = zext i1 %54 to i8, !dbg !12292
  store i8 %55, ptr %_58, align 1, !dbg !12292
  %56 = load i8, ptr %_58, align 1, !dbg !12292, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12292
  %_61 = zext i1 %57 to i64, !dbg !12292
  %58 = icmp eq i64 %_61, 0, !dbg !12292
  br i1 %58, label %bb47, label %bb46, !dbg !12292

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12300
  %60 = zext i1 %59 to i8, !dbg !12300
  store i8 %60, ptr %0, align 1, !dbg !12300
  br label %bb221, !dbg !12300

bb45:                                             ; No predecessors!
  unreachable, !dbg !12292

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12301
  %62 = zext i1 %61 to i8, !dbg !12301
  store i8 %62, ptr %0, align 1, !dbg !12301
  br label %bb221, !dbg !12301

bb50:                                             ; No predecessors!
  unreachable, !dbg !12291

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_89 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h2f2feaaba79162a3E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_89, label %bb67, label %bb78, !dbg !12287

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !12288
  %_73 = xor i1 %_74, true, !dbg !12289
  br i1 %_73, label %bb55, label %bb60, !dbg !12289

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7facbe23fa80da4de10d1b38973fd4f3, i64 12) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !12291
  %65 = zext i1 %64 to i8, !dbg !12291
  store i8 %65, ptr %_82, align 1, !dbg !12291
  %66 = load i8, ptr %_82, align 1, !dbg !12291, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12291
  %_85 = zext i1 %67 to i64, !dbg !12291
  %68 = icmp eq i64 %_85, 0, !dbg !12291
  br i1 %68, label %bb65, label %bb64, !dbg !12291

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !12292
  %70 = zext i1 %69 to i8, !dbg !12292
  store i8 %70, ptr %_75, align 1, !dbg !12292
  %71 = load i8, ptr %_75, align 1, !dbg !12292, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12292
  %_78 = zext i1 %72 to i64, !dbg !12292
  %73 = icmp eq i64 %_78, 0, !dbg !12292
  br i1 %73, label %bb60, label %bb59, !dbg !12292

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12302
  %75 = zext i1 %74 to i8, !dbg !12302
  store i8 %75, ptr %0, align 1, !dbg !12302
  br label %bb221, !dbg !12302

bb58:                                             ; No predecessors!
  unreachable, !dbg !12292

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12303
  %77 = zext i1 %76 to i8, !dbg !12303
  store i8 %77, ptr %0, align 1, !dbg !12303
  br label %bb221, !dbg !12303

bb63:                                             ; No predecessors!
  unreachable, !dbg !12291

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_106 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7fd884bbd445977eE"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_106, label %bb80, label %bb91, !dbg !12287

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !12288
  %_90 = xor i1 %_91, true, !dbg !12289
  br i1 %_90, label %bb68, label %bb73, !dbg !12289

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5090fb78d3ce646edd436cc23bfc25be, i64 10) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !12291
  %80 = zext i1 %79 to i8, !dbg !12291
  store i8 %80, ptr %_99, align 1, !dbg !12291
  %81 = load i8, ptr %_99, align 1, !dbg !12291, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12291
  %_102 = zext i1 %82 to i64, !dbg !12291
  %83 = icmp eq i64 %_102, 0, !dbg !12291
  br i1 %83, label %bb78, label %bb77, !dbg !12291

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !12292
  %85 = zext i1 %84 to i8, !dbg !12292
  store i8 %85, ptr %_92, align 1, !dbg !12292
  %86 = load i8, ptr %_92, align 1, !dbg !12292, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12292
  %_95 = zext i1 %87 to i64, !dbg !12292
  %88 = icmp eq i64 %_95, 0, !dbg !12292
  br i1 %88, label %bb73, label %bb72, !dbg !12292

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12304
  %90 = zext i1 %89 to i8, !dbg !12304
  store i8 %90, ptr %0, align 1, !dbg !12304
  br label %bb221, !dbg !12304

bb71:                                             ; No predecessors!
  unreachable, !dbg !12292

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12305
  %92 = zext i1 %91 to i8, !dbg !12305
  store i8 %92, ptr %0, align 1, !dbg !12305
  br label %bb221, !dbg !12305

bb76:                                             ; No predecessors!
  unreachable, !dbg !12291

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_123 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h04a4b656ac2a7f1aE"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_123, label %bb93, label %bb104, !dbg !12287

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !12288
  %_107 = xor i1 %_108, true, !dbg !12289
  br i1 %_107, label %bb81, label %bb86, !dbg !12289

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c38611a9a767dcf0a9e2eaad5323b392, i64 7) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !12291
  %95 = zext i1 %94 to i8, !dbg !12291
  store i8 %95, ptr %_116, align 1, !dbg !12291
  %96 = load i8, ptr %_116, align 1, !dbg !12291, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12291
  %_119 = zext i1 %97 to i64, !dbg !12291
  %98 = icmp eq i64 %_119, 0, !dbg !12291
  br i1 %98, label %bb91, label %bb90, !dbg !12291

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !12292
  %100 = zext i1 %99 to i8, !dbg !12292
  store i8 %100, ptr %_109, align 1, !dbg !12292
  %101 = load i8, ptr %_109, align 1, !dbg !12292, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12292
  %_112 = zext i1 %102 to i64, !dbg !12292
  %103 = icmp eq i64 %_112, 0, !dbg !12292
  br i1 %103, label %bb86, label %bb85, !dbg !12292

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12306
  %105 = zext i1 %104 to i8, !dbg !12306
  store i8 %105, ptr %0, align 1, !dbg !12306
  br label %bb221, !dbg !12306

bb84:                                             ; No predecessors!
  unreachable, !dbg !12292

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12307
  %107 = zext i1 %106 to i8, !dbg !12307
  store i8 %107, ptr %0, align 1, !dbg !12307
  br label %bb221, !dbg !12307

bb89:                                             ; No predecessors!
  unreachable, !dbg !12291

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_140 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdfa7b383874bd2e4E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_140, label %bb106, label %bb117, !dbg !12287

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !12288
  %_124 = xor i1 %_125, true, !dbg !12289
  br i1 %_124, label %bb94, label %bb99, !dbg !12289

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6c5571e204b7b634f73eb14a8f925dc0, i64 9) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !12291
  %110 = zext i1 %109 to i8, !dbg !12291
  store i8 %110, ptr %_133, align 1, !dbg !12291
  %111 = load i8, ptr %_133, align 1, !dbg !12291, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12291
  %_136 = zext i1 %112 to i64, !dbg !12291
  %113 = icmp eq i64 %_136, 0, !dbg !12291
  br i1 %113, label %bb104, label %bb103, !dbg !12291

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !12292
  %115 = zext i1 %114 to i8, !dbg !12292
  store i8 %115, ptr %_126, align 1, !dbg !12292
  %116 = load i8, ptr %_126, align 1, !dbg !12292, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12292
  %_129 = zext i1 %117 to i64, !dbg !12292
  %118 = icmp eq i64 %_129, 0, !dbg !12292
  br i1 %118, label %bb99, label %bb98, !dbg !12292

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12308
  %120 = zext i1 %119 to i8, !dbg !12308
  store i8 %120, ptr %0, align 1, !dbg !12308
  br label %bb221, !dbg !12308

bb97:                                             ; No predecessors!
  unreachable, !dbg !12292

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12309
  %122 = zext i1 %121 to i8, !dbg !12309
  store i8 %122, ptr %0, align 1, !dbg !12309
  br label %bb221, !dbg !12309

bb102:                                            ; No predecessors!
  unreachable, !dbg !12291

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_157 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hf488e2147cfa0938E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_157, label %bb119, label %bb130, !dbg !12287

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !12288
  %_141 = xor i1 %_142, true, !dbg !12289
  br i1 %_141, label %bb107, label %bb112, !dbg !12289

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6e9e9020904e64e577de43f4b7fe7c30, i64 9) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !12291
  %125 = zext i1 %124 to i8, !dbg !12291
  store i8 %125, ptr %_150, align 1, !dbg !12291
  %126 = load i8, ptr %_150, align 1, !dbg !12291, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !12291
  %_153 = zext i1 %127 to i64, !dbg !12291
  %128 = icmp eq i64 %_153, 0, !dbg !12291
  br i1 %128, label %bb117, label %bb116, !dbg !12291

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !12292
  %130 = zext i1 %129 to i8, !dbg !12292
  store i8 %130, ptr %_143, align 1, !dbg !12292
  %131 = load i8, ptr %_143, align 1, !dbg !12292, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !12292
  %_146 = zext i1 %132 to i64, !dbg !12292
  %133 = icmp eq i64 %_146, 0, !dbg !12292
  br i1 %133, label %bb112, label %bb111, !dbg !12292

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12310
  %135 = zext i1 %134 to i8, !dbg !12310
  store i8 %135, ptr %0, align 1, !dbg !12310
  br label %bb221, !dbg !12310

bb110:                                            ; No predecessors!
  unreachable, !dbg !12292

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12311
  %137 = zext i1 %136 to i8, !dbg !12311
  store i8 %137, ptr %0, align 1, !dbg !12311
  br label %bb221, !dbg !12311

bb115:                                            ; No predecessors!
  unreachable, !dbg !12291

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_174 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h79d485fa018ca387E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_174, label %bb132, label %bb143, !dbg !12287

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !12288
  %_158 = xor i1 %_159, true, !dbg !12289
  br i1 %_158, label %bb120, label %bb125, !dbg !12289

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e5e144678024cd5fce02a3bf484a8ff6, i64 12) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !12291
  %140 = zext i1 %139 to i8, !dbg !12291
  store i8 %140, ptr %_167, align 1, !dbg !12291
  %141 = load i8, ptr %_167, align 1, !dbg !12291, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !12291
  %_170 = zext i1 %142 to i64, !dbg !12291
  %143 = icmp eq i64 %_170, 0, !dbg !12291
  br i1 %143, label %bb130, label %bb129, !dbg !12291

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !12292
  %145 = zext i1 %144 to i8, !dbg !12292
  store i8 %145, ptr %_160, align 1, !dbg !12292
  %146 = load i8, ptr %_160, align 1, !dbg !12292, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12292
  %_163 = zext i1 %147 to i64, !dbg !12292
  %148 = icmp eq i64 %_163, 0, !dbg !12292
  br i1 %148, label %bb125, label %bb124, !dbg !12292

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12312
  %150 = zext i1 %149 to i8, !dbg !12312
  store i8 %150, ptr %0, align 1, !dbg !12312
  br label %bb221, !dbg !12312

bb123:                                            ; No predecessors!
  unreachable, !dbg !12292

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12313
  %152 = zext i1 %151 to i8, !dbg !12313
  store i8 %152, ptr %0, align 1, !dbg !12313
  br label %bb221, !dbg !12313

bb128:                                            ; No predecessors!
  unreachable, !dbg !12291

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_191 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h6aa79fe75a13861dE"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_191, label %bb145, label %bb156, !dbg !12287

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !12288
  %_175 = xor i1 %_176, true, !dbg !12289
  br i1 %_175, label %bb133, label %bb138, !dbg !12289

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_541045190b1b7ae3d8e422c59d87f4de, i64 11) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !12291
  %155 = zext i1 %154 to i8, !dbg !12291
  store i8 %155, ptr %_184, align 1, !dbg !12291
  %156 = load i8, ptr %_184, align 1, !dbg !12291, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !12291
  %_187 = zext i1 %157 to i64, !dbg !12291
  %158 = icmp eq i64 %_187, 0, !dbg !12291
  br i1 %158, label %bb143, label %bb142, !dbg !12291

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !12292
  %160 = zext i1 %159 to i8, !dbg !12292
  store i8 %160, ptr %_177, align 1, !dbg !12292
  %161 = load i8, ptr %_177, align 1, !dbg !12292, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !12292
  %_180 = zext i1 %162 to i64, !dbg !12292
  %163 = icmp eq i64 %_180, 0, !dbg !12292
  br i1 %163, label %bb138, label %bb137, !dbg !12292

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12314
  %165 = zext i1 %164 to i8, !dbg !12314
  store i8 %165, ptr %0, align 1, !dbg !12314
  br label %bb221, !dbg !12314

bb136:                                            ; No predecessors!
  unreachable, !dbg !12292

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12315
  %167 = zext i1 %166 to i8, !dbg !12315
  store i8 %167, ptr %0, align 1, !dbg !12315
  br label %bb221, !dbg !12315

bb141:                                            ; No predecessors!
  unreachable, !dbg !12291

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_208 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd0691e4f563f2bd1E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_208, label %bb158, label %bb169, !dbg !12287

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_193 = trunc i8 %168 to i1, !dbg !12288
  %_192 = xor i1 %_193, true, !dbg !12289
  br i1 %_192, label %bb146, label %bb151, !dbg !12289

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f0177c20a01908b2d3199930797609c0, i64 10) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !12291
  %170 = zext i1 %169 to i8, !dbg !12291
  store i8 %170, ptr %_201, align 1, !dbg !12291
  %171 = load i8, ptr %_201, align 1, !dbg !12291, !range !1598, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !12291
  %_204 = zext i1 %172 to i64, !dbg !12291
  %173 = icmp eq i64 %_204, 0, !dbg !12291
  br i1 %173, label %bb156, label %bb155, !dbg !12291

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !12292
  %175 = zext i1 %174 to i8, !dbg !12292
  store i8 %175, ptr %_194, align 1, !dbg !12292
  %176 = load i8, ptr %_194, align 1, !dbg !12292, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !12292
  %_197 = zext i1 %177 to i64, !dbg !12292
  %178 = icmp eq i64 %_197, 0, !dbg !12292
  br i1 %178, label %bb151, label %bb150, !dbg !12292

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12316
  %180 = zext i1 %179 to i8, !dbg !12316
  store i8 %180, ptr %0, align 1, !dbg !12316
  br label %bb221, !dbg !12316

bb149:                                            ; No predecessors!
  unreachable, !dbg !12292

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12317
  %182 = zext i1 %181 to i8, !dbg !12317
  store i8 %182, ptr %0, align 1, !dbg !12317
  br label %bb221, !dbg !12317

bb154:                                            ; No predecessors!
  unreachable, !dbg !12291

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_225 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h5a8150567e45995cE"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_225, label %bb171, label %bb182, !dbg !12287

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_210 = trunc i8 %183 to i1, !dbg !12288
  %_209 = xor i1 %_210, true, !dbg !12289
  br i1 %_209, label %bb159, label %bb164, !dbg !12289

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b3f92fbac141ec72e8ded03704ce6d14, i64 11) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_219) #8, !dbg !12291
  %185 = zext i1 %184 to i8, !dbg !12291
  store i8 %185, ptr %_218, align 1, !dbg !12291
  %186 = load i8, ptr %_218, align 1, !dbg !12291, !range !1598, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !12291
  %_221 = zext i1 %187 to i64, !dbg !12291
  %188 = icmp eq i64 %_221, 0, !dbg !12291
  br i1 %188, label %bb169, label %bb168, !dbg !12291

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_212) #8, !dbg !12292
  %190 = zext i1 %189 to i8, !dbg !12292
  store i8 %190, ptr %_211, align 1, !dbg !12292
  %191 = load i8, ptr %_211, align 1, !dbg !12292, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !12292
  %_214 = zext i1 %192 to i64, !dbg !12292
  %193 = icmp eq i64 %_214, 0, !dbg !12292
  br i1 %193, label %bb164, label %bb163, !dbg !12292

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12318
  %195 = zext i1 %194 to i8, !dbg !12318
  store i8 %195, ptr %0, align 1, !dbg !12318
  br label %bb221, !dbg !12318

bb162:                                            ; No predecessors!
  unreachable, !dbg !12292

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12319
  %197 = zext i1 %196 to i8, !dbg !12319
  store i8 %197, ptr %0, align 1, !dbg !12319
  br label %bb221, !dbg !12319

bb167:                                            ; No predecessors!
  unreachable, !dbg !12291

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_242 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117hca1c108d22374a17E"(ptr align 8 %self) #8, !dbg !12287
  br i1 %_242, label %bb184, label %bb195, !dbg !12287

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_227 = trunc i8 %198 to i1, !dbg !12288
  %_226 = xor i1 %_227, true, !dbg !12289
  br i1 %_226, label %bb172, label %bb177, !dbg !12289

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_510214b9fba516406302ec3933e62af2, i64 9) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_236) #8, !dbg !12291
  %200 = zext i1 %199 to i8, !dbg !12291
  store i8 %200, ptr %_235, align 1, !dbg !12291
  %201 = load i8, ptr %_235, align 1, !dbg !12291, !range !1598, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !12291
  %_238 = zext i1 %202 to i64, !dbg !12291
  %203 = icmp eq i64 %_238, 0, !dbg !12291
  br i1 %203, label %bb182, label %bb181, !dbg !12291

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_229) #8, !dbg !12292
  %205 = zext i1 %204 to i8, !dbg !12292
  store i8 %205, ptr %_228, align 1, !dbg !12292
  %206 = load i8, ptr %_228, align 1, !dbg !12292, !range !1598, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !12292
  %_231 = zext i1 %207 to i64, !dbg !12292
  %208 = icmp eq i64 %_231, 0, !dbg !12292
  br i1 %208, label %bb177, label %bb176, !dbg !12292

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12320
  %210 = zext i1 %209 to i8, !dbg !12320
  store i8 %210, ptr %0, align 1, !dbg !12320
  br label %bb221, !dbg !12320

bb175:                                            ; No predecessors!
  unreachable, !dbg !12292

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12321
  %212 = zext i1 %211 to i8, !dbg !12321
  store i8 %212, ptr %0, align 1, !dbg !12321
  br label %bb221, !dbg !12321

bb180:                                            ; No predecessors!
  unreachable, !dbg !12291

bb195:                                            ; preds = %bb190, %bb182
  %_260 = load i64, ptr %self, align 8, !dbg !12322, !noundef !19
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6c533ac54850f08bE() #8, !dbg !12323
  store i64 %213, ptr %_264, align 8, !dbg !12323
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_262 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17hc561d9a128bae94dE(ptr align 8 %_264) #8, !dbg !12323
  %_261 = xor i64 %_262, -1, !dbg !12324
  %214 = and i64 %_260, %_261, !dbg !12322
  store i64 %214, ptr %extra_bits, align 8, !dbg !12322
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12325, !noundef !19
  %216 = icmp eq i64 %215, 0, !dbg !12325
  br i1 %216, label %bb214, label %bb198, !dbg !12325

bb184:                                            ; preds = %bb182
  %217 = load i8, ptr %first, align 1, !dbg !12288, !range !1598, !noundef !19
  %_244 = trunc i8 %217 to i1, !dbg !12288
  %_243 = xor i1 %_244, true, !dbg !12289
  br i1 %_243, label %bb185, label %bb190, !dbg !12289

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !12290
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5da84a3b264a4359a47ef10a60c02737, i64 10) #8, !dbg !12291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_253) #8, !dbg !12291
  %219 = zext i1 %218 to i8, !dbg !12291
  store i8 %219, ptr %_252, align 1, !dbg !12291
  %220 = load i8, ptr %_252, align 1, !dbg !12291, !range !1598, !noundef !19
  %221 = trunc i8 %220 to i1, !dbg !12291
  %_255 = zext i1 %221 to i64, !dbg !12291
  %222 = icmp eq i64 %_255, 0, !dbg !12291
  br i1 %222, label %bb195, label %bb194, !dbg !12291

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12292
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_246) #8, !dbg !12292
  %224 = zext i1 %223 to i8, !dbg !12292
  store i8 %224, ptr %_245, align 1, !dbg !12292
  %225 = load i8, ptr %_245, align 1, !dbg !12292, !range !1598, !noundef !19
  %226 = trunc i8 %225 to i1, !dbg !12292
  %_248 = zext i1 %226 to i64, !dbg !12292
  %227 = icmp eq i64 %_248, 0, !dbg !12292
  br i1 %227, label %bb190, label %bb189, !dbg !12292

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12326
  %229 = zext i1 %228 to i8, !dbg !12326
  store i8 %229, ptr %0, align 1, !dbg !12326
  br label %bb221, !dbg !12326

bb188:                                            ; No predecessors!
  unreachable, !dbg !12292

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12327
  %231 = zext i1 %230 to i8, !dbg !12327
  store i8 %231, ptr %0, align 1, !dbg !12327
  br label %bb221, !dbg !12327

bb193:                                            ; No predecessors!
  unreachable, !dbg !12291

bb214:                                            ; preds = %bb207, %bb195
  %232 = load i8, ptr %first, align 1, !dbg !12328, !range !1598, !noundef !19
  %_288 = trunc i8 %232 to i1, !dbg !12328
  br i1 %_288, label %bb215, label %bb220, !dbg !12328

bb198:                                            ; preds = %bb195
  %233 = load i8, ptr %first, align 1, !dbg !12329, !range !1598, !noundef !19
  %_266 = trunc i8 %233 to i1, !dbg !12329
  %_265 = xor i1 %_266, true, !dbg !12330
  br i1 %_265, label %bb199, label %bb204, !dbg !12330

bb204:                                            ; preds = %bb199, %bb198
  store i8 0, ptr %first, align 1, !dbg !12331
; call core::fmt::Formatter::write_str
  %_275 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !12332
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_275) #8, !dbg !12332
  %235 = zext i1 %234 to i8, !dbg !12332
  store i8 %235, ptr %_274, align 1, !dbg !12332
  %236 = load i8, ptr %_274, align 1, !dbg !12332, !range !1598, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !12332
  %_277 = zext i1 %237 to i64, !dbg !12332
  %238 = icmp eq i64 %_277, 0, !dbg !12332
  br i1 %238, label %bb207, label %bb209, !dbg !12332

bb199:                                            ; preds = %bb198
; call core::fmt::Formatter::write_str
  %_268 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_268) #8, !dbg !12333
  %240 = zext i1 %239 to i8, !dbg !12333
  store i8 %240, ptr %_267, align 1, !dbg !12333
  %241 = load i8, ptr %_267, align 1, !dbg !12333, !range !1598, !noundef !19
  %242 = trunc i8 %241 to i1, !dbg !12333
  %_270 = zext i1 %242 to i64, !dbg !12333
  %243 = icmp eq i64 %_270, 0, !dbg !12333
  br i1 %243, label %bb204, label %bb203, !dbg !12333

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12334
  %245 = zext i1 %244 to i8, !dbg !12334
  store i8 %245, ptr %0, align 1, !dbg !12334
  br label %bb221, !dbg !12334

bb202:                                            ; No predecessors!
  unreachable, !dbg !12333

bb207:                                            ; preds = %bb204
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_282 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12335
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_282) #8, !dbg !12335
  %247 = zext i1 %246 to i8, !dbg !12335
  store i8 %247, ptr %_281, align 1, !dbg !12335
  %248 = load i8, ptr %_281, align 1, !dbg !12335, !range !1598, !noundef !19
  %249 = trunc i8 %248 to i1, !dbg !12335
  %_284 = zext i1 %249 to i64, !dbg !12335
  %250 = icmp eq i64 %_284, 0, !dbg !12335
  br i1 %250, label %bb214, label %bb213, !dbg !12335

bb209:                                            ; preds = %bb204
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12336
  %252 = zext i1 %251 to i8, !dbg !12336
  store i8 %252, ptr %0, align 1, !dbg !12336
  br label %bb221, !dbg !12336

bb208:                                            ; No predecessors!
  unreachable, !dbg !12332

bb213:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12337
  %254 = zext i1 %253 to i8, !dbg !12337
  store i8 %254, ptr %0, align 1, !dbg !12337
  br label %bb221, !dbg !12337

bb212:                                            ; No predecessors!
  unreachable, !dbg !12335

bb220:                                            ; preds = %bb215, %bb214
  store i8 0, ptr %0, align 1, !dbg !12338
  br label %bb221, !dbg !12294

bb215:                                            ; preds = %bb214
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !12339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_290) #8, !dbg !12339
  %256 = zext i1 %255 to i8, !dbg !12339
  store i8 %256, ptr %_289, align 1, !dbg !12339
  %257 = load i8, ptr %_289, align 1, !dbg !12339, !range !1598, !noundef !19
  %258 = trunc i8 %257 to i1, !dbg !12339
  %_292 = zext i1 %258 to i64, !dbg !12339
  %259 = icmp eq i64 %_292, 0, !dbg !12339
  br i1 %259, label %bb220, label %bb219, !dbg !12339

bb219:                                            ; preds = %bb215
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_e97b77422f458d76aeaa68ed5cc907dc) #8, !dbg !12340
  %261 = zext i1 %260 to i8, !dbg !12340
  store i8 %261, ptr %0, align 1, !dbg !12340
  br label %bb221, !dbg !12340

bb218:                                            ; No predecessors!
  unreachable, !dbg !12339
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h8b5e279b365ed564E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12341 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12344, metadata !DIExpression()), !dbg !12346
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12345, metadata !DIExpression()), !dbg !12347
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12348
  ret i1 %0, !dbg !12349
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4aed97fa83199a44E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12350 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12353, metadata !DIExpression()), !dbg !12355
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12354, metadata !DIExpression()), !dbg !12356
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12357
  ret i1 %0, !dbg !12358
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h00115cd09dfcad22E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12359 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12362, metadata !DIExpression()), !dbg !12364
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12363, metadata !DIExpression()), !dbg !12365
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12366
  ret i1 %0, !dbg !12367
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3432659cebceb5a9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12368 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12371, metadata !DIExpression()), !dbg !12373
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12372, metadata !DIExpression()), !dbg !12374
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12375
  ret i1 %0, !dbg !12376
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6c533ac54850f08bE() unnamed_addr #0 !dbg !12377 {
start:
  ret i64 -1, !dbg !12380
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17hc561d9a128bae94dE(ptr align 8 %self) unnamed_addr #0 !dbg !12381 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12385, metadata !DIExpression()), !dbg !12386
  %0 = load i64, ptr %self, align 8, !dbg !12387, !noundef !19
  ret i64 %0, !dbg !12388
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h9b53e6288100a656E"(ptr align 8 %self) unnamed_addr #0 !dbg !12389 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12395, metadata !DIExpression()), !dbg !12397
  br i1 false, label %bb1, label %bb2, !dbg !12397

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12397, !noundef !19
  %_3 = and i64 %_4, 1099511627776, !dbg !12397
  %1 = icmp eq i64 %_3, 1099511627776, !dbg !12397
  %2 = zext i1 %1 to i8, !dbg !12397
  store i8 %2, ptr %0, align 1, !dbg !12397
  br label %bb3, !dbg !12397

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12397
  br label %bb3, !dbg !12397

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12398, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12398
  ret i1 %4, !dbg !12398
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf8ea76cfcbf629fdE"(ptr align 8 %self) unnamed_addr #0 !dbg !12399 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12401, metadata !DIExpression()), !dbg !12403
  br i1 false, label %bb1, label %bb2, !dbg !12403

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12403, !noundef !19
  %_3 = and i64 %_4, 2199023255552, !dbg !12403
  %1 = icmp eq i64 %_3, 2199023255552, !dbg !12403
  %2 = zext i1 %1 to i8, !dbg !12403
  store i8 %2, ptr %0, align 1, !dbg !12403
  br label %bb3, !dbg !12403

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12403
  br label %bb3, !dbg !12403

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12404, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12404
  ret i1 %4, !dbg !12404
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h493bc1662995c3d6E"(ptr align 8 %self) unnamed_addr #0 !dbg !12405 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12407, metadata !DIExpression()), !dbg !12409
  br i1 false, label %bb1, label %bb2, !dbg !12409

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12409, !noundef !19
  %_3 = and i64 %_4, 4398046511104, !dbg !12409
  %1 = icmp eq i64 %_3, 4398046511104, !dbg !12409
  %2 = zext i1 %1 to i8, !dbg !12409
  store i8 %2, ptr %0, align 1, !dbg !12409
  br label %bb3, !dbg !12409

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12409
  br label %bb3, !dbg !12409

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12410, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12410
  ret i1 %4, !dbg !12410
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h4f48bc2b63695bf2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12411 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12413, metadata !DIExpression()), !dbg !12415
  br i1 false, label %bb1, label %bb2, !dbg !12415

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12415, !noundef !19
  %_3 = and i64 %_4, 8796093022208, !dbg !12415
  %1 = icmp eq i64 %_3, 8796093022208, !dbg !12415
  %2 = zext i1 %1 to i8, !dbg !12415
  store i8 %2, ptr %0, align 1, !dbg !12415
  br label %bb3, !dbg !12415

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12415
  br label %bb3, !dbg !12415

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12416, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12416
  ret i1 %4, !dbg !12416
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17haf6cc58654876103E"(ptr align 8 %self) unnamed_addr #0 !dbg !12417 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12419, metadata !DIExpression()), !dbg !12421
  br i1 false, label %bb1, label %bb2, !dbg !12421

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12421, !noundef !19
  %_3 = and i64 %_4, 17592186044416, !dbg !12421
  %1 = icmp eq i64 %_3, 17592186044416, !dbg !12421
  %2 = zext i1 %1 to i8, !dbg !12421
  store i8 %2, ptr %0, align 1, !dbg !12421
  br label %bb3, !dbg !12421

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12421
  br label %bb3, !dbg !12421

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12422, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12422
  ret i1 %4, !dbg !12422
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h2f2feaaba79162a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12423 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12425, metadata !DIExpression()), !dbg !12427
  br i1 false, label %bb1, label %bb2, !dbg !12427

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12427, !noundef !19
  %_3 = and i64 %_4, 105553116266496, !dbg !12427
  %1 = icmp eq i64 %_3, 105553116266496, !dbg !12427
  %2 = zext i1 %1 to i8, !dbg !12427
  store i8 %2, ptr %0, align 1, !dbg !12427
  br label %bb3, !dbg !12427

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12427
  br label %bb3, !dbg !12427

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12428, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12428
  ret i1 %4, !dbg !12428
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7fd884bbd445977eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12429 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12431, metadata !DIExpression()), !dbg !12433
  br i1 false, label %bb1, label %bb2, !dbg !12433

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12433, !noundef !19
  %_3 = and i64 %_4, 140737488355328, !dbg !12433
  %1 = icmp eq i64 %_3, 140737488355328, !dbg !12433
  %2 = zext i1 %1 to i8, !dbg !12433
  store i8 %2, ptr %0, align 1, !dbg !12433
  br label %bb3, !dbg !12433

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12433
  br label %bb3, !dbg !12433

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12434, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12434
  ret i1 %4, !dbg !12434
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h04a4b656ac2a7f1aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12435 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12437, metadata !DIExpression()), !dbg !12439
  br i1 false, label %bb1, label %bb2, !dbg !12439

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12439, !noundef !19
  %_3 = and i64 %_4, 4503599627370496, !dbg !12439
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !12439
  %2 = zext i1 %1 to i8, !dbg !12439
  store i8 %2, ptr %0, align 1, !dbg !12439
  br label %bb3, !dbg !12439

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12439
  br label %bb3, !dbg !12439

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12440, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12440
  ret i1 %4, !dbg !12440
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdfa7b383874bd2e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12441 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12443, metadata !DIExpression()), !dbg !12445
  br i1 false, label %bb1, label %bb2, !dbg !12445

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12445, !noundef !19
  %_3 = and i64 %_4, 9007199254740992, !dbg !12445
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !12445
  %2 = zext i1 %1 to i8, !dbg !12445
  store i8 %2, ptr %0, align 1, !dbg !12445
  br label %bb3, !dbg !12445

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12445
  br label %bb3, !dbg !12445

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12446, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12446
  ret i1 %4, !dbg !12446
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hf488e2147cfa0938E"(ptr align 8 %self) unnamed_addr #0 !dbg !12447 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12449, metadata !DIExpression()), !dbg !12451
  br i1 false, label %bb1, label %bb2, !dbg !12451

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12451, !noundef !19
  %_3 = and i64 %_4, 18014398509481984, !dbg !12451
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !12451
  %2 = zext i1 %1 to i8, !dbg !12451
  store i8 %2, ptr %0, align 1, !dbg !12451
  br label %bb3, !dbg !12451

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12451
  br label %bb3, !dbg !12451

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12452, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12452
  ret i1 %4, !dbg !12452
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h79d485fa018ca387E"(ptr align 8 %self) unnamed_addr #0 !dbg !12453 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12455, metadata !DIExpression()), !dbg !12457
  br i1 false, label %bb1, label %bb2, !dbg !12457

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12457, !noundef !19
  %_3 = and i64 %_4, 36028797018963968, !dbg !12457
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !12457
  %2 = zext i1 %1 to i8, !dbg !12457
  store i8 %2, ptr %0, align 1, !dbg !12457
  br label %bb3, !dbg !12457

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12457
  br label %bb3, !dbg !12457

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12458, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12458
  ret i1 %4, !dbg !12458
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h6aa79fe75a13861dE"(ptr align 8 %self) unnamed_addr #0 !dbg !12459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12461, metadata !DIExpression()), !dbg !12463
  br i1 false, label %bb1, label %bb2, !dbg !12463

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12463, !noundef !19
  %_3 = and i64 %_4, 65535, !dbg !12463
  %1 = icmp eq i64 %_3, 65535, !dbg !12463
  %2 = zext i1 %1 to i8, !dbg !12463
  store i8 %2, ptr %0, align 1, !dbg !12463
  br label %bb3, !dbg !12463

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12463
  br label %bb3, !dbg !12463

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12464, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12464
  ret i1 %4, !dbg !12464
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd0691e4f563f2bd1E"(ptr align 8 %self) unnamed_addr #0 !dbg !12465 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12467, metadata !DIExpression()), !dbg !12469
  br i1 false, label %bb1, label %bb2, !dbg !12469

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12469, !noundef !19
  %_3 = and i64 %_4, 4222124650659840, !dbg !12469
  %1 = icmp eq i64 %_3, 4222124650659840, !dbg !12469
  %2 = zext i1 %1 to i8, !dbg !12469
  store i8 %2, ptr %0, align 1, !dbg !12469
  br label %bb3, !dbg !12469

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12469
  br label %bb3, !dbg !12469

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12470, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12470
  ret i1 %4, !dbg !12470
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h5a8150567e45995cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12471 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12473, metadata !DIExpression()), !dbg !12475
  br i1 false, label %bb1, label %bb2, !dbg !12475

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12475, !noundef !19
  %_3 = and i64 %_4, 1099511562240, !dbg !12475
  %1 = icmp eq i64 %_3, 1099511562240, !dbg !12475
  %2 = zext i1 %1 to i8, !dbg !12475
  store i8 %2, ptr %0, align 1, !dbg !12475
  br label %bb3, !dbg !12475

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12475
  br label %bb3, !dbg !12475

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12476, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12476
  ret i1 %4, !dbg !12476
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117hca1c108d22374a17E"(ptr align 8 %self) unnamed_addr #0 !dbg !12477 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12479, metadata !DIExpression()), !dbg !12481
  br i1 false, label %bb1, label %bb2, !dbg !12481

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12481, !noundef !19
  %_3 = and i64 %_4, -72057594037927936, !dbg !12481
  %1 = icmp eq i64 %_3, -72057594037927936, !dbg !12481
  %2 = zext i1 %1 to i8, !dbg !12481
  store i8 %2, ptr %0, align 1, !dbg !12481
  br label %bb3, !dbg !12481

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12481
  br label %bb3, !dbg !12481

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12482, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12482
  ret i1 %4, !dbg !12482
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hafd5b4c0fb98f360E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12483 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12488, metadata !DIExpression()), !dbg !12509
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12489, metadata !DIExpression()), !dbg !12509
  store ptr @alloc_c68a0df0d97a956337cf272364df1e6c, ptr %names.dbg.spill, align 8, !dbg !12509
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12490, metadata !DIExpression()), !dbg !12510
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12511
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12512
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12513
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12514
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12515
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12516
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12517
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12518
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12519
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12520
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12521
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12522
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12523
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12524
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12525
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12526
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12527
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12528
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12529
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12530
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12531
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12532
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12533
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12534
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12535
  store ptr %0, ptr %_58, align 8, !dbg !12535
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12510
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12510
  store ptr %self, ptr %2, align 8, !dbg !12510
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %3, align 8, !dbg !12510
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12510
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12510
  store ptr %_9, ptr %5, align 8, !dbg !12510
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %6, align 8, !dbg !12510
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12510
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12510
  store ptr %_11, ptr %8, align 8, !dbg !12510
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %9, align 8, !dbg !12510
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12510
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12510
  store ptr %_13, ptr %11, align 8, !dbg !12510
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %12, align 8, !dbg !12510
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12510
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12510
  store ptr %_15, ptr %14, align 8, !dbg !12510
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %15, align 8, !dbg !12510
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12510
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12510
  store ptr %_17, ptr %17, align 8, !dbg !12510
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %18, align 8, !dbg !12510
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12510
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12510
  store ptr %_19, ptr %20, align 8, !dbg !12510
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %21, align 8, !dbg !12510
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12510
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12510
  store ptr %_21, ptr %23, align 8, !dbg !12510
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %24, align 8, !dbg !12510
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12510
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12510
  store ptr %_23, ptr %26, align 8, !dbg !12510
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12510
  store ptr @vtable.s, ptr %27, align 8, !dbg !12510
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12510
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12510
  store ptr %_25, ptr %29, align 8, !dbg !12510
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %30, align 8, !dbg !12510
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12510
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12510
  store ptr %_27, ptr %32, align 8, !dbg !12510
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %33, align 8, !dbg !12510
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12510
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12510
  store ptr %_29, ptr %35, align 8, !dbg !12510
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %36, align 8, !dbg !12510
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12510
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12510
  store ptr %_31, ptr %38, align 8, !dbg !12510
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %39, align 8, !dbg !12510
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12510
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12510
  store ptr %_33, ptr %41, align 8, !dbg !12510
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %42, align 8, !dbg !12510
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12510
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12510
  store ptr %_35, ptr %44, align 8, !dbg !12510
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12510
  store ptr @vtable.u, ptr %45, align 8, !dbg !12510
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12510
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12510
  store ptr %_37, ptr %47, align 8, !dbg !12510
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %48, align 8, !dbg !12510
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12510
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12510
  store ptr %_39, ptr %50, align 8, !dbg !12510
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %51, align 8, !dbg !12510
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12510
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12510
  store ptr %_41, ptr %53, align 8, !dbg !12510
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %54, align 8, !dbg !12510
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12510
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12510
  store ptr %_43, ptr %56, align 8, !dbg !12510
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12510
  store ptr @vtable.v, ptr %57, align 8, !dbg !12510
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12510
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12510
  store ptr %_45, ptr %59, align 8, !dbg !12510
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %60, align 8, !dbg !12510
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12510
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12510
  store ptr %_47, ptr %62, align 8, !dbg !12510
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %63, align 8, !dbg !12510
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12510
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12510
  store ptr %_49, ptr %65, align 8, !dbg !12510
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12510
  store ptr @vtable.w, ptr %66, align 8, !dbg !12510
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12510
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12510
  store ptr %_51, ptr %68, align 8, !dbg !12510
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %69, align 8, !dbg !12510
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12510
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12510
  store ptr %_53, ptr %71, align 8, !dbg !12510
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12510
  store ptr @vtable.t, ptr %72, align 8, !dbg !12510
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12510
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12510
  store ptr %_55, ptr %74, align 8, !dbg !12510
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12510
  store ptr @vtable.r, ptr %75, align 8, !dbg !12510
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12510
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12510
  store ptr %_58, ptr %77, align 8, !dbg !12510
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12510
  store ptr @vtable.x, ptr %78, align 8, !dbg !12510
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12510
  store ptr %_5, ptr %79, align 8, !dbg !12510
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12510
  store i64 26, ptr %80, align 8, !dbg !12510
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12496, metadata !DIExpression()), !dbg !12536
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h0ce5c913661983f1E(ptr align 8 %f, ptr align 1 @alloc_d432fdb4dbed826af8696f6953cac18a, i64 24, ptr align 8 @alloc_c68a0df0d97a956337cf272364df1e6c, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12536
  ret i1 %81, !dbg !12537
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b37394d4cb6cb6bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12538 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_187 = alloca i8, align 1
  %_179 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_162 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12544, metadata !DIExpression()), !dbg !12638
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12545, metadata !DIExpression()), !dbg !12639
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12546, metadata !DIExpression()), !dbg !12640
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12548, metadata !DIExpression()), !dbg !12641
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12550, metadata !DIExpression()), !dbg !12642
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12552, metadata !DIExpression()), !dbg !12643
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12554, metadata !DIExpression()), !dbg !12644
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12556, metadata !DIExpression()), !dbg !12645
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12558, metadata !DIExpression()), !dbg !12646
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12560, metadata !DIExpression()), !dbg !12647
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12562, metadata !DIExpression()), !dbg !12648
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12564, metadata !DIExpression()), !dbg !12649
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12566, metadata !DIExpression()), !dbg !12650
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12568, metadata !DIExpression()), !dbg !12651
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12570, metadata !DIExpression()), !dbg !12652
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12572, metadata !DIExpression()), !dbg !12653
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12574, metadata !DIExpression()), !dbg !12654
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12576, metadata !DIExpression()), !dbg !12655
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12578, metadata !DIExpression()), !dbg !12656
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12580, metadata !DIExpression()), !dbg !12657
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12582, metadata !DIExpression()), !dbg !12658
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12584, metadata !DIExpression()), !dbg !12659
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12586, metadata !DIExpression()), !dbg !12660
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12588, metadata !DIExpression()), !dbg !12661
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12590, metadata !DIExpression()), !dbg !12662
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12592, metadata !DIExpression()), !dbg !12663
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12594, metadata !DIExpression()), !dbg !12664
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12596, metadata !DIExpression()), !dbg !12665
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12598, metadata !DIExpression()), !dbg !12666
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12600, metadata !DIExpression()), !dbg !12667
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12602, metadata !DIExpression()), !dbg !12668
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12604, metadata !DIExpression()), !dbg !12669
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12606, metadata !DIExpression()), !dbg !12670
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12608, metadata !DIExpression()), !dbg !12671
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12610, metadata !DIExpression()), !dbg !12672
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12612, metadata !DIExpression()), !dbg !12673
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12614, metadata !DIExpression()), !dbg !12674
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12616, metadata !DIExpression()), !dbg !12675
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12618, metadata !DIExpression()), !dbg !12676
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12620, metadata !DIExpression()), !dbg !12677
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12622, metadata !DIExpression()), !dbg !12678
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12624, metadata !DIExpression()), !dbg !12679
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12626, metadata !DIExpression()), !dbg !12680
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12628, metadata !DIExpression()), !dbg !12681
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12630, metadata !DIExpression()), !dbg !12682
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12632, metadata !DIExpression()), !dbg !12683
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12634, metadata !DIExpression()), !dbg !12684
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12636, metadata !DIExpression()), !dbg !12685
  store i8 1, ptr %first, align 1, !dbg !12686
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h95f51e08715f079bE"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_4, label %bb2, label %bb13, !dbg !12687

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_21 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h80c5057ec4257163E"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_21, label %bb15, label %bb26, !dbg !12687

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12688
  %_5 = xor i1 %_6, true, !dbg !12689
  br i1 %_5, label %bb3, label %bb8, !dbg !12689

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7b173a318917d12369d271a0607d7e63, i64 20) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !12691
  %3 = zext i1 %2 to i8, !dbg !12691
  store i8 %3, ptr %_14, align 1, !dbg !12691
  %4 = load i8, ptr %_14, align 1, !dbg !12691, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12691
  %_17 = zext i1 %5 to i64, !dbg !12691
  %6 = icmp eq i64 %_17, 0, !dbg !12691
  br i1 %6, label %bb13, label %bb12, !dbg !12691

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !12692
  %8 = zext i1 %7 to i8, !dbg !12692
  store i8 %8, ptr %_7, align 1, !dbg !12692
  %9 = load i8, ptr %_7, align 1, !dbg !12692, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12692
  %_10 = zext i1 %10 to i64, !dbg !12692
  %11 = icmp eq i64 %_10, 0, !dbg !12692
  br i1 %11, label %bb8, label %bb7, !dbg !12692

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12693
  %13 = zext i1 %12 to i8, !dbg !12693
  store i8 %13, ptr %0, align 1, !dbg !12693
  br label %bb143, !dbg !12693

bb6:                                              ; No predecessors!
  unreachable, !dbg !12692

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12694, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12694
  ret i1 %15, !dbg !12694

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12695
  %17 = zext i1 %16 to i8, !dbg !12695
  store i8 %17, ptr %0, align 1, !dbg !12695
  br label %bb143, !dbg !12695

bb11:                                             ; No predecessors!
  unreachable, !dbg !12691

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_38 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hc5bce9b8ae359cebE"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_38, label %bb28, label %bb39, !dbg !12687

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !12688
  %_22 = xor i1 %_23, true, !dbg !12689
  br i1 %_22, label %bb16, label %bb21, !dbg !12689

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7870c01dd5ce4dce1a650ab708cbb224, i64 15) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !12691
  %20 = zext i1 %19 to i8, !dbg !12691
  store i8 %20, ptr %_31, align 1, !dbg !12691
  %21 = load i8, ptr %_31, align 1, !dbg !12691, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12691
  %_34 = zext i1 %22 to i64, !dbg !12691
  %23 = icmp eq i64 %_34, 0, !dbg !12691
  br i1 %23, label %bb26, label %bb25, !dbg !12691

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !12692
  %25 = zext i1 %24 to i8, !dbg !12692
  store i8 %25, ptr %_24, align 1, !dbg !12692
  %26 = load i8, ptr %_24, align 1, !dbg !12692, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12692
  %_27 = zext i1 %27 to i64, !dbg !12692
  %28 = icmp eq i64 %_27, 0, !dbg !12692
  br i1 %28, label %bb21, label %bb20, !dbg !12692

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12696
  %30 = zext i1 %29 to i8, !dbg !12696
  store i8 %30, ptr %0, align 1, !dbg !12696
  br label %bb143, !dbg !12696

bb19:                                             ; No predecessors!
  unreachable, !dbg !12692

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12697
  %32 = zext i1 %31 to i8, !dbg !12697
  store i8 %32, ptr %0, align 1, !dbg !12697
  br label %bb143, !dbg !12697

bb24:                                             ; No predecessors!
  unreachable, !dbg !12691

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_55 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h7fb0bfbceceb7d3eE"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_55, label %bb41, label %bb52, !dbg !12687

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !12688
  %_39 = xor i1 %_40, true, !dbg !12689
  br i1 %_39, label %bb29, label %bb34, !dbg !12689

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_5f0b76f1a4ee8a827f18d1728791a665, i64 9) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !12691
  %35 = zext i1 %34 to i8, !dbg !12691
  store i8 %35, ptr %_48, align 1, !dbg !12691
  %36 = load i8, ptr %_48, align 1, !dbg !12691, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12691
  %_51 = zext i1 %37 to i64, !dbg !12691
  %38 = icmp eq i64 %_51, 0, !dbg !12691
  br i1 %38, label %bb39, label %bb38, !dbg !12691

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !12692
  %40 = zext i1 %39 to i8, !dbg !12692
  store i8 %40, ptr %_41, align 1, !dbg !12692
  %41 = load i8, ptr %_41, align 1, !dbg !12692, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12692
  %_44 = zext i1 %42 to i64, !dbg !12692
  %43 = icmp eq i64 %_44, 0, !dbg !12692
  br i1 %43, label %bb34, label %bb33, !dbg !12692

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12698
  %45 = zext i1 %44 to i8, !dbg !12698
  store i8 %45, ptr %0, align 1, !dbg !12698
  br label %bb143, !dbg !12698

bb32:                                             ; No predecessors!
  unreachable, !dbg !12692

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12699
  %47 = zext i1 %46 to i8, !dbg !12699
  store i8 %47, ptr %0, align 1, !dbg !12699
  br label %bb143, !dbg !12699

bb37:                                             ; No predecessors!
  unreachable, !dbg !12691

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_72 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17he3064c2ef86babf1E"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_72, label %bb54, label %bb65, !dbg !12687

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !12688
  %_56 = xor i1 %_57, true, !dbg !12689
  br i1 %_56, label %bb42, label %bb47, !dbg !12689

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1456e1bbb9c37882d61b30949a8e2f68, i64 15) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !12691
  %50 = zext i1 %49 to i8, !dbg !12691
  store i8 %50, ptr %_65, align 1, !dbg !12691
  %51 = load i8, ptr %_65, align 1, !dbg !12691, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12691
  %_68 = zext i1 %52 to i64, !dbg !12691
  %53 = icmp eq i64 %_68, 0, !dbg !12691
  br i1 %53, label %bb52, label %bb51, !dbg !12691

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !12692
  %55 = zext i1 %54 to i8, !dbg !12692
  store i8 %55, ptr %_58, align 1, !dbg !12692
  %56 = load i8, ptr %_58, align 1, !dbg !12692, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12692
  %_61 = zext i1 %57 to i64, !dbg !12692
  %58 = icmp eq i64 %_61, 0, !dbg !12692
  br i1 %58, label %bb47, label %bb46, !dbg !12692

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12700
  %60 = zext i1 %59 to i8, !dbg !12700
  store i8 %60, ptr %0, align 1, !dbg !12700
  br label %bb143, !dbg !12700

bb45:                                             ; No predecessors!
  unreachable, !dbg !12692

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12701
  %62 = zext i1 %61 to i8, !dbg !12701
  store i8 %62, ptr %0, align 1, !dbg !12701
  br label %bb143, !dbg !12701

bb50:                                             ; No predecessors!
  unreachable, !dbg !12691

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_89 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hd1e200149ce70138E"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_89, label %bb67, label %bb78, !dbg !12687

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !12688
  %_73 = xor i1 %_74, true, !dbg !12689
  br i1 %_73, label %bb55, label %bb60, !dbg !12689

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_36a5f9bf501e5753027a8069d7614ed5, i64 17) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !12691
  %65 = zext i1 %64 to i8, !dbg !12691
  store i8 %65, ptr %_82, align 1, !dbg !12691
  %66 = load i8, ptr %_82, align 1, !dbg !12691, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12691
  %_85 = zext i1 %67 to i64, !dbg !12691
  %68 = icmp eq i64 %_85, 0, !dbg !12691
  br i1 %68, label %bb65, label %bb64, !dbg !12691

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !12692
  %70 = zext i1 %69 to i8, !dbg !12692
  store i8 %70, ptr %_75, align 1, !dbg !12692
  %71 = load i8, ptr %_75, align 1, !dbg !12692, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12692
  %_78 = zext i1 %72 to i64, !dbg !12692
  %73 = icmp eq i64 %_78, 0, !dbg !12692
  br i1 %73, label %bb60, label %bb59, !dbg !12692

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12702
  %75 = zext i1 %74 to i8, !dbg !12702
  store i8 %75, ptr %0, align 1, !dbg !12702
  br label %bb143, !dbg !12702

bb58:                                             ; No predecessors!
  unreachable, !dbg !12692

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12703
  %77 = zext i1 %76 to i8, !dbg !12703
  store i8 %77, ptr %0, align 1, !dbg !12703
  br label %bb143, !dbg !12703

bb63:                                             ; No predecessors!
  unreachable, !dbg !12691

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_106 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h6214d8e763e30c35E"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_106, label %bb80, label %bb91, !dbg !12687

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !12688
  %_90 = xor i1 %_91, true, !dbg !12689
  br i1 %_90, label %bb68, label %bb73, !dbg !12689

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_415c12dfc87d0538d50af934e840c4cd, i64 14) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !12691
  %80 = zext i1 %79 to i8, !dbg !12691
  store i8 %80, ptr %_99, align 1, !dbg !12691
  %81 = load i8, ptr %_99, align 1, !dbg !12691, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12691
  %_102 = zext i1 %82 to i64, !dbg !12691
  %83 = icmp eq i64 %_102, 0, !dbg !12691
  br i1 %83, label %bb78, label %bb77, !dbg !12691

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !12692
  %85 = zext i1 %84 to i8, !dbg !12692
  store i8 %85, ptr %_92, align 1, !dbg !12692
  %86 = load i8, ptr %_92, align 1, !dbg !12692, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12692
  %_95 = zext i1 %87 to i64, !dbg !12692
  %88 = icmp eq i64 %_95, 0, !dbg !12692
  br i1 %88, label %bb73, label %bb72, !dbg !12692

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12704
  %90 = zext i1 %89 to i8, !dbg !12704
  store i8 %90, ptr %0, align 1, !dbg !12704
  br label %bb143, !dbg !12704

bb71:                                             ; No predecessors!
  unreachable, !dbg !12692

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12705
  %92 = zext i1 %91 to i8, !dbg !12705
  store i8 %92, ptr %0, align 1, !dbg !12705
  br label %bb143, !dbg !12705

bb76:                                             ; No predecessors!
  unreachable, !dbg !12691

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_123 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h6fb78d47c4af2f14E"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_123, label %bb93, label %bb104, !dbg !12687

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !12688
  %_107 = xor i1 %_108, true, !dbg !12689
  br i1 %_107, label %bb81, label %bb86, !dbg !12689

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_50383b1f239fb7da50bae4d02172319c, i64 12) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !12691
  %95 = zext i1 %94 to i8, !dbg !12691
  store i8 %95, ptr %_116, align 1, !dbg !12691
  %96 = load i8, ptr %_116, align 1, !dbg !12691, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12691
  %_119 = zext i1 %97 to i64, !dbg !12691
  %98 = icmp eq i64 %_119, 0, !dbg !12691
  br i1 %98, label %bb91, label %bb90, !dbg !12691

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !12692
  %100 = zext i1 %99 to i8, !dbg !12692
  store i8 %100, ptr %_109, align 1, !dbg !12692
  %101 = load i8, ptr %_109, align 1, !dbg !12692, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12692
  %_112 = zext i1 %102 to i64, !dbg !12692
  %103 = icmp eq i64 %_112, 0, !dbg !12692
  br i1 %103, label %bb86, label %bb85, !dbg !12692

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12706
  %105 = zext i1 %104 to i8, !dbg !12706
  store i8 %105, ptr %0, align 1, !dbg !12706
  br label %bb143, !dbg !12706

bb84:                                             ; No predecessors!
  unreachable, !dbg !12692

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12707
  %107 = zext i1 %106 to i8, !dbg !12707
  store i8 %107, ptr %0, align 1, !dbg !12707
  br label %bb143, !dbg !12707

bb89:                                             ; No predecessors!
  unreachable, !dbg !12691

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_140 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hf1778fb7b706627dE"(ptr align 8 %self) #8, !dbg !12687
  br i1 %_140, label %bb106, label %bb117, !dbg !12687

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !12688
  %_124 = xor i1 %_125, true, !dbg !12689
  br i1 %_124, label %bb94, label %bb99, !dbg !12689

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_aea91f1ac9a517c8ae721a80deaf91cc, i64 3) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !12691
  %110 = zext i1 %109 to i8, !dbg !12691
  store i8 %110, ptr %_133, align 1, !dbg !12691
  %111 = load i8, ptr %_133, align 1, !dbg !12691, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12691
  %_136 = zext i1 %112 to i64, !dbg !12691
  %113 = icmp eq i64 %_136, 0, !dbg !12691
  br i1 %113, label %bb104, label %bb103, !dbg !12691

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !12692
  %115 = zext i1 %114 to i8, !dbg !12692
  store i8 %115, ptr %_126, align 1, !dbg !12692
  %116 = load i8, ptr %_126, align 1, !dbg !12692, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12692
  %_129 = zext i1 %117 to i64, !dbg !12692
  %118 = icmp eq i64 %_129, 0, !dbg !12692
  br i1 %118, label %bb99, label %bb98, !dbg !12692

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12708
  %120 = zext i1 %119 to i8, !dbg !12708
  store i8 %120, ptr %0, align 1, !dbg !12708
  br label %bb143, !dbg !12708

bb97:                                             ; No predecessors!
  unreachable, !dbg !12692

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12709
  %122 = zext i1 %121 to i8, !dbg !12709
  store i8 %122, ptr %0, align 1, !dbg !12709
  br label %bb143, !dbg !12709

bb102:                                            ; No predecessors!
  unreachable, !dbg !12691

bb117:                                            ; preds = %bb112, %bb104
  %_158 = load i64, ptr %self, align 8, !dbg !12710, !noundef !19
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h8745a60c932d2305E() #8, !dbg !12711
  store i64 %123, ptr %_162, align 8, !dbg !12711
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_160 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hd854799a0d062abfE(ptr align 8 %_162) #8, !dbg !12711
  %_159 = xor i64 %_160, -1, !dbg !12712
  %124 = and i64 %_158, %_159, !dbg !12710
  store i64 %124, ptr %extra_bits, align 8, !dbg !12710
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12713, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !12713
  br i1 %126, label %bb136, label %bb120, !dbg !12713

bb106:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !12688, !range !1598, !noundef !19
  %_142 = trunc i8 %127 to i1, !dbg !12688
  %_141 = xor i1 %_142, true, !dbg !12689
  br i1 %_141, label %bb107, label %bb112, !dbg !12689

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12690
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_887f026f578dccbe620936c99776afcd, i64 3) #8, !dbg !12691
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !12691
  %129 = zext i1 %128 to i8, !dbg !12691
  store i8 %129, ptr %_150, align 1, !dbg !12691
  %130 = load i8, ptr %_150, align 1, !dbg !12691, !range !1598, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !12691
  %_153 = zext i1 %131 to i64, !dbg !12691
  %132 = icmp eq i64 %_153, 0, !dbg !12691
  br i1 %132, label %bb117, label %bb116, !dbg !12691

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12692
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !12692
  %134 = zext i1 %133 to i8, !dbg !12692
  store i8 %134, ptr %_143, align 1, !dbg !12692
  %135 = load i8, ptr %_143, align 1, !dbg !12692, !range !1598, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !12692
  %_146 = zext i1 %136 to i64, !dbg !12692
  %137 = icmp eq i64 %_146, 0, !dbg !12692
  br i1 %137, label %bb112, label %bb111, !dbg !12692

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12714
  %139 = zext i1 %138 to i8, !dbg !12714
  store i8 %139, ptr %0, align 1, !dbg !12714
  br label %bb143, !dbg !12714

bb110:                                            ; No predecessors!
  unreachable, !dbg !12692

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12715
  %141 = zext i1 %140 to i8, !dbg !12715
  store i8 %141, ptr %0, align 1, !dbg !12715
  br label %bb143, !dbg !12715

bb115:                                            ; No predecessors!
  unreachable, !dbg !12691

bb136:                                            ; preds = %bb129, %bb117
  %142 = load i8, ptr %first, align 1, !dbg !12716, !range !1598, !noundef !19
  %_186 = trunc i8 %142 to i1, !dbg !12716
  br i1 %_186, label %bb137, label %bb142, !dbg !12716

bb120:                                            ; preds = %bb117
  %143 = load i8, ptr %first, align 1, !dbg !12717, !range !1598, !noundef !19
  %_164 = trunc i8 %143 to i1, !dbg !12717
  %_163 = xor i1 %_164, true, !dbg !12718
  br i1 %_163, label %bb121, label %bb126, !dbg !12718

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !12719
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !12720
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_173) #8, !dbg !12720
  %145 = zext i1 %144 to i8, !dbg !12720
  store i8 %145, ptr %_172, align 1, !dbg !12720
  %146 = load i8, ptr %_172, align 1, !dbg !12720, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12720
  %_175 = zext i1 %147 to i64, !dbg !12720
  %148 = icmp eq i64 %_175, 0, !dbg !12720
  br i1 %148, label %bb129, label %bb131, !dbg !12720

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !12721
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_166) #8, !dbg !12721
  %150 = zext i1 %149 to i8, !dbg !12721
  store i8 %150, ptr %_165, align 1, !dbg !12721
  %151 = load i8, ptr %_165, align 1, !dbg !12721, !range !1598, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !12721
  %_168 = zext i1 %152 to i64, !dbg !12721
  %153 = icmp eq i64 %_168, 0, !dbg !12721
  br i1 %153, label %bb126, label %bb125, !dbg !12721

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12722
  %155 = zext i1 %154 to i8, !dbg !12722
  store i8 %155, ptr %0, align 1, !dbg !12722
  br label %bb143, !dbg !12722

bb124:                                            ; No predecessors!
  unreachable, !dbg !12721

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_180 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12723
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_180) #8, !dbg !12723
  %157 = zext i1 %156 to i8, !dbg !12723
  store i8 %157, ptr %_179, align 1, !dbg !12723
  %158 = load i8, ptr %_179, align 1, !dbg !12723, !range !1598, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !12723
  %_182 = zext i1 %159 to i64, !dbg !12723
  %160 = icmp eq i64 %_182, 0, !dbg !12723
  br i1 %160, label %bb136, label %bb135, !dbg !12723

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12724
  %162 = zext i1 %161 to i8, !dbg !12724
  store i8 %162, ptr %0, align 1, !dbg !12724
  br label %bb143, !dbg !12724

bb130:                                            ; No predecessors!
  unreachable, !dbg !12720

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12725
  %164 = zext i1 %163 to i8, !dbg !12725
  store i8 %164, ptr %0, align 1, !dbg !12725
  br label %bb143, !dbg !12725

bb134:                                            ; No predecessors!
  unreachable, !dbg !12723

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !12726
  br label %bb143, !dbg !12694

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !12727
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_188) #8, !dbg !12727
  %166 = zext i1 %165 to i8, !dbg !12727
  store i8 %166, ptr %_187, align 1, !dbg !12727
  %167 = load i8, ptr %_187, align 1, !dbg !12727, !range !1598, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !12727
  %_190 = zext i1 %168 to i64, !dbg !12727
  %169 = icmp eq i64 %_190, 0, !dbg !12727
  br i1 %169, label %bb142, label %bb141, !dbg !12727

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_c82533ea97c655b2da33c076282c5849) #8, !dbg !12728
  %171 = zext i1 %170 to i8, !dbg !12728
  store i8 %171, ptr %0, align 1, !dbg !12728
  br label %bb143, !dbg !12728

bb140:                                            ; No predecessors!
  unreachable, !dbg !12727
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17hf51b36f61e6dc25aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12729 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12732, metadata !DIExpression()), !dbg !12734
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12733, metadata !DIExpression()), !dbg !12735
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12736
  ret i1 %0, !dbg !12737
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h3abc1869b7eacf39E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12738 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12741, metadata !DIExpression()), !dbg !12743
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12742, metadata !DIExpression()), !dbg !12744
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12745
  ret i1 %0, !dbg !12746
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb60aa97ecbea9975E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12747 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12750, metadata !DIExpression()), !dbg !12752
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12751, metadata !DIExpression()), !dbg !12753
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12754
  ret i1 %0, !dbg !12755
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h08831bb573ea6511E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12756 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12759, metadata !DIExpression()), !dbg !12761
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12760, metadata !DIExpression()), !dbg !12762
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12763
  ret i1 %0, !dbg !12764
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h8745a60c932d2305E() unnamed_addr #0 !dbg !12765 {
start:
  ret i64 2147516543, !dbg !12768
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hd854799a0d062abfE(ptr align 8 %self) unnamed_addr #0 !dbg !12769 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12773, metadata !DIExpression()), !dbg !12774
  %0 = load i64, ptr %self, align 8, !dbg !12775, !noundef !19
  ret i64 %0, !dbg !12776
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h95f51e08715f079bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12777 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12783, metadata !DIExpression()), !dbg !12785
  br i1 false, label %bb1, label %bb2, !dbg !12785

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12785, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !12785
  %1 = icmp eq i64 %_3, 1, !dbg !12785
  %2 = zext i1 %1 to i8, !dbg !12785
  store i8 %2, ptr %0, align 1, !dbg !12785
  br label %bb3, !dbg !12785

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12785
  br label %bb3, !dbg !12785

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12786, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12786
  ret i1 %4, !dbg !12786
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h80c5057ec4257163E"(ptr align 8 %self) unnamed_addr #0 !dbg !12787 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12789, metadata !DIExpression()), !dbg !12791
  br i1 false, label %bb1, label %bb2, !dbg !12791

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12791, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !12791
  %1 = icmp eq i64 %_3, 2, !dbg !12791
  %2 = zext i1 %1 to i8, !dbg !12791
  store i8 %2, ptr %0, align 1, !dbg !12791
  br label %bb3, !dbg !12791

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12791
  br label %bb3, !dbg !12791

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12792, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12792
  ret i1 %4, !dbg !12792
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hc5bce9b8ae359cebE"(ptr align 8 %self) unnamed_addr #0 !dbg !12793 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12795, metadata !DIExpression()), !dbg !12797
  br i1 false, label %bb1, label %bb2, !dbg !12797

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12797, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !12797
  %1 = icmp eq i64 %_3, 4, !dbg !12797
  %2 = zext i1 %1 to i8, !dbg !12797
  store i8 %2, ptr %0, align 1, !dbg !12797
  br label %bb3, !dbg !12797

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12797
  br label %bb3, !dbg !12797

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12798, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12798
  ret i1 %4, !dbg !12798
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h7fb0bfbceceb7d3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12799 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12801, metadata !DIExpression()), !dbg !12803
  br i1 false, label %bb1, label %bb2, !dbg !12803

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12803, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !12803
  %1 = icmp eq i64 %_3, 8, !dbg !12803
  %2 = zext i1 %1 to i8, !dbg !12803
  store i8 %2, ptr %0, align 1, !dbg !12803
  br label %bb3, !dbg !12803

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12803
  br label %bb3, !dbg !12803

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12804, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12804
  ret i1 %4, !dbg !12804
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17he3064c2ef86babf1E"(ptr align 8 %self) unnamed_addr #0 !dbg !12805 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12807, metadata !DIExpression()), !dbg !12809
  br i1 false, label %bb1, label %bb2, !dbg !12809

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12809, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !12809
  %1 = icmp eq i64 %_3, 16, !dbg !12809
  %2 = zext i1 %1 to i8, !dbg !12809
  store i8 %2, ptr %0, align 1, !dbg !12809
  br label %bb3, !dbg !12809

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12809
  br label %bb3, !dbg !12809

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12810, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12810
  ret i1 %4, !dbg !12810
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hd1e200149ce70138E"(ptr align 8 %self) unnamed_addr #0 !dbg !12811 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12813, metadata !DIExpression()), !dbg !12815
  br i1 false, label %bb1, label %bb2, !dbg !12815

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12815, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !12815
  %1 = icmp eq i64 %_3, 32, !dbg !12815
  %2 = zext i1 %1 to i8, !dbg !12815
  store i8 %2, ptr %0, align 1, !dbg !12815
  br label %bb3, !dbg !12815

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12815
  br label %bb3, !dbg !12815

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12816, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12816
  ret i1 %4, !dbg !12816
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h6214d8e763e30c35E"(ptr align 8 %self) unnamed_addr #0 !dbg !12817 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12819, metadata !DIExpression()), !dbg !12821
  br i1 false, label %bb1, label %bb2, !dbg !12821

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12821, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !12821
  %1 = icmp eq i64 %_3, 64, !dbg !12821
  %2 = zext i1 %1 to i8, !dbg !12821
  store i8 %2, ptr %0, align 1, !dbg !12821
  br label %bb3, !dbg !12821

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12821
  br label %bb3, !dbg !12821

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12822, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12822
  ret i1 %4, !dbg !12822
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h6fb78d47c4af2f14E"(ptr align 8 %self) unnamed_addr #0 !dbg !12823 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12825, metadata !DIExpression()), !dbg !12827
  br i1 false, label %bb1, label %bb2, !dbg !12827

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12827, !noundef !19
  %_3 = and i64 %_4, 32768, !dbg !12827
  %1 = icmp eq i64 %_3, 32768, !dbg !12827
  %2 = zext i1 %1 to i8, !dbg !12827
  store i8 %2, ptr %0, align 1, !dbg !12827
  br label %bb3, !dbg !12827

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12827
  br label %bb3, !dbg !12827

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12828, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12828
  ret i1 %4, !dbg !12828
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hf1778fb7b706627dE"(ptr align 8 %self) unnamed_addr #0 !dbg !12829 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12831, metadata !DIExpression()), !dbg !12833
  br i1 false, label %bb1, label %bb2, !dbg !12833

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12833, !noundef !19
  %_3 = and i64 %_4, 2147483648, !dbg !12833
  %1 = icmp eq i64 %_3, 2147483648, !dbg !12833
  %2 = zext i1 %1 to i8, !dbg !12833
  store i8 %2, ptr %0, align 1, !dbg !12833
  br label %bb3, !dbg !12833

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12833
  br label %bb3, !dbg !12833

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12834, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !12834
  ret i1 %4, !dbg !12834
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc43438b462e83b8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12835 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12841, metadata !DIExpression()), !dbg !12843
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12842, metadata !DIExpression()), !dbg !12843
  %0 = load i8, ptr %self, align 1, !dbg !12843, !range !5828, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !12843
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12843

bb2:                                              ; preds = %start
  unreachable, !dbg !12843

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12843
  store ptr @alloc_c220afed40854f8f10e96a0d903ee433, ptr %1, align 8, !dbg !12843
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12843
  store i64 3, ptr %2, align 8, !dbg !12843
  br label %bb5, !dbg !12844

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12843
  store ptr @alloc_dfbb66bf7301002594b80a8b8e9a7ece, ptr %3, align 8, !dbg !12843
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12843
  store i64 3, ptr %4, align 8, !dbg !12843
  br label %bb5, !dbg !12844

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12843
  store ptr @alloc_d4543a5a6da32854ed49e22fe3294a3a, ptr %5, align 8, !dbg !12843
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12843
  store i64 3, ptr %6, align 8, !dbg !12843
  br label %bb5, !dbg !12844

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12843
  %8 = load ptr, ptr %7, align 8, !dbg !12843, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12843
  %10 = load i64, ptr %9, align 8, !dbg !12843, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12843
  ret i1 %11, !dbg !12845
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c6f0aefdb8ac588E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12846 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12852, metadata !DIExpression()), !dbg !12854
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12853, metadata !DIExpression()), !dbg !12854
  %_4 = load i8, ptr %self, align 1, !dbg !12854, !range !12855, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12854

bb2:                                              ; preds = %start
  unreachable, !dbg !12854

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_0ed42e3a52de7537d699b9e2400f46ef, ptr %0, align 8, !dbg !12854
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 8, ptr %1, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_db592ad6674192adb682075279382951, ptr %2, align 8, !dbg !12854
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 5, ptr %3, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_abe405d24783881438e8bc9b2f2f809b, ptr %4, align 8, !dbg !12854
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 20, ptr %5, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_0e4f0593ccb5aeeff2b3179113ff7221, ptr %6, align 8, !dbg !12854
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 10, ptr %7, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_f6382c5d737d17133af9cbb0b434ab8b, ptr %8, align 8, !dbg !12854
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 8, ptr %9, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_3fc6cea39846169ae99a54302f835f01, ptr %10, align 8, !dbg !12854
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 10, ptr %11, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_55b6e9445870f09245640948961633a7, ptr %12, align 8, !dbg !12854
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 13, ptr %13, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_262f43c900054eb6c66d7586b7897c22, ptr %14, align 8, !dbg !12854
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 18, ptr %15, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_058085bc549a9bab941f0be3b2520123, ptr %16, align 8, !dbg !12854
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 6, ptr %17, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_7be29c3ea4b585fb1bb850241452d113, ptr %18, align 8, !dbg !12854
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 10, ptr %19, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_46e169c7457ea3129ddf8fdfe2672a52, ptr %20, align 8, !dbg !12854
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 17, ptr %21, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_53d1e57eb2fbbedc849e84ae1e858777, ptr %22, align 8, !dbg !12854
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 5, ptr %23, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_9042c7e6a5e806bbff64907352a02893, ptr %24, align 8, !dbg !12854
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 17, ptr %25, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_5b208e94637db1f7ae71a45cbd9dab37, ptr %26, align 8, !dbg !12854
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 4, ptr %27, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_ef6797fb14e3da5d4314a15e2dfb4eab, ptr %28, align 8, !dbg !12854
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 16, ptr %29, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_bc4ed0e9f6c9b9353d492874f6b18d22, ptr %30, align 8, !dbg !12854
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 14, ptr %31, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_7adcadfc6493c176ba155943ef5273c0, ptr %32, align 8, !dbg !12854
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 12, ptr %33, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_2edf8d998a67fba9ddb9ae92b76a6a39, ptr %34, align 8, !dbg !12854
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 17, ptr %35, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_367f710cf73f4901a4eb540776178d96, ptr %36, align 8, !dbg !12854
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 14, ptr %37, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_11992afd37b1478aa744ffbed3837791, ptr %38, align 8, !dbg !12854
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 17, ptr %39, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_a42d4a47290c5d3b6267396fb75d57dd, ptr %40, align 8, !dbg !12854
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 19, ptr %41, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_019ec49225dc11dc09aef3f0a3c8cafc, ptr %42, align 8, !dbg !12854
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 16, ptr %43, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  store ptr @alloc_b1dd8359437973b8ff8b6a73a4e8eebb, ptr %44, align 8, !dbg !12854
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  store i64 8, ptr %45, align 8, !dbg !12854
  br label %bb25, !dbg !12856

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12854
  %47 = load ptr, ptr %46, align 8, !dbg !12854, !nonnull !19, !align !1571, !noundef !19
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12854
  %49 = load i64, ptr %48, align 8, !dbg !12854, !noundef !19
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12854
  ret i1 %50, !dbg !12857
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h810d426eb5b1b9a1E"(i64 %start_address) unnamed_addr #0 !dbg !12858 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12860, metadata !DIExpression()), !dbg !12861
  store i64 %start_address, ptr %0, align 8, !dbg !12862
  %1 = load i64, ptr %0, align 8, !dbg !12863
  ret i64 %1, !dbg !12863
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hd936053659bd09e1E"(i64 %start_address) unnamed_addr #0 !dbg !12864 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12866, metadata !DIExpression()), !dbg !12867
  store i64 %start_address, ptr %0, align 8, !dbg !12868
  %1 = load i64, ptr %0, align 8, !dbg !12869
  ret i64 %1, !dbg !12869
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hfbaf45e305143d63E"(i64 %start_address) unnamed_addr #0 !dbg !12870 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12872, metadata !DIExpression()), !dbg !12873
  store i64 %start_address, ptr %0, align 8, !dbg !12874
  %1 = load i64, ptr %0, align 8, !dbg !12875
  ret i64 %1, !dbg !12875
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5ab78c9fffb267fdE"(i64 %0) unnamed_addr #0 !dbg !12876 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12880, metadata !DIExpression()), !dbg !12881
  %2 = load i64, ptr %self, align 8, !dbg !12882, !noundef !19
  ret i64 %2, !dbg !12883
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h8bc1128bec0e808bE"(i64 %0) unnamed_addr #0 !dbg !12884 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12888, metadata !DIExpression()), !dbg !12889
  %2 = load i64, ptr %self, align 8, !dbg !12890, !noundef !19
  ret i64 %2, !dbg !12891
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf8285fdb7569b1c4E"(i64 %0) unnamed_addr #0 !dbg !12892 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12896, metadata !DIExpression()), !dbg !12897
  %2 = load i64, ptr %self, align 8, !dbg !12898, !noundef !19
  ret i64 %2, !dbg !12899
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h66e7ca827605e2c6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12900 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12905, metadata !DIExpression()), !dbg !12907
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12906, metadata !DIExpression()), !dbg !12907
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !12908
  store ptr %0, ptr %_10, align 8, !dbg !12908
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8 %f, ptr align 1 @alloc_a4c50379b9bba24d8f7859db3706e312, i64 15, ptr align 1 @alloc_2873de2d254333d47930231cfc546666, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc_97a55a9afd7b90e1e610461101c3294b, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !12907
  ret i1 %1, !dbg !12909
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf5fc6558563ebbbaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12910 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12916, metadata !DIExpression()), !dbg !12918
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12917, metadata !DIExpression()), !dbg !12918
  store ptr %self, ptr %_7, align 8, !dbg !12919
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h0c86de4a050deafeE(ptr align 8 %f, ptr align 1 @alloc_345f78d4d2fe7686cd921abef66eab7d, i64 15, ptr align 1 @alloc_80070f0e820a65c1e231db73ac56f837, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !12918
  ret i1 %0, !dbg !12920
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hcbf82aa7ebfae4ddE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12921 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12927, metadata !DIExpression()), !dbg !12929
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12928, metadata !DIExpression()), !dbg !12929
  %0 = load i8, ptr %self, align 1, !dbg !12929, !range !1598, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !12929
  %_4 = zext i1 %1 to i64, !dbg !12929
  %2 = icmp eq i64 %_4, 0, !dbg !12929
  br i1 %2, label %bb3, label %bb1, !dbg !12929

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12929
  store ptr @alloc_36f05cc196f64412d178b425670de6a0, ptr %3, align 8, !dbg !12929
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12929
  store i64 9, ptr %4, align 8, !dbg !12929
  br label %bb4, !dbg !12930

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12929
  store ptr @alloc_3de384e53ff21f4a8290346be365f528, ptr %5, align 8, !dbg !12929
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12929
  store i64 16, ptr %6, align 8, !dbg !12929
  br label %bb4, !dbg !12930

bb2:                                              ; No predecessors!
  unreachable, !dbg !12929

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12929
  %8 = load ptr, ptr %7, align 8, !dbg !12929, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12929
  %10 = load i64, ptr %9, align 8, !dbg !12929, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12929
  ret i1 %11, !dbg !12931
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fe7050a7105814eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12932 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12938, metadata !DIExpression()), !dbg !12940
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12939, metadata !DIExpression()), !dbg !12940
  %0 = load i8, ptr %self, align 1, !dbg !12940, !range !1598, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !12940
  %_4 = zext i1 %1 to i64, !dbg !12940
  %2 = icmp eq i64 %_4, 0, !dbg !12940
  br i1 %2, label %bb3, label %bb1, !dbg !12940

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12940
  store ptr @alloc_3de384e53ff21f4a8290346be365f528, ptr %3, align 8, !dbg !12940
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12940
  store i64 16, ptr %4, align 8, !dbg !12940
  br label %bb4, !dbg !12941

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12940
  store ptr @alloc_02149e87e9f1f957a8fc6ac204c09843, ptr %5, align 8, !dbg !12940
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12940
  store i64 21, ptr %6, align 8, !dbg !12940
  br label %bb4, !dbg !12941

bb2:                                              ; No predecessors!
  unreachable, !dbg !12940

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12940
  %8 = load ptr, ptr %7, align 8, !dbg !12940, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12940
  %10 = load i64, ptr %9, align 8, !dbg !12940, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12940
  ret i1 %11, !dbg !12942
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h5790eeabae38d2e0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12943 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12948, metadata !DIExpression()), !dbg !12950
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12949, metadata !DIExpression()), !dbg !12950
  store ptr %self, ptr %_7, align 8, !dbg !12951
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h0c86de4a050deafeE(ptr align 8 %f, ptr align 1 @alloc_1025dbf62f7527cbef2cebe994e70e6d, i64 15, ptr align 1 @alloc_1b49e3d41ebccbfcd0be63976b649f2c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !12950
  ret i1 %0, !dbg !12952
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hed578f2d735a3b0aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12953 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12958, metadata !DIExpression()), !dbg !12960
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12959, metadata !DIExpression()), !dbg !12960
  store ptr %self, ptr %_7, align 8, !dbg !12961
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h0c86de4a050deafeE(ptr align 8 %f, ptr align 1 @alloc_1052c51d001333051e39abdd942a28d6, i64 10, ptr align 1 @alloc_5c24dcabba26f117430495f027597a35, i64 6, ptr align 1 %_7, ptr align 8 @vtable.3) #8, !dbg !12960
  ret i1 %0, !dbg !12962
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h73ee6b1529977ab0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12963 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12968, metadata !DIExpression()), !dbg !12970
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12969, metadata !DIExpression()), !dbg !12970
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !12971
  store ptr %0, ptr %_10, align 8, !dbg !12971
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8 %f, ptr align 1 @alloc_5fd43456ca8313783697e89d5053f179, i64 18, ptr align 1 @alloc_b6a172dc844967881ee06e6f4f848c7a, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_0884a76512fe09c86a1ce1c7e3b0589d, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !12970
  ret i1 %1, !dbg !12972
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h20e791b7033b70e1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12973 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12976, metadata !DIExpression()), !dbg !12978
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12977, metadata !DIExpression()), !dbg !12978
  %0 = load i8, ptr %self, align 1, !dbg !12978, !range !1598, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !12978
  %_4 = zext i1 %1 to i64, !dbg !12978
  %2 = icmp eq i64 %_4, 0, !dbg !12978
  br i1 %2, label %bb3, label %bb1, !dbg !12978

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12978
  store ptr @alloc_9727fee66f46be27a16b98f44d9f5d46, ptr %3, align 8, !dbg !12978
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12978
  store i64 12, ptr %4, align 8, !dbg !12978
  br label %bb4, !dbg !12979

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12978
  store ptr @alloc_2cbb9e6952ecd73d24a01a9ba871eb6f, ptr %5, align 8, !dbg !12978
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12978
  store i64 9, ptr %6, align 8, !dbg !12978
  br label %bb4, !dbg !12979

bb2:                                              ; No predecessors!
  unreachable, !dbg !12978

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12978
  %8 = load ptr, ptr %7, align 8, !dbg !12978, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12978
  %10 = load i64, ptr %9, align 8, !dbg !12978, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12978
  ret i1 %11, !dbg !12980
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h3dd9c5ea06cb8042E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12981 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12987, metadata !DIExpression()), !dbg !12995
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12988, metadata !DIExpression()), !dbg !12995
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !12992, metadata !DIExpression()), !dbg !12996
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12993, metadata !DIExpression()), !dbg !12997
  %1 = load i64, ptr %self, align 8, !dbg !12995, !range !12998, !noundef !19
  %2 = icmp uge i64 %1, 3, !dbg !12995
  %3 = add i64 %1, -2, !dbg !12995
  %_3 = select i1 %2, i64 %3, i64 0, !dbg !12995
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12995

bb2:                                              ; preds = %start
  unreachable, !dbg !12995

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !12999
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12989, metadata !DIExpression()), !dbg !13000
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13001
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13001
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !12991, metadata !DIExpression()), !dbg !13002
  %4 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13003
  store ptr %4, ptr %__self_2, align 8, !dbg !13003
; call core::fmt::Formatter::debug_struct_field3_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h5272c459d10a4cc6E(ptr align 8 %f, ptr align 1 @alloc_b1e26175b08adf2d258772bd82be416f, i64 6, ptr align 1 @alloc_ba7bab33a76e0e447c835893187e5369, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_5c24dcabba26f117430495f027597a35, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_1d4b0c5fd01ee89daeb613dbbc4e6407, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13004
  %6 = zext i1 %5 to i8, !dbg !13004
  store i8 %6, ptr %0, align 1, !dbg !13004
  br label %bb5, !dbg !13004

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_36f05cc196f64412d178b425670de6a0, i64 9) #8, !dbg !12995
  %8 = zext i1 %7 to i8, !dbg !12995
  store i8 %8, ptr %0, align 1, !dbg !12995
  br label %bb5, !dbg !12995

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13005
  store ptr %9, ptr %__self_0, align 8, !dbg !13005
; call core::fmt::Formatter::debug_tuple_field1_finish
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_3a1402b4150001865fa380f1aa3c112e, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13006
  %11 = zext i1 %10 to i8, !dbg !13006
  store i8 %11, ptr %0, align 1, !dbg !13006
  br label %bb5, !dbg !13006

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !13007, !range !1598, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !13007
  ret i1 %13, !dbg !13007
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hec46e8b357b3a070E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13008 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13013, metadata !DIExpression()), !dbg !13021
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13014, metadata !DIExpression()), !dbg !13021
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13015, metadata !DIExpression()), !dbg !13022
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13017, metadata !DIExpression()), !dbg !13023
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13019, metadata !DIExpression()), !dbg !13024
  %_3 = load i64, ptr %self, align 8, !dbg !13021, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13021

bb2:                                              ; preds = %start
  unreachable, !dbg !13021

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13025
  store ptr %1, ptr %__self_0, align 8, !dbg !13025
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_c8d4ca52fe2eb11b159b9f7f4fe5aba3, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13026
  %3 = zext i1 %2 to i8, !dbg !13026
  store i8 %3, ptr %0, align 1, !dbg !13026
  br label %bb5, !dbg !13026

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13027
  store ptr %4, ptr %__self_01, align 8, !dbg !13027
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_98c24956ab8b90da0d4dc8afc68c8c7b, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13028
  %6 = zext i1 %5 to i8, !dbg !13028
  store i8 %6, ptr %0, align 1, !dbg !13028
  br label %bb5, !dbg !13028

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13029
  store ptr %7, ptr %__self_02, align 8, !dbg !13029
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_9f508267b07e42ec0ab332c164d40b3a, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13030
  %9 = zext i1 %8 to i8, !dbg !13030
  store i8 %9, ptr %0, align 1, !dbg !13030
  br label %bb5, !dbg !13030

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13031, !range !1598, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !13031
  ret i1 %11, !dbg !13031
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17hb2faf3b64a14c27dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13038, metadata !DIExpression()), !dbg !13040
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13039, metadata !DIExpression()), !dbg !13040
  store ptr %self, ptr %_6, align 8, !dbg !13041
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_cbf285180bf00b88d95b049f5ad2af5a, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13040
  ret i1 %0, !dbg !13042
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b9ac4a0b758645aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13043 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13049, metadata !DIExpression()), !dbg !13053
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13050, metadata !DIExpression()), !dbg !13053
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13051, metadata !DIExpression()), !dbg !13054
  %_3 = load i64, ptr %self, align 8, !dbg !13053, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13053

bb2:                                              ; preds = %start
  unreachable, !dbg !13053

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_caa3fc9ad644fabbfdc368d51f7046ca, i64 19) #8, !dbg !13053
  %2 = zext i1 %1 to i8, !dbg !13053
  store i8 %2, ptr %0, align 1, !dbg !13053
  br label %bb5, !dbg !13053

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e624a73687cbfc9cb78a32571dd91636, i64 13) #8, !dbg !13053
  %4 = zext i1 %3 to i8, !dbg !13053
  store i8 %4, ptr %0, align 1, !dbg !13053
  br label %bb5, !dbg !13053

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13055
  store ptr %5, ptr %__self_0, align 8, !dbg !13055
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_3a1402b4150001865fa380f1aa3c112e, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13056
  %7 = zext i1 %6 to i8, !dbg !13056
  store i8 %7, ptr %0, align 1, !dbg !13056
  br label %bb5, !dbg !13056

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13057, !range !1598, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13057
  ret i1 %9, !dbg !13057
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h878bc995b21244b2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13058 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13064, metadata !DIExpression()), !dbg !13066
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13065, metadata !DIExpression()), !dbg !13066
  %0 = load i8, ptr %self, align 1, !dbg !13066, !range !1598, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13066
  %_4 = zext i1 %1 to i64, !dbg !13066
  %2 = icmp eq i64 %_4, 0, !dbg !13066
  br i1 %2, label %bb3, label %bb1, !dbg !13066

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13066
  store ptr @alloc_e624a73687cbfc9cb78a32571dd91636, ptr %3, align 8, !dbg !13066
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13066
  store i64 13, ptr %4, align 8, !dbg !13066
  br label %bb4, !dbg !13067

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13066
  store ptr @alloc_caa3fc9ad644fabbfdc368d51f7046ca, ptr %5, align 8, !dbg !13066
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13066
  store i64 19, ptr %6, align 8, !dbg !13066
  br label %bb4, !dbg !13067

bb2:                                              ; No predecessors!
  unreachable, !dbg !13066

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13066
  %8 = load ptr, ptr %7, align 8, !dbg !13066, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13066
  %10 = load i64, ptr %9, align 8, !dbg !13066, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13066
  ret i1 %11, !dbg !13068
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7364c0efa344763aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13069 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13075, metadata !DIExpression()), !dbg !13079
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13076, metadata !DIExpression()), !dbg !13079
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13077, metadata !DIExpression()), !dbg !13080
  %_3 = load i64, ptr %self, align 8, !dbg !13079, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13079

bb2:                                              ; preds = %start
  unreachable, !dbg !13079

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_e624a73687cbfc9cb78a32571dd91636, i64 13) #8, !dbg !13079
  %2 = zext i1 %1 to i8, !dbg !13079
  store i8 %2, ptr %0, align 1, !dbg !13079
  br label %bb5, !dbg !13079

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_caa3fc9ad644fabbfdc368d51f7046ca, i64 19) #8, !dbg !13079
  %4 = zext i1 %3 to i8, !dbg !13079
  store i8 %4, ptr %0, align 1, !dbg !13079
  br label %bb5, !dbg !13079

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13081
  store ptr %5, ptr %__self_0, align 8, !dbg !13081
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_3a1402b4150001865fa380f1aa3c112e, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13082
  %7 = zext i1 %6 to i8, !dbg !13082
  store i8 %7, ptr %0, align 1, !dbg !13082
  br label %bb5, !dbg !13082

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13083, !range !1598, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13083
  ret i1 %9, !dbg !13083
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hc256c787948ff735E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13084 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13090, metadata !DIExpression()), !dbg !13092
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13091, metadata !DIExpression()), !dbg !13092
  unreachable, !dbg !13092
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h57c209a2195d9a3fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13093 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13099, metadata !DIExpression()), !dbg !13101
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13100, metadata !DIExpression()), !dbg !13101
  unreachable, !dbg !13101
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7fcb980066dcb58E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13102 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13108, metadata !DIExpression()), !dbg !13110
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13109, metadata !DIExpression()), !dbg !13110
  unreachable, !dbg !13110
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hbf551ae833a055e7E"(i64 %0) unnamed_addr #0 !dbg !13111 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13115, metadata !DIExpression()), !dbg !13116
  %2 = load i64, ptr %self, align 8, !dbg !13117, !noundef !19
  ret i64 %2, !dbg !13118
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1c37ef70b73379bE"(i64 %0) unnamed_addr #0 !dbg !13119 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13123, metadata !DIExpression()), !dbg !13124
  %2 = load i64, ptr %self, align 8, !dbg !13125, !noundef !19
  ret i64 %2, !dbg !13126
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %0) unnamed_addr #0 !dbg !13127 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13131, metadata !DIExpression()), !dbg !13132
  %2 = load i64, ptr %self, align 8, !dbg !13133, !noundef !19
  ret i64 %2, !dbg !13134
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E"(i64 %0) unnamed_addr #0 !dbg !13135 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13139, metadata !DIExpression()), !dbg !13140
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13141
  %3 = load i64, ptr %1, align 8, !dbg !13141
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1c37ef70b73379bE"(i64 %3) #8, !dbg !13141
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E(i64 %_2) #8, !dbg !13141
  ret i16 %4, !dbg !13142
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E"(i64 %0) unnamed_addr #0 !dbg !13143 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13145, metadata !DIExpression()), !dbg !13146
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13147
  %3 = load i64, ptr %1, align 8, !dbg !13147
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %3) #8, !dbg !13147
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E(i64 %_2) #8, !dbg !13147
  ret i16 %4, !dbg !13148
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E"(i64 %0) unnamed_addr #0 !dbg !13149 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13153, metadata !DIExpression()), !dbg !13154
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13155
  %3 = load i64, ptr %1, align 8, !dbg !13155
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hbf551ae833a055e7E"(i64 %3) #8, !dbg !13155
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E(i64 %_2) #8, !dbg !13155
  ret i16 %4, !dbg !13156
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE"(i64 %0) unnamed_addr #0 !dbg !13157 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13159, metadata !DIExpression()), !dbg !13160
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13161
  %3 = load i64, ptr %1, align 8, !dbg !13161
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %3) #8, !dbg !13161
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %_2) #8, !dbg !13161
  ret i16 %4, !dbg !13162
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E"(i64 %0) unnamed_addr #0 !dbg !13163 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13165, metadata !DIExpression()), !dbg !13166
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13167
  %3 = load i64, ptr %1, align 8, !dbg !13167
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1c37ef70b73379bE"(i64 %3) #8, !dbg !13167
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %_2) #8, !dbg !13167
  ret i16 %4, !dbg !13168
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE"(i64 %0) unnamed_addr #0 !dbg !13169 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13171, metadata !DIExpression()), !dbg !13172
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13173
  %3 = load i64, ptr %1, align 8, !dbg !13173
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hbf551ae833a055e7E"(i64 %3) #8, !dbg !13173
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE(i64 %_2) #8, !dbg !13173
  ret i16 %4, !dbg !13174
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E"(i64 %0) unnamed_addr #0 !dbg !13175 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13177, metadata !DIExpression()), !dbg !13178
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13179
  %3 = load i64, ptr %1, align 8, !dbg !13179
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE"(i64 %3) #8, !dbg !13179
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE(i64 %_2) #8, !dbg !13179
  ret i16 %4, !dbg !13180
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE"(i64 %0) unnamed_addr #0 !dbg !13181 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13183, metadata !DIExpression()), !dbg !13184
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13185
  %3 = load i64, ptr %1, align 8, !dbg !13185
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hbf551ae833a055e7E"(i64 %3) #8, !dbg !13185
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE(i64 %_2) #8, !dbg !13185
  ret i16 %4, !dbg !13186
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17ha753066d96b1babaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13187 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13190, metadata !DIExpression()), !dbg !13192
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13191, metadata !DIExpression()), !dbg !13192
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_9fb309ccf3daf0002b5937bba6be3151, i64 17) #8, !dbg !13192
  ret i1 %0, !dbg !13193
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hca9c4ba7b8ef3435E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13194 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13200, metadata !DIExpression()), !dbg !13202
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13201, metadata !DIExpression()), !dbg !13202
  %0 = load i8, ptr %self, align 1, !dbg !13202, !range !1598, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13202
  %_4 = zext i1 %1 to i64, !dbg !13202
  %2 = icmp eq i64 %_4, 0, !dbg !13202
  br i1 %2, label %bb3, label %bb1, !dbg !13202

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13202
  store ptr @alloc_64946f786503440854d0d228e75f8d34, ptr %3, align 8, !dbg !13202
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13202
  store i64 15, ptr %4, align 8, !dbg !13202
  br label %bb4, !dbg !13203

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13202
  store ptr @alloc_e23002debe80833afe67a99a0a8f1241, ptr %5, align 8, !dbg !13202
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13202
  store i64 9, ptr %6, align 8, !dbg !13202
  br label %bb4, !dbg !13203

bb2:                                              ; No predecessors!
  unreachable, !dbg !13202

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13202
  %8 = load ptr, ptr %7, align 8, !dbg !13202, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13202
  %10 = load i64, ptr %9, align 8, !dbg !13202, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13202
  ret i1 %11, !dbg !13204
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h442e584e33eb23faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13205 {
start:
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_442 = alloca i8, align 1
  %_434 = alloca i8, align 1
  %_427 = alloca i8, align 1
  %_420 = alloca i8, align 1
  %_417 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_405 = alloca i8, align 1
  %_398 = alloca i8, align 1
  %_388 = alloca i8, align 1
  %_381 = alloca i8, align 1
  %_371 = alloca i8, align 1
  %_364 = alloca i8, align 1
  %_354 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_337 = alloca i8, align 1
  %_330 = alloca i8, align 1
  %_320 = alloca i8, align 1
  %_313 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13210, metadata !DIExpression()), !dbg !13424
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13211, metadata !DIExpression()), !dbg !13425
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13212, metadata !DIExpression()), !dbg !13426
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13214, metadata !DIExpression()), !dbg !13427
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13216, metadata !DIExpression()), !dbg !13428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13218, metadata !DIExpression()), !dbg !13429
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13220, metadata !DIExpression()), !dbg !13430
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13222, metadata !DIExpression()), !dbg !13431
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13224, metadata !DIExpression()), !dbg !13432
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13226, metadata !DIExpression()), !dbg !13433
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13228, metadata !DIExpression()), !dbg !13434
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13230, metadata !DIExpression()), !dbg !13435
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13232, metadata !DIExpression()), !dbg !13436
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13234, metadata !DIExpression()), !dbg !13437
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13236, metadata !DIExpression()), !dbg !13438
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13238, metadata !DIExpression()), !dbg !13439
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13240, metadata !DIExpression()), !dbg !13440
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13242, metadata !DIExpression()), !dbg !13441
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13244, metadata !DIExpression()), !dbg !13442
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13246, metadata !DIExpression()), !dbg !13443
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13248, metadata !DIExpression()), !dbg !13444
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13250, metadata !DIExpression()), !dbg !13445
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13252, metadata !DIExpression()), !dbg !13446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13254, metadata !DIExpression()), !dbg !13447
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13256, metadata !DIExpression()), !dbg !13448
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13258, metadata !DIExpression()), !dbg !13449
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13260, metadata !DIExpression()), !dbg !13450
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13262, metadata !DIExpression()), !dbg !13451
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13264, metadata !DIExpression()), !dbg !13452
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13266, metadata !DIExpression()), !dbg !13453
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13268, metadata !DIExpression()), !dbg !13454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13270, metadata !DIExpression()), !dbg !13455
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13272, metadata !DIExpression()), !dbg !13456
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13274, metadata !DIExpression()), !dbg !13457
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13276, metadata !DIExpression()), !dbg !13458
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13278, metadata !DIExpression()), !dbg !13459
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13280, metadata !DIExpression()), !dbg !13460
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13282, metadata !DIExpression()), !dbg !13461
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13284, metadata !DIExpression()), !dbg !13462
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13286, metadata !DIExpression()), !dbg !13463
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13288, metadata !DIExpression()), !dbg !13464
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13290, metadata !DIExpression()), !dbg !13465
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13292, metadata !DIExpression()), !dbg !13466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13294, metadata !DIExpression()), !dbg !13467
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13296, metadata !DIExpression()), !dbg !13468
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13298, metadata !DIExpression()), !dbg !13469
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13300, metadata !DIExpression()), !dbg !13470
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13302, metadata !DIExpression()), !dbg !13471
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13304, metadata !DIExpression()), !dbg !13472
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13306, metadata !DIExpression()), !dbg !13473
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13308, metadata !DIExpression()), !dbg !13474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13310, metadata !DIExpression()), !dbg !13475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13312, metadata !DIExpression()), !dbg !13476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13314, metadata !DIExpression()), !dbg !13477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13316, metadata !DIExpression()), !dbg !13478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13318, metadata !DIExpression()), !dbg !13479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13320, metadata !DIExpression()), !dbg !13480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13322, metadata !DIExpression()), !dbg !13481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13324, metadata !DIExpression()), !dbg !13482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13326, metadata !DIExpression()), !dbg !13483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13328, metadata !DIExpression()), !dbg !13484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13330, metadata !DIExpression()), !dbg !13485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13332, metadata !DIExpression()), !dbg !13486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13334, metadata !DIExpression()), !dbg !13487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13336, metadata !DIExpression()), !dbg !13488
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13338, metadata !DIExpression()), !dbg !13489
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13340, metadata !DIExpression()), !dbg !13490
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13342, metadata !DIExpression()), !dbg !13491
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13344, metadata !DIExpression()), !dbg !13492
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13346, metadata !DIExpression()), !dbg !13493
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13348, metadata !DIExpression()), !dbg !13494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13350, metadata !DIExpression()), !dbg !13495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13352, metadata !DIExpression()), !dbg !13496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13354, metadata !DIExpression()), !dbg !13497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13356, metadata !DIExpression()), !dbg !13498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13358, metadata !DIExpression()), !dbg !13499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13360, metadata !DIExpression()), !dbg !13500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13362, metadata !DIExpression()), !dbg !13501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13364, metadata !DIExpression()), !dbg !13502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13366, metadata !DIExpression()), !dbg !13503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13368, metadata !DIExpression()), !dbg !13504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13370, metadata !DIExpression()), !dbg !13505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13372, metadata !DIExpression()), !dbg !13506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13374, metadata !DIExpression()), !dbg !13507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13376, metadata !DIExpression()), !dbg !13508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13378, metadata !DIExpression()), !dbg !13509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13380, metadata !DIExpression()), !dbg !13510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13382, metadata !DIExpression()), !dbg !13511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13384, metadata !DIExpression()), !dbg !13512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13386, metadata !DIExpression()), !dbg !13513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13388, metadata !DIExpression()), !dbg !13514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13390, metadata !DIExpression()), !dbg !13515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13392, metadata !DIExpression()), !dbg !13516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13394, metadata !DIExpression()), !dbg !13517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13396, metadata !DIExpression()), !dbg !13518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13398, metadata !DIExpression()), !dbg !13519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13400, metadata !DIExpression()), !dbg !13520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13402, metadata !DIExpression()), !dbg !13521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13404, metadata !DIExpression()), !dbg !13522
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13406, metadata !DIExpression()), !dbg !13523
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13408, metadata !DIExpression()), !dbg !13524
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13410, metadata !DIExpression()), !dbg !13525
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13412, metadata !DIExpression()), !dbg !13526
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13414, metadata !DIExpression()), !dbg !13527
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13416, metadata !DIExpression()), !dbg !13528
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13418, metadata !DIExpression()), !dbg !13529
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13420, metadata !DIExpression()), !dbg !13530
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13422, metadata !DIExpression()), !dbg !13531
  store i8 1, ptr %first, align 1, !dbg !13532
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hf5433940dfe56fb4E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_4, label %bb2, label %bb13, !dbg !13533

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_21 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h515cad188e86317aE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_21, label %bb15, label %bb26, !dbg !13533

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !13534
  %_5 = xor i1 %_6, true, !dbg !13535
  br i1 %_5, label %bb3, label %bb8, !dbg !13535

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c38611a9a767dcf0a9e2eaad5323b392, i64 7) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_15) #8, !dbg !13537
  %3 = zext i1 %2 to i8, !dbg !13537
  store i8 %3, ptr %_14, align 1, !dbg !13537
  %4 = load i8, ptr %_14, align 1, !dbg !13537, !range !1598, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !13537
  %_17 = zext i1 %5 to i64, !dbg !13537
  %6 = icmp eq i64 %_17, 0, !dbg !13537
  br i1 %6, label %bb13, label %bb12, !dbg !13537

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_8) #8, !dbg !13538
  %8 = zext i1 %7 to i8, !dbg !13538
  store i8 %8, ptr %_7, align 1, !dbg !13538
  %9 = load i8, ptr %_7, align 1, !dbg !13538, !range !1598, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !13538
  %_10 = zext i1 %10 to i64, !dbg !13538
  %11 = icmp eq i64 %_10, 0, !dbg !13538
  br i1 %11, label %bb8, label %bb7, !dbg !13538

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13539
  %13 = zext i1 %12 to i8, !dbg !13539
  store i8 %13, ptr %0, align 1, !dbg !13539
  br label %bb338, !dbg !13539

bb6:                                              ; No predecessors!
  unreachable, !dbg !13538

bb338:                                            ; preds = %bb337, %bb336, %bb330, %bb326, %bb320, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13540, !range !1598, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !13540
  ret i1 %15, !dbg !13540

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13541
  %17 = zext i1 %16 to i8, !dbg !13541
  store i8 %17, ptr %0, align 1, !dbg !13541
  br label %bb338, !dbg !13541

bb11:                                             ; No predecessors!
  unreachable, !dbg !13537

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_38 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hb004c4fa4f5cf32cE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_38, label %bb28, label %bb39, !dbg !13533

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_23 = trunc i8 %18 to i1, !dbg !13534
  %_22 = xor i1 %_23, true, !dbg !13535
  br i1 %_22, label %bb16, label %bb21, !dbg !13535

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_af87ff7b085ddfe510990eb6b13eca55, i64 8) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_32) #8, !dbg !13537
  %20 = zext i1 %19 to i8, !dbg !13537
  store i8 %20, ptr %_31, align 1, !dbg !13537
  %21 = load i8, ptr %_31, align 1, !dbg !13537, !range !1598, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !13537
  %_34 = zext i1 %22 to i64, !dbg !13537
  %23 = icmp eq i64 %_34, 0, !dbg !13537
  br i1 %23, label %bb26, label %bb25, !dbg !13537

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_25) #8, !dbg !13538
  %25 = zext i1 %24 to i8, !dbg !13538
  store i8 %25, ptr %_24, align 1, !dbg !13538
  %26 = load i8, ptr %_24, align 1, !dbg !13538, !range !1598, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !13538
  %_27 = zext i1 %27 to i64, !dbg !13538
  %28 = icmp eq i64 %_27, 0, !dbg !13538
  br i1 %28, label %bb21, label %bb20, !dbg !13538

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13542
  %30 = zext i1 %29 to i8, !dbg !13542
  store i8 %30, ptr %0, align 1, !dbg !13542
  br label %bb338, !dbg !13542

bb19:                                             ; No predecessors!
  unreachable, !dbg !13538

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13543
  %32 = zext i1 %31 to i8, !dbg !13543
  store i8 %32, ptr %0, align 1, !dbg !13543
  br label %bb338, !dbg !13543

bb24:                                             ; No predecessors!
  unreachable, !dbg !13537

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_55 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hff04351801624324E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_55, label %bb41, label %bb52, !dbg !13533

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_40 = trunc i8 %33 to i1, !dbg !13534
  %_39 = xor i1 %_40, true, !dbg !13535
  br i1 %_39, label %bb29, label %bb34, !dbg !13535

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2c6377708e9c961841d8a0aa9bcf51d3, i64 15) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_49) #8, !dbg !13537
  %35 = zext i1 %34 to i8, !dbg !13537
  store i8 %35, ptr %_48, align 1, !dbg !13537
  %36 = load i8, ptr %_48, align 1, !dbg !13537, !range !1598, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !13537
  %_51 = zext i1 %37 to i64, !dbg !13537
  %38 = icmp eq i64 %_51, 0, !dbg !13537
  br i1 %38, label %bb39, label %bb38, !dbg !13537

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_42) #8, !dbg !13538
  %40 = zext i1 %39 to i8, !dbg !13538
  store i8 %40, ptr %_41, align 1, !dbg !13538
  %41 = load i8, ptr %_41, align 1, !dbg !13538, !range !1598, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !13538
  %_44 = zext i1 %42 to i64, !dbg !13538
  %43 = icmp eq i64 %_44, 0, !dbg !13538
  br i1 %43, label %bb34, label %bb33, !dbg !13538

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13544
  %45 = zext i1 %44 to i8, !dbg !13544
  store i8 %45, ptr %0, align 1, !dbg !13544
  br label %bb338, !dbg !13544

bb32:                                             ; No predecessors!
  unreachable, !dbg !13538

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13545
  %47 = zext i1 %46 to i8, !dbg !13545
  store i8 %47, ptr %0, align 1, !dbg !13545
  br label %bb338, !dbg !13545

bb37:                                             ; No predecessors!
  unreachable, !dbg !13537

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_72 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h611d1a655932bedaE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_72, label %bb54, label %bb65, !dbg !13533

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_57 = trunc i8 %48 to i1, !dbg !13534
  %_56 = xor i1 %_57, true, !dbg !13535
  br i1 %_56, label %bb42, label %bb47, !dbg !13535

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_154fb580603c40c41dc41e17b96829fa, i64 13) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_66) #8, !dbg !13537
  %50 = zext i1 %49 to i8, !dbg !13537
  store i8 %50, ptr %_65, align 1, !dbg !13537
  %51 = load i8, ptr %_65, align 1, !dbg !13537, !range !1598, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !13537
  %_68 = zext i1 %52 to i64, !dbg !13537
  %53 = icmp eq i64 %_68, 0, !dbg !13537
  br i1 %53, label %bb52, label %bb51, !dbg !13537

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_59) #8, !dbg !13538
  %55 = zext i1 %54 to i8, !dbg !13538
  store i8 %55, ptr %_58, align 1, !dbg !13538
  %56 = load i8, ptr %_58, align 1, !dbg !13538, !range !1598, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !13538
  %_61 = zext i1 %57 to i64, !dbg !13538
  %58 = icmp eq i64 %_61, 0, !dbg !13538
  br i1 %58, label %bb47, label %bb46, !dbg !13538

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13546
  %60 = zext i1 %59 to i8, !dbg !13546
  store i8 %60, ptr %0, align 1, !dbg !13546
  br label %bb338, !dbg !13546

bb45:                                             ; No predecessors!
  unreachable, !dbg !13538

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13547
  %62 = zext i1 %61 to i8, !dbg !13547
  store i8 %62, ptr %0, align 1, !dbg !13547
  br label %bb338, !dbg !13547

bb50:                                             ; No predecessors!
  unreachable, !dbg !13537

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_89 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hfc9dc6fe96d1261aE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_89, label %bb67, label %bb78, !dbg !13533

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_74 = trunc i8 %63 to i1, !dbg !13534
  %_73 = xor i1 %_74, true, !dbg !13535
  br i1 %_73, label %bb55, label %bb60, !dbg !13535

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c8ab9d1d9831d9dfef81e95680e12fb5, i64 8) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_83) #8, !dbg !13537
  %65 = zext i1 %64 to i8, !dbg !13537
  store i8 %65, ptr %_82, align 1, !dbg !13537
  %66 = load i8, ptr %_82, align 1, !dbg !13537, !range !1598, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !13537
  %_85 = zext i1 %67 to i64, !dbg !13537
  %68 = icmp eq i64 %_85, 0, !dbg !13537
  br i1 %68, label %bb65, label %bb64, !dbg !13537

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_76) #8, !dbg !13538
  %70 = zext i1 %69 to i8, !dbg !13538
  store i8 %70, ptr %_75, align 1, !dbg !13538
  %71 = load i8, ptr %_75, align 1, !dbg !13538, !range !1598, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !13538
  %_78 = zext i1 %72 to i64, !dbg !13538
  %73 = icmp eq i64 %_78, 0, !dbg !13538
  br i1 %73, label %bb60, label %bb59, !dbg !13538

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13548
  %75 = zext i1 %74 to i8, !dbg !13548
  store i8 %75, ptr %0, align 1, !dbg !13548
  br label %bb338, !dbg !13548

bb58:                                             ; No predecessors!
  unreachable, !dbg !13538

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13549
  %77 = zext i1 %76 to i8, !dbg !13549
  store i8 %77, ptr %0, align 1, !dbg !13549
  br label %bb338, !dbg !13549

bb63:                                             ; No predecessors!
  unreachable, !dbg !13537

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_106 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8f303c4df809b8aaE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_106, label %bb80, label %bb91, !dbg !13533

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_91 = trunc i8 %78 to i1, !dbg !13534
  %_90 = xor i1 %_91, true, !dbg !13535
  br i1 %_90, label %bb68, label %bb73, !dbg !13535

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_34ab763ee84de048ec6cc1ba94a9afcb, i64 8) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_100) #8, !dbg !13537
  %80 = zext i1 %79 to i8, !dbg !13537
  store i8 %80, ptr %_99, align 1, !dbg !13537
  %81 = load i8, ptr %_99, align 1, !dbg !13537, !range !1598, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !13537
  %_102 = zext i1 %82 to i64, !dbg !13537
  %83 = icmp eq i64 %_102, 0, !dbg !13537
  br i1 %83, label %bb78, label %bb77, !dbg !13537

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_93) #8, !dbg !13538
  %85 = zext i1 %84 to i8, !dbg !13538
  store i8 %85, ptr %_92, align 1, !dbg !13538
  %86 = load i8, ptr %_92, align 1, !dbg !13538, !range !1598, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !13538
  %_95 = zext i1 %87 to i64, !dbg !13538
  %88 = icmp eq i64 %_95, 0, !dbg !13538
  br i1 %88, label %bb73, label %bb72, !dbg !13538

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13550
  %90 = zext i1 %89 to i8, !dbg !13550
  store i8 %90, ptr %0, align 1, !dbg !13550
  br label %bb338, !dbg !13550

bb71:                                             ; No predecessors!
  unreachable, !dbg !13538

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13551
  %92 = zext i1 %91 to i8, !dbg !13551
  store i8 %92, ptr %0, align 1, !dbg !13551
  br label %bb338, !dbg !13551

bb76:                                             ; No predecessors!
  unreachable, !dbg !13537

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_123 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h03f0d8b62baafc22E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_123, label %bb93, label %bb104, !dbg !13533

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_108 = trunc i8 %93 to i1, !dbg !13534
  %_107 = xor i1 %_108, true, !dbg !13535
  br i1 %_107, label %bb81, label %bb86, !dbg !13535

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_6a341066d388a8bbb62b98c5888a1de2, i64 5) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_117) #8, !dbg !13537
  %95 = zext i1 %94 to i8, !dbg !13537
  store i8 %95, ptr %_116, align 1, !dbg !13537
  %96 = load i8, ptr %_116, align 1, !dbg !13537, !range !1598, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !13537
  %_119 = zext i1 %97 to i64, !dbg !13537
  %98 = icmp eq i64 %_119, 0, !dbg !13537
  br i1 %98, label %bb91, label %bb90, !dbg !13537

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_110) #8, !dbg !13538
  %100 = zext i1 %99 to i8, !dbg !13538
  store i8 %100, ptr %_109, align 1, !dbg !13538
  %101 = load i8, ptr %_109, align 1, !dbg !13538, !range !1598, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !13538
  %_112 = zext i1 %102 to i64, !dbg !13538
  %103 = icmp eq i64 %_112, 0, !dbg !13538
  br i1 %103, label %bb86, label %bb85, !dbg !13538

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13552
  %105 = zext i1 %104 to i8, !dbg !13552
  store i8 %105, ptr %0, align 1, !dbg !13552
  br label %bb338, !dbg !13552

bb84:                                             ; No predecessors!
  unreachable, !dbg !13538

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13553
  %107 = zext i1 %106 to i8, !dbg !13553
  store i8 %107, ptr %0, align 1, !dbg !13553
  br label %bb338, !dbg !13553

bb89:                                             ; No predecessors!
  unreachable, !dbg !13537

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_140 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17hc84c9d57f33df549E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_140, label %bb106, label %bb117, !dbg !13533

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_125 = trunc i8 %108 to i1, !dbg !13534
  %_124 = xor i1 %_125, true, !dbg !13535
  br i1 %_124, label %bb94, label %bb99, !dbg !13535

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a8ba132593b98e42b37ecb18c975fa49, i64 9) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_134) #8, !dbg !13537
  %110 = zext i1 %109 to i8, !dbg !13537
  store i8 %110, ptr %_133, align 1, !dbg !13537
  %111 = load i8, ptr %_133, align 1, !dbg !13537, !range !1598, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !13537
  %_136 = zext i1 %112 to i64, !dbg !13537
  %113 = icmp eq i64 %_136, 0, !dbg !13537
  br i1 %113, label %bb104, label %bb103, !dbg !13537

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_127) #8, !dbg !13538
  %115 = zext i1 %114 to i8, !dbg !13538
  store i8 %115, ptr %_126, align 1, !dbg !13538
  %116 = load i8, ptr %_126, align 1, !dbg !13538, !range !1598, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !13538
  %_129 = zext i1 %117 to i64, !dbg !13538
  %118 = icmp eq i64 %_129, 0, !dbg !13538
  br i1 %118, label %bb99, label %bb98, !dbg !13538

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13554
  %120 = zext i1 %119 to i8, !dbg !13554
  store i8 %120, ptr %0, align 1, !dbg !13554
  br label %bb338, !dbg !13554

bb97:                                             ; No predecessors!
  unreachable, !dbg !13538

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13555
  %122 = zext i1 %121 to i8, !dbg !13555
  store i8 %122, ptr %0, align 1, !dbg !13555
  br label %bb338, !dbg !13555

bb102:                                            ; No predecessors!
  unreachable, !dbg !13537

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_157 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917hf62d0b29e49fed78E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_157, label %bb119, label %bb130, !dbg !13533

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_142 = trunc i8 %123 to i1, !dbg !13534
  %_141 = xor i1 %_142, true, !dbg !13535
  br i1 %_141, label %bb107, label %bb112, !dbg !13535

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_1bd3282b642e193bf0cd537460f68683, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_151) #8, !dbg !13537
  %125 = zext i1 %124 to i8, !dbg !13537
  store i8 %125, ptr %_150, align 1, !dbg !13537
  %126 = load i8, ptr %_150, align 1, !dbg !13537, !range !1598, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !13537
  %_153 = zext i1 %127 to i64, !dbg !13537
  %128 = icmp eq i64 %_153, 0, !dbg !13537
  br i1 %128, label %bb117, label %bb116, !dbg !13537

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_144) #8, !dbg !13538
  %130 = zext i1 %129 to i8, !dbg !13538
  store i8 %130, ptr %_143, align 1, !dbg !13538
  %131 = load i8, ptr %_143, align 1, !dbg !13538, !range !1598, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !13538
  %_146 = zext i1 %132 to i64, !dbg !13538
  %133 = icmp eq i64 %_146, 0, !dbg !13538
  br i1 %133, label %bb112, label %bb111, !dbg !13538

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13556
  %135 = zext i1 %134 to i8, !dbg !13556
  store i8 %135, ptr %0, align 1, !dbg !13556
  br label %bb338, !dbg !13556

bb110:                                            ; No predecessors!
  unreachable, !dbg !13538

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13557
  %137 = zext i1 %136 to i8, !dbg !13557
  store i8 %137, ptr %0, align 1, !dbg !13557
  br label %bb338, !dbg !13557

bb115:                                            ; No predecessors!
  unreachable, !dbg !13537

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_174 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h81797fc0ac0c875bE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_174, label %bb132, label %bb143, !dbg !13533

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_159 = trunc i8 %138 to i1, !dbg !13534
  %_158 = xor i1 %_159, true, !dbg !13535
  br i1 %_158, label %bb120, label %bb125, !dbg !13535

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b1fa3baf12e0ecab3f4b0d4ed3b57ac6, i64 5) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_168) #8, !dbg !13537
  %140 = zext i1 %139 to i8, !dbg !13537
  store i8 %140, ptr %_167, align 1, !dbg !13537
  %141 = load i8, ptr %_167, align 1, !dbg !13537, !range !1598, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !13537
  %_170 = zext i1 %142 to i64, !dbg !13537
  %143 = icmp eq i64 %_170, 0, !dbg !13537
  br i1 %143, label %bb130, label %bb129, !dbg !13537

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_161) #8, !dbg !13538
  %145 = zext i1 %144 to i8, !dbg !13538
  store i8 %145, ptr %_160, align 1, !dbg !13538
  %146 = load i8, ptr %_160, align 1, !dbg !13538, !range !1598, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !13538
  %_163 = zext i1 %147 to i64, !dbg !13538
  %148 = icmp eq i64 %_163, 0, !dbg !13538
  br i1 %148, label %bb125, label %bb124, !dbg !13538

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13558
  %150 = zext i1 %149 to i8, !dbg !13558
  store i8 %150, ptr %0, align 1, !dbg !13558
  br label %bb338, !dbg !13558

bb123:                                            ; No predecessors!
  unreachable, !dbg !13538

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13559
  %152 = zext i1 %151 to i8, !dbg !13559
  store i8 %152, ptr %0, align 1, !dbg !13559
  br label %bb338, !dbg !13559

bb128:                                            ; No predecessors!
  unreachable, !dbg !13537

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h3d8ea5c64a375124E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_191, label %bb145, label %bb156, !dbg !13533

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_176 = trunc i8 %153 to i1, !dbg !13534
  %_175 = xor i1 %_176, true, !dbg !13535
  br i1 %_175, label %bb133, label %bb138, !dbg !13535

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a5a110250c49582ddccc4105bf9ad1a0, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_185) #8, !dbg !13537
  %155 = zext i1 %154 to i8, !dbg !13537
  store i8 %155, ptr %_184, align 1, !dbg !13537
  %156 = load i8, ptr %_184, align 1, !dbg !13537, !range !1598, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !13537
  %_187 = zext i1 %157 to i64, !dbg !13537
  %158 = icmp eq i64 %_187, 0, !dbg !13537
  br i1 %158, label %bb143, label %bb142, !dbg !13537

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_178) #8, !dbg !13538
  %160 = zext i1 %159 to i8, !dbg !13538
  store i8 %160, ptr %_177, align 1, !dbg !13538
  %161 = load i8, ptr %_177, align 1, !dbg !13538, !range !1598, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !13538
  %_180 = zext i1 %162 to i64, !dbg !13538
  %163 = icmp eq i64 %_180, 0, !dbg !13538
  br i1 %163, label %bb138, label %bb137, !dbg !13538

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13560
  %165 = zext i1 %164 to i8, !dbg !13560
  store i8 %165, ptr %0, align 1, !dbg !13560
  br label %bb338, !dbg !13560

bb136:                                            ; No predecessors!
  unreachable, !dbg !13538

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13561
  %167 = zext i1 %166 to i8, !dbg !13561
  store i8 %167, ptr %0, align 1, !dbg !13561
  br label %bb338, !dbg !13561

bb141:                                            ; No predecessors!
  unreachable, !dbg !13537

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_208 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h1bb169bb784cab2aE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_208, label %bb158, label %bb169, !dbg !13533

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_193 = trunc i8 %168 to i1, !dbg !13534
  %_192 = xor i1 %_193, true, !dbg !13535
  br i1 %_192, label %bb146, label %bb151, !dbg !13535

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_f69633c490c23dc68411e3c838b7ce40, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_202) #8, !dbg !13537
  %170 = zext i1 %169 to i8, !dbg !13537
  store i8 %170, ptr %_201, align 1, !dbg !13537
  %171 = load i8, ptr %_201, align 1, !dbg !13537, !range !1598, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !13537
  %_204 = zext i1 %172 to i64, !dbg !13537
  %173 = icmp eq i64 %_204, 0, !dbg !13537
  br i1 %173, label %bb156, label %bb155, !dbg !13537

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_195) #8, !dbg !13538
  %175 = zext i1 %174 to i8, !dbg !13538
  store i8 %175, ptr %_194, align 1, !dbg !13538
  %176 = load i8, ptr %_194, align 1, !dbg !13538, !range !1598, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !13538
  %_197 = zext i1 %177 to i64, !dbg !13538
  %178 = icmp eq i64 %_197, 0, !dbg !13538
  br i1 %178, label %bb151, label %bb150, !dbg !13538

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13562
  %180 = zext i1 %179 to i8, !dbg !13562
  store i8 %180, ptr %0, align 1, !dbg !13562
  br label %bb338, !dbg !13562

bb149:                                            ; No predecessors!
  unreachable, !dbg !13538

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13563
  %182 = zext i1 %181 to i8, !dbg !13563
  store i8 %182, ptr %0, align 1, !dbg !13563
  br label %bb338, !dbg !13563

bb154:                                            ; No predecessors!
  unreachable, !dbg !13537

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_225 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h5c4468255872e027E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_225, label %bb171, label %bb182, !dbg !13533

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_210 = trunc i8 %183 to i1, !dbg !13534
  %_209 = xor i1 %_210, true, !dbg !13535
  br i1 %_209, label %bb159, label %bb164, !dbg !13535

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_65e1a46b3dbdfa1a8c565beebb4bde3f, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_219) #8, !dbg !13537
  %185 = zext i1 %184 to i8, !dbg !13537
  store i8 %185, ptr %_218, align 1, !dbg !13537
  %186 = load i8, ptr %_218, align 1, !dbg !13537, !range !1598, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !13537
  %_221 = zext i1 %187 to i64, !dbg !13537
  %188 = icmp eq i64 %_221, 0, !dbg !13537
  br i1 %188, label %bb169, label %bb168, !dbg !13537

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_212) #8, !dbg !13538
  %190 = zext i1 %189 to i8, !dbg !13538
  store i8 %190, ptr %_211, align 1, !dbg !13538
  %191 = load i8, ptr %_211, align 1, !dbg !13538, !range !1598, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !13538
  %_214 = zext i1 %192 to i64, !dbg !13538
  %193 = icmp eq i64 %_214, 0, !dbg !13538
  br i1 %193, label %bb164, label %bb163, !dbg !13538

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13564
  %195 = zext i1 %194 to i8, !dbg !13564
  store i8 %195, ptr %0, align 1, !dbg !13564
  br label %bb338, !dbg !13564

bb162:                                            ; No predecessors!
  unreachable, !dbg !13538

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13565
  %197 = zext i1 %196 to i8, !dbg !13565
  store i8 %197, ptr %0, align 1, !dbg !13565
  br label %bb338, !dbg !13565

bb167:                                            ; No predecessors!
  unreachable, !dbg !13537

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_242 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417ha650b5a37010dad6E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_242, label %bb184, label %bb195, !dbg !13533

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_227 = trunc i8 %198 to i1, !dbg !13534
  %_226 = xor i1 %_227, true, !dbg !13535
  br i1 %_226, label %bb172, label %bb177, !dbg !13535

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_08302bd5f2a25d4bf677dcebc10112bf, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_236) #8, !dbg !13537
  %200 = zext i1 %199 to i8, !dbg !13537
  store i8 %200, ptr %_235, align 1, !dbg !13537
  %201 = load i8, ptr %_235, align 1, !dbg !13537, !range !1598, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !13537
  %_238 = zext i1 %202 to i64, !dbg !13537
  %203 = icmp eq i64 %_238, 0, !dbg !13537
  br i1 %203, label %bb182, label %bb181, !dbg !13537

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_229) #8, !dbg !13538
  %205 = zext i1 %204 to i8, !dbg !13538
  store i8 %205, ptr %_228, align 1, !dbg !13538
  %206 = load i8, ptr %_228, align 1, !dbg !13538, !range !1598, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !13538
  %_231 = zext i1 %207 to i64, !dbg !13538
  %208 = icmp eq i64 %_231, 0, !dbg !13538
  br i1 %208, label %bb177, label %bb176, !dbg !13538

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13566
  %210 = zext i1 %209 to i8, !dbg !13566
  store i8 %210, ptr %0, align 1, !dbg !13566
  br label %bb338, !dbg !13566

bb175:                                            ; No predecessors!
  unreachable, !dbg !13538

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13567
  %212 = zext i1 %211 to i8, !dbg !13567
  store i8 %212, ptr %0, align 1, !dbg !13567
  br label %bb338, !dbg !13567

bb180:                                            ; No predecessors!
  unreachable, !dbg !13537

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_259 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h98b6c2124dbe5e3fE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_259, label %bb197, label %bb208, !dbg !13533

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_244 = trunc i8 %213 to i1, !dbg !13534
  %_243 = xor i1 %_244, true, !dbg !13535
  br i1 %_243, label %bb185, label %bb190, !dbg !13535

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_746f09bbaa9527bdd2472bffcd4e0253, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_253) #8, !dbg !13537
  %215 = zext i1 %214 to i8, !dbg !13537
  store i8 %215, ptr %_252, align 1, !dbg !13537
  %216 = load i8, ptr %_252, align 1, !dbg !13537, !range !1598, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !13537
  %_255 = zext i1 %217 to i64, !dbg !13537
  %218 = icmp eq i64 %_255, 0, !dbg !13537
  br i1 %218, label %bb195, label %bb194, !dbg !13537

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_246) #8, !dbg !13538
  %220 = zext i1 %219 to i8, !dbg !13538
  store i8 %220, ptr %_245, align 1, !dbg !13538
  %221 = load i8, ptr %_245, align 1, !dbg !13538, !range !1598, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !13538
  %_248 = zext i1 %222 to i64, !dbg !13538
  %223 = icmp eq i64 %_248, 0, !dbg !13538
  br i1 %223, label %bb190, label %bb189, !dbg !13538

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13568
  %225 = zext i1 %224 to i8, !dbg !13568
  store i8 %225, ptr %0, align 1, !dbg !13568
  br label %bb338, !dbg !13568

bb188:                                            ; No predecessors!
  unreachable, !dbg !13538

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13569
  %227 = zext i1 %226 to i8, !dbg !13569
  store i8 %227, ptr %0, align 1, !dbg !13569
  br label %bb338, !dbg !13569

bb193:                                            ; No predecessors!
  unreachable, !dbg !13537

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_276 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h16166d8e0011a531E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_276, label %bb210, label %bb221, !dbg !13533

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_261 = trunc i8 %228 to i1, !dbg !13534
  %_260 = xor i1 %_261, true, !dbg !13535
  br i1 %_260, label %bb198, label %bb203, !dbg !13535

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_11f5a2c4db9c75077c541c6a2177f532, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_270) #8, !dbg !13537
  %230 = zext i1 %229 to i8, !dbg !13537
  store i8 %230, ptr %_269, align 1, !dbg !13537
  %231 = load i8, ptr %_269, align 1, !dbg !13537, !range !1598, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !13537
  %_272 = zext i1 %232 to i64, !dbg !13537
  %233 = icmp eq i64 %_272, 0, !dbg !13537
  br i1 %233, label %bb208, label %bb207, !dbg !13537

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_263) #8, !dbg !13538
  %235 = zext i1 %234 to i8, !dbg !13538
  store i8 %235, ptr %_262, align 1, !dbg !13538
  %236 = load i8, ptr %_262, align 1, !dbg !13538, !range !1598, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !13538
  %_265 = zext i1 %237 to i64, !dbg !13538
  %238 = icmp eq i64 %_265, 0, !dbg !13538
  br i1 %238, label %bb203, label %bb202, !dbg !13538

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13570
  %240 = zext i1 %239 to i8, !dbg !13570
  store i8 %240, ptr %0, align 1, !dbg !13570
  br label %bb338, !dbg !13570

bb201:                                            ; No predecessors!
  unreachable, !dbg !13538

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13571
  %242 = zext i1 %241 to i8, !dbg !13571
  store i8 %242, ptr %0, align 1, !dbg !13571
  br label %bb338, !dbg !13571

bb206:                                            ; No predecessors!
  unreachable, !dbg !13537

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_293 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h5250dfd6ab3a5957E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_293, label %bb223, label %bb234, !dbg !13533

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_278 = trunc i8 %243 to i1, !dbg !13534
  %_277 = xor i1 %_278, true, !dbg !13535
  br i1 %_277, label %bb211, label %bb216, !dbg !13535

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_b6c3f65c7b703c5f1e59a78c3138aa30, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_287) #8, !dbg !13537
  %245 = zext i1 %244 to i8, !dbg !13537
  store i8 %245, ptr %_286, align 1, !dbg !13537
  %246 = load i8, ptr %_286, align 1, !dbg !13537, !range !1598, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !13537
  %_289 = zext i1 %247 to i64, !dbg !13537
  %248 = icmp eq i64 %_289, 0, !dbg !13537
  br i1 %248, label %bb221, label %bb220, !dbg !13537

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_280) #8, !dbg !13538
  %250 = zext i1 %249 to i8, !dbg !13538
  store i8 %250, ptr %_279, align 1, !dbg !13538
  %251 = load i8, ptr %_279, align 1, !dbg !13538, !range !1598, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !13538
  %_282 = zext i1 %252 to i64, !dbg !13538
  %253 = icmp eq i64 %_282, 0, !dbg !13538
  br i1 %253, label %bb216, label %bb215, !dbg !13538

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13572
  %255 = zext i1 %254 to i8, !dbg !13572
  store i8 %255, ptr %0, align 1, !dbg !13572
  br label %bb338, !dbg !13572

bb214:                                            ; No predecessors!
  unreachable, !dbg !13538

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13573
  %257 = zext i1 %256 to i8, !dbg !13573
  store i8 %257, ptr %0, align 1, !dbg !13573
  br label %bb338, !dbg !13573

bb219:                                            ; No predecessors!
  unreachable, !dbg !13537

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_310 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha2c24b2352d69f48E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_310, label %bb236, label %bb247, !dbg !13533

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_295 = trunc i8 %258 to i1, !dbg !13534
  %_294 = xor i1 %_295, true, !dbg !13535
  br i1 %_294, label %bb224, label %bb229, !dbg !13535

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_bc69f60d3f877fe6dc38577ae4aeddf0, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_304) #8, !dbg !13537
  %260 = zext i1 %259 to i8, !dbg !13537
  store i8 %260, ptr %_303, align 1, !dbg !13537
  %261 = load i8, ptr %_303, align 1, !dbg !13537, !range !1598, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !13537
  %_306 = zext i1 %262 to i64, !dbg !13537
  %263 = icmp eq i64 %_306, 0, !dbg !13537
  br i1 %263, label %bb234, label %bb233, !dbg !13537

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_297) #8, !dbg !13538
  %265 = zext i1 %264 to i8, !dbg !13538
  store i8 %265, ptr %_296, align 1, !dbg !13538
  %266 = load i8, ptr %_296, align 1, !dbg !13538, !range !1598, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !13538
  %_299 = zext i1 %267 to i64, !dbg !13538
  %268 = icmp eq i64 %_299, 0, !dbg !13538
  br i1 %268, label %bb229, label %bb228, !dbg !13538

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13574
  %270 = zext i1 %269 to i8, !dbg !13574
  store i8 %270, ptr %0, align 1, !dbg !13574
  br label %bb338, !dbg !13574

bb227:                                            ; No predecessors!
  unreachable, !dbg !13538

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13575
  %272 = zext i1 %271 to i8, !dbg !13575
  store i8 %272, ptr %0, align 1, !dbg !13575
  br label %bb338, !dbg !13575

bb232:                                            ; No predecessors!
  unreachable, !dbg !13537

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_327 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h352cc9d9e39fb43eE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_327, label %bb249, label %bb260, !dbg !13533

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_312 = trunc i8 %273 to i1, !dbg !13534
  %_311 = xor i1 %_312, true, !dbg !13535
  br i1 %_311, label %bb237, label %bb242, !dbg !13535

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_321 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_9a20850fda03e249f6c9809386d6f2f2, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_321) #8, !dbg !13537
  %275 = zext i1 %274 to i8, !dbg !13537
  store i8 %275, ptr %_320, align 1, !dbg !13537
  %276 = load i8, ptr %_320, align 1, !dbg !13537, !range !1598, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !13537
  %_323 = zext i1 %277 to i64, !dbg !13537
  %278 = icmp eq i64 %_323, 0, !dbg !13537
  br i1 %278, label %bb247, label %bb246, !dbg !13537

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_314 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_314) #8, !dbg !13538
  %280 = zext i1 %279 to i8, !dbg !13538
  store i8 %280, ptr %_313, align 1, !dbg !13538
  %281 = load i8, ptr %_313, align 1, !dbg !13538, !range !1598, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !13538
  %_316 = zext i1 %282 to i64, !dbg !13538
  %283 = icmp eq i64 %_316, 0, !dbg !13538
  br i1 %283, label %bb242, label %bb241, !dbg !13538

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13576
  %285 = zext i1 %284 to i8, !dbg !13576
  store i8 %285, ptr %0, align 1, !dbg !13576
  br label %bb338, !dbg !13576

bb240:                                            ; No predecessors!
  unreachable, !dbg !13538

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13577
  %287 = zext i1 %286 to i8, !dbg !13577
  store i8 %287, ptr %0, align 1, !dbg !13577
  br label %bb338, !dbg !13577

bb245:                                            ; No predecessors!
  unreachable, !dbg !13537

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_344 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h9d4322b32b71e72fE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_344, label %bb262, label %bb273, !dbg !13533

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_329 = trunc i8 %288 to i1, !dbg !13534
  %_328 = xor i1 %_329, true, !dbg !13535
  br i1 %_328, label %bb250, label %bb255, !dbg !13535

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_338 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_a1050af89e14b0f09e7c8684eeb944d9, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_338) #8, !dbg !13537
  %290 = zext i1 %289 to i8, !dbg !13537
  store i8 %290, ptr %_337, align 1, !dbg !13537
  %291 = load i8, ptr %_337, align 1, !dbg !13537, !range !1598, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !13537
  %_340 = zext i1 %292 to i64, !dbg !13537
  %293 = icmp eq i64 %_340, 0, !dbg !13537
  br i1 %293, label %bb260, label %bb259, !dbg !13537

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_331 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_331) #8, !dbg !13538
  %295 = zext i1 %294 to i8, !dbg !13538
  store i8 %295, ptr %_330, align 1, !dbg !13538
  %296 = load i8, ptr %_330, align 1, !dbg !13538, !range !1598, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !13538
  %_333 = zext i1 %297 to i64, !dbg !13538
  %298 = icmp eq i64 %_333, 0, !dbg !13538
  br i1 %298, label %bb255, label %bb254, !dbg !13538

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13578
  %300 = zext i1 %299 to i8, !dbg !13578
  store i8 %300, ptr %0, align 1, !dbg !13578
  br label %bb338, !dbg !13578

bb253:                                            ; No predecessors!
  unreachable, !dbg !13538

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13579
  %302 = zext i1 %301 to i8, !dbg !13579
  store i8 %302, ptr %0, align 1, !dbg !13579
  br label %bb338, !dbg !13579

bb258:                                            ; No predecessors!
  unreachable, !dbg !13537

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_361 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf6cdfdeb53600820E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_361, label %bb275, label %bb286, !dbg !13533

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_346 = trunc i8 %303 to i1, !dbg !13534
  %_345 = xor i1 %_346, true, !dbg !13535
  br i1 %_345, label %bb263, label %bb268, !dbg !13535

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_355 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_7a6d5f9078f50059ab7d1c2a825dfcaa, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_355) #8, !dbg !13537
  %305 = zext i1 %304 to i8, !dbg !13537
  store i8 %305, ptr %_354, align 1, !dbg !13537
  %306 = load i8, ptr %_354, align 1, !dbg !13537, !range !1598, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !13537
  %_357 = zext i1 %307 to i64, !dbg !13537
  %308 = icmp eq i64 %_357, 0, !dbg !13537
  br i1 %308, label %bb273, label %bb272, !dbg !13537

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_348) #8, !dbg !13538
  %310 = zext i1 %309 to i8, !dbg !13538
  store i8 %310, ptr %_347, align 1, !dbg !13538
  %311 = load i8, ptr %_347, align 1, !dbg !13538, !range !1598, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !13538
  %_350 = zext i1 %312 to i64, !dbg !13538
  %313 = icmp eq i64 %_350, 0, !dbg !13538
  br i1 %313, label %bb268, label %bb267, !dbg !13538

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13580
  %315 = zext i1 %314 to i8, !dbg !13580
  store i8 %315, ptr %0, align 1, !dbg !13580
  br label %bb338, !dbg !13580

bb266:                                            ; No predecessors!
  unreachable, !dbg !13538

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13581
  %317 = zext i1 %316 to i8, !dbg !13581
  store i8 %317, ptr %0, align 1, !dbg !13581
  br label %bb338, !dbg !13581

bb271:                                            ; No predecessors!
  unreachable, !dbg !13537

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_378 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3490c883d601ce65E"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_378, label %bb288, label %bb299, !dbg !13533

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_363 = trunc i8 %318 to i1, !dbg !13534
  %_362 = xor i1 %_363, true, !dbg !13535
  br i1 %_362, label %bb276, label %bb281, !dbg !13535

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_372 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_30f4c4a026fa8865e2b199193bd77a02, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_372) #8, !dbg !13537
  %320 = zext i1 %319 to i8, !dbg !13537
  store i8 %320, ptr %_371, align 1, !dbg !13537
  %321 = load i8, ptr %_371, align 1, !dbg !13537, !range !1598, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !13537
  %_374 = zext i1 %322 to i64, !dbg !13537
  %323 = icmp eq i64 %_374, 0, !dbg !13537
  br i1 %323, label %bb286, label %bb285, !dbg !13537

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_365 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_365) #8, !dbg !13538
  %325 = zext i1 %324 to i8, !dbg !13538
  store i8 %325, ptr %_364, align 1, !dbg !13538
  %326 = load i8, ptr %_364, align 1, !dbg !13538, !range !1598, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !13538
  %_367 = zext i1 %327 to i64, !dbg !13538
  %328 = icmp eq i64 %_367, 0, !dbg !13538
  br i1 %328, label %bb281, label %bb280, !dbg !13538

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13582
  %330 = zext i1 %329 to i8, !dbg !13582
  store i8 %330, ptr %0, align 1, !dbg !13582
  br label %bb338, !dbg !13582

bb279:                                            ; No predecessors!
  unreachable, !dbg !13538

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13583
  %332 = zext i1 %331 to i8, !dbg !13583
  store i8 %332, ptr %0, align 1, !dbg !13583
  br label %bb338, !dbg !13583

bb284:                                            ; No predecessors!
  unreachable, !dbg !13537

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_395 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h9c1f18d9882748baE"(ptr align 8 %self) #8, !dbg !13533
  br i1 %_395, label %bb301, label %bb312, !dbg !13533

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_380 = trunc i8 %333 to i1, !dbg !13534
  %_379 = xor i1 %_380, true, !dbg !13535
  br i1 %_379, label %bb289, label %bb294, !dbg !13535

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_389 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_c4b169a1008424ef2f27497751759cae, i64 6) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_389) #8, !dbg !13537
  %335 = zext i1 %334 to i8, !dbg !13537
  store i8 %335, ptr %_388, align 1, !dbg !13537
  %336 = load i8, ptr %_388, align 1, !dbg !13537, !range !1598, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !13537
  %_391 = zext i1 %337 to i64, !dbg !13537
  %338 = icmp eq i64 %_391, 0, !dbg !13537
  br i1 %338, label %bb299, label %bb298, !dbg !13537

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_382 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_382) #8, !dbg !13538
  %340 = zext i1 %339 to i8, !dbg !13538
  store i8 %340, ptr %_381, align 1, !dbg !13538
  %341 = load i8, ptr %_381, align 1, !dbg !13538, !range !1598, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !13538
  %_384 = zext i1 %342 to i64, !dbg !13538
  %343 = icmp eq i64 %_384, 0, !dbg !13538
  br i1 %343, label %bb294, label %bb293, !dbg !13538

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13584
  %345 = zext i1 %344 to i8, !dbg !13584
  store i8 %345, ptr %0, align 1, !dbg !13584
  br label %bb338, !dbg !13584

bb292:                                            ; No predecessors!
  unreachable, !dbg !13538

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13585
  %347 = zext i1 %346 to i8, !dbg !13585
  store i8 %347, ptr %0, align 1, !dbg !13585
  br label %bb338, !dbg !13585

bb297:                                            ; No predecessors!
  unreachable, !dbg !13537

bb312:                                            ; preds = %bb307, %bb299
  %_413 = load i64, ptr %self, align 8, !dbg !13586, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h8f5fafda68216e92E() #8, !dbg !13587
  store i64 %348, ptr %_417, align 8, !dbg !13587
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_415 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h809379d7ad38bedfE(ptr align 8 %_417) #8, !dbg !13587
  %_414 = xor i64 %_415, -1, !dbg !13588
  %349 = and i64 %_413, %_414, !dbg !13586
  store i64 %349, ptr %extra_bits, align 8, !dbg !13586
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13589, !noundef !19
  %351 = icmp eq i64 %350, 0, !dbg !13589
  br i1 %351, label %bb331, label %bb315, !dbg !13589

bb301:                                            ; preds = %bb299
  %352 = load i8, ptr %first, align 1, !dbg !13534, !range !1598, !noundef !19
  %_397 = trunc i8 %352 to i1, !dbg !13534
  %_396 = xor i1 %_397, true, !dbg !13535
  br i1 %_396, label %bb302, label %bb307, !dbg !13535

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !13536
; call core::fmt::Formatter::write_str
  %_406 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_d80ff6d88f955d8cbfeb12db4a995e9c, i64 10) #8, !dbg !13537
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_406) #8, !dbg !13537
  %354 = zext i1 %353 to i8, !dbg !13537
  store i8 %354, ptr %_405, align 1, !dbg !13537
  %355 = load i8, ptr %_405, align 1, !dbg !13537, !range !1598, !noundef !19
  %356 = trunc i8 %355 to i1, !dbg !13537
  %_408 = zext i1 %356 to i64, !dbg !13537
  %357 = icmp eq i64 %_408, 0, !dbg !13537
  br i1 %357, label %bb312, label %bb311, !dbg !13537

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_399 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_399) #8, !dbg !13538
  %359 = zext i1 %358 to i8, !dbg !13538
  store i8 %359, ptr %_398, align 1, !dbg !13538
  %360 = load i8, ptr %_398, align 1, !dbg !13538, !range !1598, !noundef !19
  %361 = trunc i8 %360 to i1, !dbg !13538
  %_401 = zext i1 %361 to i64, !dbg !13538
  %362 = icmp eq i64 %_401, 0, !dbg !13538
  br i1 %362, label %bb307, label %bb306, !dbg !13538

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13590
  %364 = zext i1 %363 to i8, !dbg !13590
  store i8 %364, ptr %0, align 1, !dbg !13590
  br label %bb338, !dbg !13590

bb305:                                            ; No predecessors!
  unreachable, !dbg !13538

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13591
  %366 = zext i1 %365 to i8, !dbg !13591
  store i8 %366, ptr %0, align 1, !dbg !13591
  br label %bb338, !dbg !13591

bb310:                                            ; No predecessors!
  unreachable, !dbg !13537

bb331:                                            ; preds = %bb324, %bb312
  %367 = load i8, ptr %first, align 1, !dbg !13592, !range !1598, !noundef !19
  %_441 = trunc i8 %367 to i1, !dbg !13592
  br i1 %_441, label %bb332, label %bb337, !dbg !13592

bb315:                                            ; preds = %bb312
  %368 = load i8, ptr %first, align 1, !dbg !13593, !range !1598, !noundef !19
  %_419 = trunc i8 %368 to i1, !dbg !13593
  %_418 = xor i1 %_419, true, !dbg !13594
  br i1 %_418, label %bb316, label %bb321, !dbg !13594

bb321:                                            ; preds = %bb316, %bb315
  store i8 0, ptr %first, align 1, !dbg !13595
; call core::fmt::Formatter::write_str
  %_428 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_2bed4b9eb9107804cb2e897b31c21882, i64 2) #8, !dbg !13596
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_428) #8, !dbg !13596
  %370 = zext i1 %369 to i8, !dbg !13596
  store i8 %370, ptr %_427, align 1, !dbg !13596
  %371 = load i8, ptr %_427, align 1, !dbg !13596, !range !1598, !noundef !19
  %372 = trunc i8 %371 to i1, !dbg !13596
  %_430 = zext i1 %372 to i64, !dbg !13596
  %373 = icmp eq i64 %_430, 0, !dbg !13596
  br i1 %373, label %bb324, label %bb326, !dbg !13596

bb316:                                            ; preds = %bb315
; call core::fmt::Formatter::write_str
  %_421 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_0fda5d6b191cd4c789968b67106a5e7e, i64 3) #8, !dbg !13597
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_421) #8, !dbg !13597
  %375 = zext i1 %374 to i8, !dbg !13597
  store i8 %375, ptr %_420, align 1, !dbg !13597
  %376 = load i8, ptr %_420, align 1, !dbg !13597, !range !1598, !noundef !19
  %377 = trunc i8 %376 to i1, !dbg !13597
  %_423 = zext i1 %377 to i64, !dbg !13597
  %378 = icmp eq i64 %_423, 0, !dbg !13597
  br i1 %378, label %bb321, label %bb320, !dbg !13597

bb320:                                            ; preds = %bb316
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13598
  %380 = zext i1 %379 to i8, !dbg !13598
  store i8 %380, ptr %0, align 1, !dbg !13598
  br label %bb338, !dbg !13598

bb319:                                            ; No predecessors!
  unreachable, !dbg !13597

bb324:                                            ; preds = %bb321
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_435 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13599
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_435) #8, !dbg !13599
  %382 = zext i1 %381 to i8, !dbg !13599
  store i8 %382, ptr %_434, align 1, !dbg !13599
  %383 = load i8, ptr %_434, align 1, !dbg !13599, !range !1598, !noundef !19
  %384 = trunc i8 %383 to i1, !dbg !13599
  %_437 = zext i1 %384 to i64, !dbg !13599
  %385 = icmp eq i64 %_437, 0, !dbg !13599
  br i1 %385, label %bb331, label %bb330, !dbg !13599

bb326:                                            ; preds = %bb321
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13600
  %387 = zext i1 %386 to i8, !dbg !13600
  store i8 %387, ptr %0, align 1, !dbg !13600
  br label %bb338, !dbg !13600

bb325:                                            ; No predecessors!
  unreachable, !dbg !13596

bb330:                                            ; preds = %bb324
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13601
  %389 = zext i1 %388 to i8, !dbg !13601
  store i8 %389, ptr %0, align 1, !dbg !13601
  br label %bb338, !dbg !13601

bb329:                                            ; No predecessors!
  unreachable, !dbg !13599

bb337:                                            ; preds = %bb332, %bb331
  store i8 0, ptr %0, align 1, !dbg !13602
  br label %bb338, !dbg !13540

bb332:                                            ; preds = %bb331
; call core::fmt::Formatter::write_str
  %_443 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 @alloc_cb0e09bc8146bec6aa364b7b870ba041, i64 7) #8, !dbg !13603
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext %_443) #8, !dbg !13603
  %391 = zext i1 %390 to i8, !dbg !13603
  store i8 %391, ptr %_442, align 1, !dbg !13603
  %392 = load i8, ptr %_442, align 1, !dbg !13603, !range !1598, !noundef !19
  %393 = trunc i8 %392 to i1, !dbg !13603
  %_445 = zext i1 %393 to i64, !dbg !13603
  %394 = icmp eq i64 %_445, 0, !dbg !13603
  br i1 %394, label %bb337, label %bb336, !dbg !13603

bb336:                                            ; preds = %bb332
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8 @alloc_d70ff2f4d57227ee24157d47ba11e9a2) #8, !dbg !13604
  %396 = zext i1 %395 to i8, !dbg !13604
  store i8 %396, ptr %0, align 1, !dbg !13604
  br label %bb338, !dbg !13604

bb335:                                            ; No predecessors!
  unreachable, !dbg !13603
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1af68cafd984dba1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13605 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13608, metadata !DIExpression()), !dbg !13610
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13609, metadata !DIExpression()), !dbg !13611
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13612
  ret i1 %0, !dbg !13613
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h147496a7bcc240dfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13614 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13617, metadata !DIExpression()), !dbg !13619
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13618, metadata !DIExpression()), !dbg !13620
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13621
  ret i1 %0, !dbg !13622
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h39ac2b3f3fc6e0daE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13623 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13626, metadata !DIExpression()), !dbg !13628
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13627, metadata !DIExpression()), !dbg !13629
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13630
  ret i1 %0, !dbg !13631
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6ed060f73e666b53E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13632 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13635, metadata !DIExpression()), !dbg !13637
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13636, metadata !DIExpression()), !dbg !13638
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13639
  ret i1 %0, !dbg !13640
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h8f5fafda68216e92E() unnamed_addr #0 !dbg !13641 {
start:
  ret i64 -4503599627366401, !dbg !13644
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h809379d7ad38bedfE(ptr align 8 %self) unnamed_addr #0 !dbg !13645 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13649, metadata !DIExpression()), !dbg !13650
  %0 = load i64, ptr %self, align 8, !dbg !13651, !noundef !19
  ret i64 %0, !dbg !13652
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h61d03c1113a7e360E(i64 %bits) unnamed_addr #0 !dbg !13653 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13657, metadata !DIExpression()), !dbg !13658
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h8f5fafda68216e92E() #8, !dbg !13659
  %_2 = and i64 %bits, %_4, !dbg !13660
  store i64 %_2, ptr %0, align 8, !dbg !13661
  %1 = load i64, ptr %0, align 8, !dbg !13662, !noundef !19
  ret i64 %1, !dbg !13662
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13663 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13667, metadata !DIExpression()), !dbg !13669
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13668, metadata !DIExpression()), !dbg !13670
  %_4 = load i64, ptr %self, align 8, !dbg !13671, !noundef !19
  %_3 = and i64 %_4, %other, !dbg !13672
  %0 = icmp eq i64 %_3, %other, !dbg !13672
  ret i1 %0, !dbg !13673
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h822865194a024bc6E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13674 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13679, metadata !DIExpression()), !dbg !13681
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13680, metadata !DIExpression()), !dbg !13682
  %_3 = or i64 %self, %other, !dbg !13683
  store i64 %_3, ptr %0, align 8, !dbg !13684
  %1 = load i64, ptr %0, align 8, !dbg !13685, !noundef !19
  ret i64 %1, !dbg !13685
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hf5433940dfe56fb4E"(ptr align 8 %self) unnamed_addr #0 !dbg !13686 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13692, metadata !DIExpression()), !dbg !13694
  br i1 false, label %bb1, label %bb2, !dbg !13694

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13694, !noundef !19
  %_3 = and i64 %_4, 1, !dbg !13694
  %1 = icmp eq i64 %_3, 1, !dbg !13694
  %2 = zext i1 %1 to i8, !dbg !13694
  store i8 %2, ptr %0, align 1, !dbg !13694
  br label %bb3, !dbg !13694

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13694
  br label %bb3, !dbg !13694

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13695, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13695
  ret i1 %4, !dbg !13695
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h515cad188e86317aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13696 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13698, metadata !DIExpression()), !dbg !13700
  br i1 false, label %bb1, label %bb2, !dbg !13700

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13700, !noundef !19
  %_3 = and i64 %_4, 2, !dbg !13700
  %1 = icmp eq i64 %_3, 2, !dbg !13700
  %2 = zext i1 %1 to i8, !dbg !13700
  store i8 %2, ptr %0, align 1, !dbg !13700
  br label %bb3, !dbg !13700

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13700
  br label %bb3, !dbg !13700

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13701, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13701
  ret i1 %4, !dbg !13701
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hb004c4fa4f5cf32cE"(ptr align 8 %self) unnamed_addr #0 !dbg !13702 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13704, metadata !DIExpression()), !dbg !13706
  br i1 false, label %bb1, label %bb2, !dbg !13706

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13706, !noundef !19
  %_3 = and i64 %_4, 4, !dbg !13706
  %1 = icmp eq i64 %_3, 4, !dbg !13706
  %2 = zext i1 %1 to i8, !dbg !13706
  store i8 %2, ptr %0, align 1, !dbg !13706
  br label %bb3, !dbg !13706

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13706
  br label %bb3, !dbg !13706

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13707, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13707
  ret i1 %4, !dbg !13707
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hff04351801624324E"(ptr align 8 %self) unnamed_addr #0 !dbg !13708 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13710, metadata !DIExpression()), !dbg !13712
  br i1 false, label %bb1, label %bb2, !dbg !13712

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13712, !noundef !19
  %_3 = and i64 %_4, 8, !dbg !13712
  %1 = icmp eq i64 %_3, 8, !dbg !13712
  %2 = zext i1 %1 to i8, !dbg !13712
  store i8 %2, ptr %0, align 1, !dbg !13712
  br label %bb3, !dbg !13712

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13712
  br label %bb3, !dbg !13712

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13713, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13713
  ret i1 %4, !dbg !13713
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h611d1a655932bedaE"(ptr align 8 %self) unnamed_addr #0 !dbg !13714 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13716, metadata !DIExpression()), !dbg !13718
  br i1 false, label %bb1, label %bb2, !dbg !13718

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13718, !noundef !19
  %_3 = and i64 %_4, 16, !dbg !13718
  %1 = icmp eq i64 %_3, 16, !dbg !13718
  %2 = zext i1 %1 to i8, !dbg !13718
  store i8 %2, ptr %0, align 1, !dbg !13718
  br label %bb3, !dbg !13718

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13718
  br label %bb3, !dbg !13718

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13719, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13719
  ret i1 %4, !dbg !13719
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hfc9dc6fe96d1261aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13720 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13722, metadata !DIExpression()), !dbg !13724
  br i1 false, label %bb1, label %bb2, !dbg !13724

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13724, !noundef !19
  %_3 = and i64 %_4, 32, !dbg !13724
  %1 = icmp eq i64 %_3, 32, !dbg !13724
  %2 = zext i1 %1 to i8, !dbg !13724
  store i8 %2, ptr %0, align 1, !dbg !13724
  br label %bb3, !dbg !13724

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13724
  br label %bb3, !dbg !13724

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13725, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13725
  ret i1 %4, !dbg !13725
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8f303c4df809b8aaE"(ptr align 8 %self) unnamed_addr #0 !dbg !13726 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13728, metadata !DIExpression()), !dbg !13730
  br i1 false, label %bb1, label %bb2, !dbg !13730

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13730, !noundef !19
  %_3 = and i64 %_4, 64, !dbg !13730
  %1 = icmp eq i64 %_3, 64, !dbg !13730
  %2 = zext i1 %1 to i8, !dbg !13730
  store i8 %2, ptr %0, align 1, !dbg !13730
  br label %bb3, !dbg !13730

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13730
  br label %bb3, !dbg !13730

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13731, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13731
  ret i1 %4, !dbg !13731
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h03f0d8b62baafc22E"(ptr align 8 %self) unnamed_addr #0 !dbg !13732 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13734, metadata !DIExpression()), !dbg !13736
  br i1 false, label %bb1, label %bb2, !dbg !13736

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13736, !noundef !19
  %_3 = and i64 %_4, 128, !dbg !13736
  %1 = icmp eq i64 %_3, 128, !dbg !13736
  %2 = zext i1 %1 to i8, !dbg !13736
  store i8 %2, ptr %0, align 1, !dbg !13736
  br label %bb3, !dbg !13736

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13736
  br label %bb3, !dbg !13736

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13737, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13737
  ret i1 %4, !dbg !13737
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17hc84c9d57f33df549E"(ptr align 8 %self) unnamed_addr #0 !dbg !13738 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13740, metadata !DIExpression()), !dbg !13742
  br i1 false, label %bb1, label %bb2, !dbg !13742

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13742, !noundef !19
  %_3 = and i64 %_4, 256, !dbg !13742
  %1 = icmp eq i64 %_3, 256, !dbg !13742
  %2 = zext i1 %1 to i8, !dbg !13742
  store i8 %2, ptr %0, align 1, !dbg !13742
  br label %bb3, !dbg !13742

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13742
  br label %bb3, !dbg !13742

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13743, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13743
  ret i1 %4, !dbg !13743
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917hf62d0b29e49fed78E"(ptr align 8 %self) unnamed_addr #0 !dbg !13744 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13746, metadata !DIExpression()), !dbg !13748
  br i1 false, label %bb1, label %bb2, !dbg !13748

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13748, !noundef !19
  %_3 = and i64 %_4, 512, !dbg !13748
  %1 = icmp eq i64 %_3, 512, !dbg !13748
  %2 = zext i1 %1 to i8, !dbg !13748
  store i8 %2, ptr %0, align 1, !dbg !13748
  br label %bb3, !dbg !13748

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13748
  br label %bb3, !dbg !13748

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13749, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13749
  ret i1 %4, !dbg !13749
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h81797fc0ac0c875bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13750 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13752, metadata !DIExpression()), !dbg !13754
  br i1 false, label %bb1, label %bb2, !dbg !13754

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13754, !noundef !19
  %_3 = and i64 %_4, 1024, !dbg !13754
  %1 = icmp eq i64 %_3, 1024, !dbg !13754
  %2 = zext i1 %1 to i8, !dbg !13754
  store i8 %2, ptr %0, align 1, !dbg !13754
  br label %bb3, !dbg !13754

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13754
  br label %bb3, !dbg !13754

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13755, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13755
  ret i1 %4, !dbg !13755
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h3d8ea5c64a375124E"(ptr align 8 %self) unnamed_addr #0 !dbg !13756 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13758, metadata !DIExpression()), !dbg !13760
  br i1 false, label %bb1, label %bb2, !dbg !13760

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13760, !noundef !19
  %_3 = and i64 %_4, 2048, !dbg !13760
  %1 = icmp eq i64 %_3, 2048, !dbg !13760
  %2 = zext i1 %1 to i8, !dbg !13760
  store i8 %2, ptr %0, align 1, !dbg !13760
  br label %bb3, !dbg !13760

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13760
  br label %bb3, !dbg !13760

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13761, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13761
  ret i1 %4, !dbg !13761
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h1bb169bb784cab2aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13762 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13764, metadata !DIExpression()), !dbg !13766
  br i1 false, label %bb1, label %bb2, !dbg !13766

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13766, !noundef !19
  %_3 = and i64 %_4, 4503599627370496, !dbg !13766
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !13766
  %2 = zext i1 %1 to i8, !dbg !13766
  store i8 %2, ptr %0, align 1, !dbg !13766
  br label %bb3, !dbg !13766

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13766
  br label %bb3, !dbg !13766

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13767, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13767
  ret i1 %4, !dbg !13767
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h5c4468255872e027E"(ptr align 8 %self) unnamed_addr #0 !dbg !13768 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13770, metadata !DIExpression()), !dbg !13772
  br i1 false, label %bb1, label %bb2, !dbg !13772

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13772, !noundef !19
  %_3 = and i64 %_4, 9007199254740992, !dbg !13772
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !13772
  %2 = zext i1 %1 to i8, !dbg !13772
  store i8 %2, ptr %0, align 1, !dbg !13772
  br label %bb3, !dbg !13772

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13772
  br label %bb3, !dbg !13772

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13773, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13773
  ret i1 %4, !dbg !13773
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417ha650b5a37010dad6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13774 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13776, metadata !DIExpression()), !dbg !13778
  br i1 false, label %bb1, label %bb2, !dbg !13778

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13778, !noundef !19
  %_3 = and i64 %_4, 18014398509481984, !dbg !13778
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !13778
  %2 = zext i1 %1 to i8, !dbg !13778
  store i8 %2, ptr %0, align 1, !dbg !13778
  br label %bb3, !dbg !13778

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13778
  br label %bb3, !dbg !13778

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13779, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13779
  ret i1 %4, !dbg !13779
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h98b6c2124dbe5e3fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13780 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13782, metadata !DIExpression()), !dbg !13784
  br i1 false, label %bb1, label %bb2, !dbg !13784

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13784, !noundef !19
  %_3 = and i64 %_4, 36028797018963968, !dbg !13784
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !13784
  %2 = zext i1 %1 to i8, !dbg !13784
  store i8 %2, ptr %0, align 1, !dbg !13784
  br label %bb3, !dbg !13784

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13784
  br label %bb3, !dbg !13784

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13785, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13785
  ret i1 %4, !dbg !13785
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h16166d8e0011a531E"(ptr align 8 %self) unnamed_addr #0 !dbg !13786 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13788, metadata !DIExpression()), !dbg !13790
  br i1 false, label %bb1, label %bb2, !dbg !13790

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13790, !noundef !19
  %_3 = and i64 %_4, 72057594037927936, !dbg !13790
  %1 = icmp eq i64 %_3, 72057594037927936, !dbg !13790
  %2 = zext i1 %1 to i8, !dbg !13790
  store i8 %2, ptr %0, align 1, !dbg !13790
  br label %bb3, !dbg !13790

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13790
  br label %bb3, !dbg !13790

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13791, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13791
  ret i1 %4, !dbg !13791
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h5250dfd6ab3a5957E"(ptr align 8 %self) unnamed_addr #0 !dbg !13792 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13794, metadata !DIExpression()), !dbg !13796
  br i1 false, label %bb1, label %bb2, !dbg !13796

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13796, !noundef !19
  %_3 = and i64 %_4, 144115188075855872, !dbg !13796
  %1 = icmp eq i64 %_3, 144115188075855872, !dbg !13796
  %2 = zext i1 %1 to i8, !dbg !13796
  store i8 %2, ptr %0, align 1, !dbg !13796
  br label %bb3, !dbg !13796

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13796
  br label %bb3, !dbg !13796

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13797, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13797
  ret i1 %4, !dbg !13797
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha2c24b2352d69f48E"(ptr align 8 %self) unnamed_addr #0 !dbg !13798 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13800, metadata !DIExpression()), !dbg !13802
  br i1 false, label %bb1, label %bb2, !dbg !13802

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13802, !noundef !19
  %_3 = and i64 %_4, 288230376151711744, !dbg !13802
  %1 = icmp eq i64 %_3, 288230376151711744, !dbg !13802
  %2 = zext i1 %1 to i8, !dbg !13802
  store i8 %2, ptr %0, align 1, !dbg !13802
  br label %bb3, !dbg !13802

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13802
  br label %bb3, !dbg !13802

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13803, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13803
  ret i1 %4, !dbg !13803
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h352cc9d9e39fb43eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13804 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13806, metadata !DIExpression()), !dbg !13808
  br i1 false, label %bb1, label %bb2, !dbg !13808

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13808, !noundef !19
  %_3 = and i64 %_4, 576460752303423488, !dbg !13808
  %1 = icmp eq i64 %_3, 576460752303423488, !dbg !13808
  %2 = zext i1 %1 to i8, !dbg !13808
  store i8 %2, ptr %0, align 1, !dbg !13808
  br label %bb3, !dbg !13808

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13808
  br label %bb3, !dbg !13808

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13809, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13809
  ret i1 %4, !dbg !13809
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h9d4322b32b71e72fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13810 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13812, metadata !DIExpression()), !dbg !13814
  br i1 false, label %bb1, label %bb2, !dbg !13814

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13814, !noundef !19
  %_3 = and i64 %_4, 1152921504606846976, !dbg !13814
  %1 = icmp eq i64 %_3, 1152921504606846976, !dbg !13814
  %2 = zext i1 %1 to i8, !dbg !13814
  store i8 %2, ptr %0, align 1, !dbg !13814
  br label %bb3, !dbg !13814

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13814
  br label %bb3, !dbg !13814

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13815, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13815
  ret i1 %4, !dbg !13815
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf6cdfdeb53600820E"(ptr align 8 %self) unnamed_addr #0 !dbg !13816 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13818, metadata !DIExpression()), !dbg !13820
  br i1 false, label %bb1, label %bb2, !dbg !13820

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13820, !noundef !19
  %_3 = and i64 %_4, 2305843009213693952, !dbg !13820
  %1 = icmp eq i64 %_3, 2305843009213693952, !dbg !13820
  %2 = zext i1 %1 to i8, !dbg !13820
  store i8 %2, ptr %0, align 1, !dbg !13820
  br label %bb3, !dbg !13820

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13820
  br label %bb3, !dbg !13820

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13821, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13821
  ret i1 %4, !dbg !13821
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3490c883d601ce65E"(ptr align 8 %self) unnamed_addr #0 !dbg !13822 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13824, metadata !DIExpression()), !dbg !13826
  br i1 false, label %bb1, label %bb2, !dbg !13826

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13826, !noundef !19
  %_3 = and i64 %_4, 4611686018427387904, !dbg !13826
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !13826
  %2 = zext i1 %1 to i8, !dbg !13826
  store i8 %2, ptr %0, align 1, !dbg !13826
  br label %bb3, !dbg !13826

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13826
  br label %bb3, !dbg !13826

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13827, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13827
  ret i1 %4, !dbg !13827
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h9c1f18d9882748baE"(ptr align 8 %self) unnamed_addr #0 !dbg !13828 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13830, metadata !DIExpression()), !dbg !13832
  br i1 false, label %bb1, label %bb2, !dbg !13832

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13832, !noundef !19
  %_3 = and i64 %_4, -9223372036854775808, !dbg !13832
  %1 = icmp eq i64 %_3, -9223372036854775808, !dbg !13832
  %2 = zext i1 %1 to i8, !dbg !13832
  store i8 %2, ptr %0, align 1, !dbg !13832
  br label %bb3, !dbg !13832

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13832
  br label %bb3, !dbg !13832

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13833, !range !1598, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !13833
  ret i1 %4, !dbg !13833
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h85fc8e638395c647E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13834 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13839, metadata !DIExpression()), !dbg !13841
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13840, metadata !DIExpression()), !dbg !13841
  store ptr %self, ptr %_6, align 8, !dbg !13842
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_bb11c09674a61de4a74e3cdbe49fc296, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13841
  ret i1 %0, !dbg !13843
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f4e3cea7d3e547fE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13844 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13850, metadata !DIExpression()), !dbg !13852
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13851, metadata !DIExpression()), !dbg !13852
  store ptr %self, ptr %_6, align 8, !dbg !13853
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8 %f, ptr align 1 @alloc_4912a525a3ac3952347cd839ecacd609, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13852
  ret i1 %0, !dbg !13854
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4797c2a6e757395E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13855 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13861, metadata !DIExpression()), !dbg !13863
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13862, metadata !DIExpression()), !dbg !13863
  %0 = load i8, ptr %self, align 1, !dbg !13863, !range !7719, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !13863
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13863

bb2:                                              ; preds = %start
  unreachable, !dbg !13863

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13863
  store ptr @alloc_6e857e38d36db93f102b7a959dd5cdc0, ptr %1, align 8, !dbg !13863
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13863
  store i64 3, ptr %2, align 8, !dbg !13863
  br label %bb6, !dbg !13864

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13863
  store ptr @alloc_71439e0868bef4a1a4b40c15347ea15e, ptr %3, align 8, !dbg !13863
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13863
  store i64 3, ptr %4, align 8, !dbg !13863
  br label %bb6, !dbg !13864

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13863
  store ptr @alloc_e1a1becf0d93de56d0690105a2cc3377, ptr %5, align 8, !dbg !13863
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13863
  store i64 5, ptr %6, align 8, !dbg !13863
  br label %bb6, !dbg !13864

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13863
  store ptr @alloc_ef46438bd7466e855d738e634219d0e5, ptr %7, align 8, !dbg !13863
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13863
  store i64 4, ptr %8, align 8, !dbg !13863
  br label %bb6, !dbg !13864

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13863
  %10 = load ptr, ptr %9, align 8, !dbg !13863, !nonnull !19, !align !1571, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13863
  %12 = load i64, ptr %11, align 8, !dbg !13863, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13863
  ret i1 %13, !dbg !13865
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h201bffb701ce04c8E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13866 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13883, metadata !DIExpression()), !dbg !13891
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13884, metadata !DIExpression()), !dbg !13891
  store ptr @alloc_58675699aa1971e28f58383daadf9f9e, ptr %names.dbg.spill, align 8, !dbg !13891
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !13885, metadata !DIExpression()), !dbg !13892
  %0 = load i32, ptr %self, align 4, !dbg !13893, !noundef !19
  store i32 %0, ptr %_8, align 4, !dbg !13893
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !13894
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !13894
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !13895
  %3 = load i64, ptr %2, align 4, !dbg !13895, !noundef !19
  store i64 %3, ptr %_14, align 8, !dbg !13895
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !13896
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !13896
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !13897
  %6 = load i64, ptr %5, align 4, !dbg !13897, !noundef !19
  store i64 %6, ptr %_20, align 8, !dbg !13897
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !13898
  %8 = load i16, ptr %7, align 4, !dbg !13898, !noundef !19
  store i16 %8, ptr %_23, align 2, !dbg !13898
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !13899
  %10 = load i16, ptr %9, align 2, !dbg !13899, !noundef !19
  store i16 %10, ptr %_27, align 2, !dbg !13899
  store ptr %_27, ptr %_26, align 8, !dbg !13899
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !13892
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !13892
  store ptr %_8, ptr %12, align 8, !dbg !13892
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !13892
  store ptr @vtable.K, ptr %13, align 8, !dbg !13892
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !13892
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !13892
  store ptr %_11, ptr %15, align 8, !dbg !13892
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !13892
  store ptr @vtable.L, ptr %16, align 8, !dbg !13892
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !13892
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !13892
  store ptr %_14, ptr %18, align 8, !dbg !13892
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !13892
  store ptr @vtable.f, ptr %19, align 8, !dbg !13892
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !13892
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !13892
  store ptr %_17, ptr %21, align 8, !dbg !13892
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !13892
  store ptr @vtable.M, ptr %22, align 8, !dbg !13892
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !13892
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !13892
  store ptr %_20, ptr %24, align 8, !dbg !13892
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !13892
  store ptr @vtable.f, ptr %25, align 8, !dbg !13892
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !13892
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !13892
  store ptr %_23, ptr %27, align 8, !dbg !13892
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !13892
  store ptr @vtable.b, ptr %28, align 8, !dbg !13892
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !13892
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !13892
  store ptr %_26, ptr %30, align 8, !dbg !13892
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !13892
  store ptr @vtable.n, ptr %31, align 8, !dbg !13892
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !13892
  store ptr %_5, ptr %32, align 8, !dbg !13892
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !13892
  store i64 7, ptr %33, align 8, !dbg !13892
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !13889, metadata !DIExpression()), !dbg !13900
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h0ce5c913661983f1E(ptr align 8 %f, ptr align 1 @alloc_2f9d5b294113dc028727863597f6d2cd, i64 16, ptr align 8 @alloc_58675699aa1971e28f58383daadf9f9e, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !13900
  ret i1 %34, !dbg !13901
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hd52184e58a95fbdbE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13902 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13909, metadata !DIExpression()), !dbg !13911
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13910, metadata !DIExpression()), !dbg !13911
  %0 = load i16, ptr %self, align 2, !dbg !13912, !noundef !19
  store i16 %0, ptr %_7, align 2, !dbg !13912
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !13913
  %2 = load i64, ptr %1, align 2, !dbg !13913, !noundef !19
  store i64 %2, ptr %_12, align 8, !dbg !13913
  store ptr %_12, ptr %_11, align 8, !dbg !13913
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8 %f, ptr align 1 @alloc_ae8af3467018a6510c5c57ed69350bd2, i64 22, ptr align 1 @alloc_41f921e6e3db67b768bc197d4f1a45fa, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_1a6bc9bed9e09157f62fd9f648005454, i64 4, ptr align 1 %_11, ptr align 8 @vtable.3) #8, !dbg !13911
  ret i1 %3, !dbg !13914
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h19911c6c48cea1c5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13915 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13921, metadata !DIExpression()), !dbg !13923
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13922, metadata !DIExpression()), !dbg !13923
  %_4 = load i8, ptr %self, align 1, !dbg !13923, !range !3173, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !13923

bb2:                                              ; preds = %start
  unreachable, !dbg !13923

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13923
  store ptr @alloc_49340df7f2f7b0b844a2be9d43670366, ptr %0, align 8, !dbg !13923
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13923
  store i64 5, ptr %1, align 8, !dbg !13923
  br label %bb6, !dbg !13924

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13923
  store ptr @alloc_0249e714b4d53946d8004e44fe4f5d4f, ptr %2, align 8, !dbg !13923
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13923
  store i64 5, ptr %3, align 8, !dbg !13923
  br label %bb6, !dbg !13924

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13923
  store ptr @alloc_7ba301ae5bc997e7aaa5723c95598f32, ptr %4, align 8, !dbg !13923
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13923
  store i64 5, ptr %5, align 8, !dbg !13923
  br label %bb6, !dbg !13924

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13923
  store ptr @alloc_ebb8c1dac0e7ad1d65e853dd63c0384c, ptr %6, align 8, !dbg !13923
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13923
  store i64 5, ptr %7, align 8, !dbg !13923
  br label %bb6, !dbg !13924

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13923
  %9 = load ptr, ptr %8, align 8, !dbg !13923, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13923
  %11 = load i64, ptr %10, align 8, !dbg !13923, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !13923
  ret i1 %12, !dbg !13925
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hf4cb8a8710cf160fE"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h89fb6d2dca04318dE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17h5cdc12f3ee6bbd1bE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd60aae39096e1491E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd0ad6d1b7b8d7f05E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hac36df101f9f2416E(ptr align 8, ptr) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h8ae5bebd96008cd7E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h750f8699b4f839acE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h15ce7912bcc9ca8eE(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h5a3a424e65c8c5a6E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7c956d7c8be53c8bE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17ha8f29dd971f907e2E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17ha22198bbb68da755E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h7911842e8b24a80dE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h3f450a69e65230e8E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hbb0855bc7e2396e0E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hb5f0b3d001a6a099E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7546b29596b3cbcaE"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17h110b4081507dd9c0E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h5e7e5c0cee2d3924E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: inaccessiblememonly nocallback nofree nosync nounwind willreturn
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17hbff91b6deea9603bE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h48c1b0ff8f31f7ddE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h460ebb216f9738adE(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h523e80351aa51cc3E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h3addf200f90190a3E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hd1f02de53d09d231E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfdf58f64f09d9b72E"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf7462efb11ed7442E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17h93d74086f655c32aE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h38e028b7dcc4261bE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h017d22254354539aE(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hae39bfcbe96a76caE(ptr align 2) unnamed_addr #0

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd4a6383714610d49E(ptr align 8, ptr) unnamed_addr #1

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hd6e68386afea7425E(ptr align 8) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn writeonly
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17h8262b2c43d637f25E(i64, i64, ptr align 8) unnamed_addr #3

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2986f9aa03438597E(ptr align 2) unnamed_addr #0

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h48ab2cfcf08788adE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h4719846a92e4a03cE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h84efc8e991470cf4E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h5985260fb28ebc73E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17ha3908ba9ddf284ffE(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h02f7b6635ca3706bE"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9793d407e2a9d31bE"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd9c4cebc2c35a9eeE"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hc761ca9aefb6c1a6E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17haf8d4625c6455c7fE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h0c86de4a050deafeE(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa9bc72092dee9e5E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h56e31bde2a462d3bE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17he1b20de8c7509078E"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2d36763529dcc5c8E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h0ce5c913661983f1E(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h5272c459d10a4cc6E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind readnone willreturn }
attributes #5 = { argmemonly nocallback nofree nounwind willreturn }
attributes #6 = { inaccessiblememonly nocallback nofree nosync nounwind willreturn }
attributes #7 = { argmemonly nocallback nofree nounwind willreturn writeonly }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { inaccessiblememonly }

!llvm.module.flags = !{!775, !776, !777}
!llvm.dbg.cu = !{!778}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !19, identifier: "3fc755e08424ec488b9875bbb795e7f1")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !14, file: !2, size: 64, align: 64, elements: !16, templateParams: !19, identifier: "1a30bea9ca14bb876bebbdbdff5ed468")
!14 = !DINamespace(name: "addr", scope: !15)
!15 = !DINamespace(name: "x86_64", scope: null)
!16 = !{!17}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !13, file: !2, baseType: !18, size: 64, align: 64)
!18 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!19 = !{}
!20 = !DIGlobalVariableExpression(var: !21, expr: !DIExpression())
!21 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !22, isLocal: true, isDefinition: true)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !23, vtableHolder: !28, templateParams: !19, identifier: "70647e3b853d5fbc78a98226bf104528")
!23 = !{!24, !25, !26, !27}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !22, file: !2, baseType: !6, size: 64, align: 64)
!25 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!26 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !22, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!28 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!29 = !DIGlobalVariableExpression(var: !30, expr: !DIExpression())
!30 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !31, isLocal: true, isDefinition: true)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !32, vtableHolder: !37, templateParams: !19, identifier: "64439bc0cedd7fca9296a2319e9cc6d0")
!32 = !{!33, !34, !35, !36}
!33 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !31, file: !2, baseType: !6, size: 64, align: 64)
!34 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !31, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!35 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !31, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!36 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !31, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!37 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!38 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !39, file: !2, size: 64, align: 64, elements: !42, templateParams: !19, identifier: "a8489d2779d8c4cbebd16c6dadbe908")
!39 = !DINamespace(name: "page_table", scope: !40)
!40 = !DINamespace(name: "paging", scope: !41)
!41 = !DINamespace(name: "structures", scope: !15)
!42 = !{!43}
!43 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !38, file: !2, baseType: !18, size: 64, align: 64)
!44 = !DIGlobalVariableExpression(var: !45, expr: !DIExpression())
!45 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !46, isLocal: true, isDefinition: true)
!46 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !47, vtableHolder: !52, templateParams: !19, identifier: "3b4ba73450ee95e217cb04436c8da180")
!47 = !{!48, !49, !50, !51}
!48 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !46, file: !2, baseType: !6, size: 64, align: 64)
!49 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !46, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !46, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!51 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !46, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!52 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !53, size: 64, align: 64, dwarfAddressSpace: 0)
!53 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !54, file: !2, size: 128, align: 32, elements: !55, templateParams: !86, identifier: "afccbb51fda441bdac86ad3537a0fde8")
!54 = !DINamespace(name: "idt", scope: !41)
!55 = !{!56, !58, !59, !63, !64, !66, !67}
!56 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !53, file: !2, baseType: !57, size: 16, align: 16)
!57 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!58 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !53, file: !2, baseType: !57, size: 16, align: 16, offset: 16)
!59 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !53, file: !2, baseType: !60, size: 16, align: 16, offset: 32)
!60 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !54, file: !2, size: 16, align: 16, elements: !61, templateParams: !19, identifier: "858c6acbebdbffbabd2fc900932269e4")
!61 = !{!62}
!62 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !60, file: !2, baseType: !57, size: 16, align: 16)
!63 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !53, file: !2, baseType: !57, size: 16, align: 16, offset: 48)
!64 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !53, file: !2, baseType: !65, size: 32, align: 32, offset: 64)
!65 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!66 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !53, file: !2, baseType: !65, size: 32, align: 32, offset: 96)
!67 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !53, file: !2, baseType: !68, align: 8, offset: 128)
!68 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !71, identifier: "6325bc5faa7868b9d9e875ff4654bf0")
!69 = !DINamespace(name: "marker", scope: !70)
!70 = !DINamespace(name: "core", scope: null)
!71 = !{!72}
!72 = !DITemplateTypeParameter(name: "T", type: !73)
!73 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!74 = !DISubroutineType(types: !75)
!75 = !{null, !76}
!76 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !54, file: !2, size: 320, align: 64, elements: !77, templateParams: !19, identifier: "5c4b1691fe7b273c10a996debae1ef87")
!77 = !{!78}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !76, file: !2, baseType: !79, size: 320, align: 64)
!79 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !54, file: !2, size: 320, align: 64, elements: !80, templateParams: !19, identifier: "cb821aa33c4d041a7de57ee0453fcfcd")
!80 = !{!81, !82, !83, !84, !85}
!81 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !79, file: !2, baseType: !13, size: 64, align: 64)
!82 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !79, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!83 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !79, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!84 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !79, file: !2, baseType: !13, size: 64, align: 64, offset: 192)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !79, file: !2, baseType: !18, size: 64, align: 64, offset: 256)
!86 = !{!87}
!87 = !DITemplateTypeParameter(name: "F", type: !73)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !19, identifier: "af13b79b18affe0479753bdf8bdf0f9c")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !97, templateParams: !19, identifier: "46595bf07e33ba931c8b0f0cf9dd7e6f")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !18, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !19, identifier: "633d2d47ef108da23fcea5fe13f92807")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !19, identifier: "e0fec765575fe1c67e1965cae9eb37c")
!108 = !DINamespace(name: "fmt", scope: !70)
!109 = !{!110, !122, !177}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !19, identifier: "1bd0df68c6cb6036a2bb36aa5621bbdb")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !19, identifier: "c67d244f92c53ee233f4a290be1c6ff8")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::v1::Argument]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !19, identifier: "37e4e944ba32344d635147f54bf9f4df")
!124 = !DINamespace(name: "option", scope: !70)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !19, identifier: "eff75c39088f38f57b6ca1fc85a0229a", discriminator: !176)
!127 = !{!128, !172}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !19, templateParams: !130, identifier: "caff66e7c4f3d2646e85b521ac86f85a")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::v1::Argument]", file: !2, size: 128, align: 64, elements: !133, templateParams: !19, identifier: "2225a8a3217ca2e4230086a86939d931")
!133 = !{!134, !171}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 448, align: 64, elements: !139, templateParams: !19, identifier: "bd6e29dcdd1c85099e937af3adb84f39")
!137 = !DINamespace(name: "v1", scope: !138)
!138 = !DINamespace(name: "rt", scope: !108)
!139 = !{!140, !141}
!140 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 384)
!141 = !DIDerivedType(tag: DW_TAG_member, name: "format", scope: !136, file: !2, baseType: !142, size: 384, align: 64)
!142 = !DICompositeType(tag: DW_TAG_structure_type, name: "FormatSpec", scope: !137, file: !2, size: 384, align: 64, elements: !143, templateParams: !19, identifier: "6cc4f16dc004a368eb7a2afb2c6178c")
!143 = !{!144, !146, !153, !154, !170}
!144 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !142, file: !2, baseType: !145, size: 32, align: 32, offset: 288)
!145 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!146 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !142, file: !2, baseType: !147, size: 8, align: 8, offset: 320)
!147 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !148)
!148 = !{!149, !150, !151, !152}
!149 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!150 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!151 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!152 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!153 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !142, file: !2, baseType: !65, size: 32, align: 32, offset: 256)
!154 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !142, file: !2, baseType: !155, size: 128, align: 64)
!155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !156, templateParams: !19, identifier: "32660758978696a09244873a5d6fbb61")
!156 = !{!157}
!157 = !DICompositeType(tag: DW_TAG_variant_part, scope: !155, file: !2, size: 128, align: 64, elements: !158, templateParams: !19, identifier: "28e5bb3a090c14f2cd182db549a068a6", discriminator: !169)
!158 = !{!159, !163, !167}
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !157, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 0)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !155, file: !2, size: 128, align: 64, elements: !161, templateParams: !19, identifier: "341e2e1a54680fcd4e0a11a9f090ffaa")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !157, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 1)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !155, file: !2, size: 128, align: 64, elements: !165, templateParams: !19, identifier: "4a82d78f7563c7ad8c72200904d871bb")
!165 = !{!166}
!166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !164, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !157, file: !2, baseType: !168, size: 128, align: 64, extraData: i64 2)
!168 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !155, file: !2, size: 128, align: 64, elements: !19, identifier: "4f9ef5bac5220bb9412e1e0f55484c15")
!169 = !DIDerivedType(tag: DW_TAG_member, scope: !155, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!170 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !142, file: !2, baseType: !155, size: 128, align: 64, offset: 128)
!171 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !173, size: 128, align: 64)
!173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !174, templateParams: !130, identifier: "f64c0c4a3e31ce946976d4995d49649a")
!174 = !{!175}
!175 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !173, file: !2, baseType: !132, size: 128, align: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !178, size: 128, align: 64, offset: 256)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::ArgumentV1]", file: !2, size: 128, align: 64, elements: !179, templateParams: !19, identifier: "5e6975564bb19db54eba15ca2ba01c7")
!179 = !{!180, !242}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "ArgumentV1", scope: !108, file: !2, size: 128, align: 64, elements: !183, templateParams: !19, identifier: "ea6cf7b811e43b9e7b4d363768d4d9d6")
!183 = !{!184, !188}
!184 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !182, file: !2, baseType: !185, size: 64, align: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::{extern#0}::Opaque", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !187, file: !2, align: 8, elements: !19, identifier: "309a12208c9a77154ceb9b2c501d7d92")
!187 = !DINamespace(name: "{extern#0}", scope: !108)
!188 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !182, file: !2, baseType: !189, size: 64, align: 64, offset: 64)
!189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !190, size: 64, align: 64, dwarfAddressSpace: 0)
!190 = !DISubroutineType(types: !191)
!191 = !{!192, !185, !210}
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !193, file: !2, size: 8, align: 8, elements: !194, templateParams: !19, identifier: "ab4fdd4ae7b9c0609a3e563b345100af")
!193 = !DINamespace(name: "result", scope: !70)
!194 = !{!195}
!195 = !DICompositeType(tag: DW_TAG_variant_part, scope: !192, file: !2, size: 8, align: 8, elements: !196, templateParams: !19, identifier: "b1509727e34e792adf97c998c8b09839", discriminator: !209)
!196 = !{!197, !205}
!197 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !195, file: !2, baseType: !198, size: 8, align: 8, extraData: i64 0)
!198 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !192, file: !2, size: 8, align: 8, elements: !199, templateParams: !201, identifier: "7b72f9a6c523523a3efe2fa3bc75af66")
!199 = !{!200}
!200 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !198, file: !2, baseType: !7, align: 8, offset: 8)
!201 = !{!202, !203}
!202 = !DITemplateTypeParameter(name: "T", type: !7)
!203 = !DITemplateTypeParameter(name: "E", type: !204)
!204 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !19, identifier: "c2c8f2f945c37359aa57422093183824")
!205 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !195, file: !2, baseType: !206, size: 8, align: 8, extraData: i64 1)
!206 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !192, file: !2, size: 8, align: 8, elements: !207, templateParams: !201, identifier: "7e7f93e4d1c31285722aa9db6f824275")
!207 = !{!208}
!208 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !206, file: !2, baseType: !204, align: 8, offset: 8)
!209 = !DIDerivedType(tag: DW_TAG_member, scope: !192, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !212, templateParams: !19, identifier: "f926d77f60c5c9d319d3b7845f5fe267")
!212 = !{!213, !214, !215, !216, !230, !231}
!213 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !211, file: !2, baseType: !65, size: 32, align: 32, offset: 384)
!214 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !211, file: !2, baseType: !145, size: 32, align: 32, offset: 416)
!215 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !211, file: !2, baseType: !147, size: 8, align: 8, offset: 448)
!216 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 128)
!217 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !218, templateParams: !19, identifier: "cb26f181a711fbe83b3afb348d7c01cb")
!218 = !{!219}
!219 = !DICompositeType(tag: DW_TAG_variant_part, scope: !217, file: !2, size: 128, align: 64, elements: !220, templateParams: !19, identifier: "8d3067b891c8f12a45e965020aca888f", discriminator: !229)
!220 = !{!221, !225}
!221 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !219, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 0)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !217, file: !2, size: 128, align: 64, elements: !19, templateParams: !223, identifier: "c8b9aa2632d7f877a99d298efe41260c")
!223 = !{!224}
!224 = !DITemplateTypeParameter(name: "T", type: !9)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !219, file: !2, baseType: !226, size: 128, align: 64, extraData: i64 1)
!226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !217, file: !2, size: 128, align: 64, elements: !227, templateParams: !223, identifier: "eec942390a307d7c8c2162b2092f63f3")
!227 = !{!228}
!228 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !226, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!229 = !DIDerivedType(tag: DW_TAG_member, scope: !217, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!230 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 256)
!231 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !211, file: !2, baseType: !232, size: 128, align: 64)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !233, templateParams: !19, identifier: "21e2737f9b3dccde2bd3f02defa8704f")
!233 = !{!234, !237}
!234 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !232, file: !2, baseType: !235, size: 64, align: 64)
!235 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !236, size: 64, align: 64, dwarfAddressSpace: 0)
!236 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !19, identifier: "bb744bac75d5d19249a16512e8e296c")
!237 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !232, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !239, size: 64, align: 64, dwarfAddressSpace: 0)
!239 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !240)
!240 = !{!241}
!241 = !DISubrange(count: 3, lowerBound: 0)
!242 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !178, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!243 = !DIGlobalVariableExpression(var: !244, expr: !DIExpression())
!244 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !245, isLocal: true, isDefinition: true)
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !246, vtableHolder: !57, templateParams: !19, identifier: "f1947af1b77a569d68f1b8c18e249c21")
!246 = !{!247, !248, !249, !250}
!247 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !245, file: !2, baseType: !6, size: 64, align: 64)
!248 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!249 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!250 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !245, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!251 = !DIGlobalVariableExpression(var: !252, expr: !DIExpression())
!252 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !253, isLocal: true, isDefinition: true)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !254, vtableHolder: !259, templateParams: !19, identifier: "e0c671b7df482123da121ff66979e6d4")
!254 = !{!255, !256, !257, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !253, file: !2, baseType: !6, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!257 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!258 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !253, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!259 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !15, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !260)
!260 = !{!261, !262, !263, !264}
!261 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!262 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!263 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!264 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!265 = !DIGlobalVariableExpression(var: !266, expr: !DIExpression())
!266 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !267, isLocal: true, isDefinition: true)
!267 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !268, vtableHolder: !60, templateParams: !19, identifier: "169a0137403cb32efc86e0bbd60f8c5e")
!268 = !{!269, !270, !271, !272}
!269 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !267, file: !2, baseType: !6, size: 64, align: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!272 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !267, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!273 = !DIGlobalVariableExpression(var: !274, expr: !DIExpression())
!274 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !275, isLocal: true, isDefinition: true)
!275 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !276, vtableHolder: !13, templateParams: !19, identifier: "943369746d4047076597bb8f6033f083")
!276 = !{!277, !278, !279, !280}
!277 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !275, file: !2, baseType: !6, size: 64, align: 64)
!278 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!279 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !275, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!281 = !DIGlobalVariableExpression(var: !282, expr: !DIExpression())
!282 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !283, isLocal: true, isDefinition: true)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !284, vtableHolder: !18, templateParams: !19, identifier: "66ff2dcbfb38c216c91c93b33c8afb87")
!284 = !{!285, !286, !287, !288}
!285 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !283, file: !2, baseType: !6, size: 64, align: 64)
!286 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!287 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!288 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !283, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!289 = !DIGlobalVariableExpression(var: !290, expr: !DIExpression())
!290 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !291, isLocal: true, isDefinition: true)
!291 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !292, vtableHolder: !297, templateParams: !19, identifier: "2b311fdea234d70d2642c53b37fead96")
!292 = !{!293, !294, !295, !296}
!293 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !291, file: !2, baseType: !6, size: 64, align: 64)
!294 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!295 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!296 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !291, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !298, file: !2, size: 64, align: 64, elements: !300, templateParams: !19, identifier: "e0aaad1dec5dfca78b7b0d7c8c93800c")
!298 = !DINamespace(name: "fmt", scope: !299)
!299 = !DINamespace(name: "{impl#11}", scope: !54)
!300 = !{!301}
!301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !297, file: !2, baseType: !18, size: 64, align: 64)
!302 = !DIGlobalVariableExpression(var: !303, expr: !DIExpression())
!303 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !304, isLocal: true, isDefinition: true)
!304 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !305, vtableHolder: !310, templateParams: !19, identifier: "5f08d0f6d065326824a9f2075a246e9f")
!305 = !{!306, !307, !308, !309}
!306 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !304, file: !2, baseType: !6, size: 64, align: 64)
!307 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!308 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!309 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !304, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!310 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!311 = !DIGlobalVariableExpression(var: !312, expr: !DIExpression())
!312 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !313, isLocal: true, isDefinition: true)
!313 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !314, vtableHolder: !319, templateParams: !19, identifier: "d7b525046efe7886b5a5470c066203f9")
!314 = !{!315, !316, !317, !318}
!315 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !313, file: !2, baseType: !6, size: 64, align: 64)
!316 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!317 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!318 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !313, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!319 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !54, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !320)
!320 = !{!321, !322, !323}
!321 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!322 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!323 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!324 = !DIGlobalVariableExpression(var: !325, expr: !DIExpression())
!325 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hfb5170f678515da5E", scope: !326, file: !327, line: 486, type: !328, isLocal: true, isDefinition: true, align: 64)
!326 = !DINamespace(name: "mapper", scope: !40)
!327 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!328 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !329, templateParams: !19, identifier: "602ad6b9c37d10ef7cc8589a0997a2d7")
!329 = !{!330}
!330 = !DICompositeType(tag: DW_TAG_variant_part, scope: !328, file: !2, size: 128, align: 64, elements: !331, templateParams: !19, identifier: "994653562af8eaaad7a5b018a7dbc0ba", discriminator: !346)
!331 = !{!332, !342}
!332 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !330, file: !2, baseType: !333, size: 128, align: 64, extraData: i64 0)
!333 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !328, file: !2, size: 128, align: 64, elements: !19, templateParams: !334, identifier: "e44b2a21b95101a4f25adf6166ec0ab6")
!334 = !{!335}
!335 = !DITemplateTypeParameter(name: "T", type: !336)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !337, templateParams: !19, identifier: "e5ecd48056ee8def9bd284871f9240")
!337 = !{!338, !341}
!338 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !336, file: !2, baseType: !339, size: 64, align: 64)
!339 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !340, size: 64, align: 64, dwarfAddressSpace: 0)
!340 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !19, identifier: "4f948b677292c344d660ba361e65ec21")
!341 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !336, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !330, file: !2, baseType: !343, size: 128, align: 64)
!343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !328, file: !2, size: 128, align: 64, elements: !344, templateParams: !334, identifier: "d4d8c69a2ee35e86caa4f40fc3c6da58")
!344 = !{!345}
!345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !343, file: !2, baseType: !336, size: 128, align: 64)
!346 = !DIDerivedType(tag: DW_TAG_member, scope: !328, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!347 = !DIGlobalVariableExpression(var: !348, expr: !DIExpression())
!348 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !349, isLocal: true, isDefinition: true)
!349 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !350, vtableHolder: !355, templateParams: !19, identifier: "8d4ea0f191096309d4cace3214ca89c6")
!350 = !{!351, !352, !353, !354}
!351 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !349, file: !2, baseType: !6, size: 64, align: 64)
!352 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!353 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !349, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !14, file: !2, size: 64, align: 64, elements: !356, templateParams: !19, identifier: "9bea1acd05360596673f82fef5efb498")
!356 = !{!357}
!357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !355, file: !2, baseType: !18, size: 64, align: 64)
!358 = !DIGlobalVariableExpression(var: !359, expr: !DIExpression())
!359 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !360, isLocal: true, isDefinition: true)
!360 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !361, vtableHolder: !366, templateParams: !19, identifier: "103ee83541754b1310b47ef90a25c030")
!361 = !{!362, !363, !364, !365}
!362 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !360, file: !2, baseType: !6, size: 64, align: 64)
!363 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!364 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !360, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !39, file: !2, size: 64, align: 64, elements: !367, templateParams: !19, identifier: "6efbe0bc77394968fed7c631ac64ad57")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !366, file: !2, baseType: !18, size: 64, align: 64)
!369 = !DIGlobalVariableExpression(var: !370, expr: !DIExpression())
!370 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !371, isLocal: true, isDefinition: true)
!371 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !372, vtableHolder: !377, templateParams: !19, identifier: "a9f38c2ed237b51291b57ada18f179ad")
!372 = !{!373, !374, !375, !376}
!373 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !371, file: !2, baseType: !6, size: 64, align: 64)
!374 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!375 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!376 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !371, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!378 = !DIGlobalVariableExpression(var: !379, expr: !DIExpression())
!379 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !380, isLocal: true, isDefinition: true)
!380 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !381, vtableHolder: !386, templateParams: !19, identifier: "98bdaab75ee8d8e7cd3c1a33b5110ecb")
!381 = !{!382, !383, !384, !385}
!382 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !380, file: !2, baseType: !6, size: 64, align: 64)
!383 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!384 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!385 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !380, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !387, size: 64, align: 64, dwarfAddressSpace: 0)
!387 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !388, file: !2, size: 16, align: 16, elements: !390, templateParams: !19, identifier: "6c40a9a29958427547ebb41d72edbd2c")
!388 = !DINamespace(name: "tlb", scope: !389)
!389 = !DINamespace(name: "instructions", scope: !15)
!390 = !{!391}
!391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !387, file: !2, baseType: !57, size: 16, align: 16)
!392 = !DIGlobalVariableExpression(var: !393, expr: !DIExpression())
!393 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !394, isLocal: true, isDefinition: true)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !395, vtableHolder: !400, templateParams: !19, identifier: "183d33f69409017d78c0878c342bc89f")
!395 = !{!396, !397, !398, !399}
!396 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !394, file: !2, baseType: !6, size: 64, align: 64)
!397 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!398 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!399 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !394, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!400 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !57, size: 64, align: 64, dwarfAddressSpace: 0)
!401 = !DIGlobalVariableExpression(var: !402, expr: !DIExpression())
!402 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !403, isLocal: true, isDefinition: true)
!403 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !404, vtableHolder: !409, templateParams: !19, identifier: "76a36f92706138bc96068bd075a152f1")
!404 = !{!405, !406, !407, !408}
!405 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !403, file: !2, baseType: !6, size: 64, align: 64)
!406 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!407 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !403, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!409 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !65, size: 64, align: 64, dwarfAddressSpace: 0)
!410 = !DIGlobalVariableExpression(var: !411, expr: !DIExpression())
!411 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !412, isLocal: true, isDefinition: true)
!412 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !413, vtableHolder: !418, templateParams: !19, identifier: "6d3e51ab40ad0156385561c7e2acfb91")
!413 = !{!414, !415, !416, !417}
!414 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !412, file: !2, baseType: !6, size: 64, align: 64)
!415 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!416 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!417 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !412, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!418 = !DICompositeType(tag: DW_TAG_array_type, baseType: !18, size: 512, align: 64, elements: !419)
!419 = !{!420}
!420 = !DISubrange(count: 8, lowerBound: 0)
!421 = !DIGlobalVariableExpression(var: !422, expr: !DIExpression())
!422 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !423, isLocal: true, isDefinition: true)
!423 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !424, vtableHolder: !429, templateParams: !19, identifier: "859d9c451b8060d4f0e9133cc45ec238")
!424 = !{!425, !426, !427, !428}
!425 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !423, file: !2, baseType: !6, size: 64, align: 64)
!426 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!427 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!428 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !423, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!430 = !DIGlobalVariableExpression(var: !431, expr: !DIExpression())
!431 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !432, isLocal: true, isDefinition: true)
!432 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !433, vtableHolder: !53, templateParams: !19, identifier: "76b213caac0b96ba28a614c86984401a")
!433 = !{!434, !435, !436, !437}
!434 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !432, file: !2, baseType: !6, size: 64, align: 64)
!435 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!436 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!437 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !432, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!438 = !DIGlobalVariableExpression(var: !439, expr: !DIExpression())
!439 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !440, isLocal: true, isDefinition: true)
!440 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !441, vtableHolder: !446, templateParams: !19, identifier: "83a1b87c2e235352b7522bcaaa765944")
!441 = !{!442, !443, !444, !445}
!442 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !440, file: !2, baseType: !6, size: 64, align: 64)
!443 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!444 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !440, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!446 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !54, file: !2, size: 128, align: 32, elements: !447, templateParams: !462, identifier: "4c406a743b48f90f0681e19f9c591f8")
!447 = !{!448, !449, !450, !451, !452, !453, !454}
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !446, file: !2, baseType: !57, size: 16, align: 16)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !446, file: !2, baseType: !57, size: 16, align: 16, offset: 16)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !446, file: !2, baseType: !60, size: 16, align: 16, offset: 32)
!451 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !446, file: !2, baseType: !57, size: 16, align: 16, offset: 48)
!452 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !446, file: !2, baseType: !65, size: 32, align: 32, offset: 64)
!453 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !446, file: !2, baseType: !65, size: 32, align: 32, offset: 96)
!454 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !446, file: !2, baseType: !455, align: 8, offset: 128)
!455 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !456, identifier: "a2f27e4e4632d0fd84afd097de76aa76")
!456 = !{!457}
!457 = !DITemplateTypeParameter(name: "T", type: !458)
!458 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!459 = !DISubroutineType(types: !460)
!460 = !{!461, !76, !18}
!461 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!462 = !{!463}
!463 = !DITemplateTypeParameter(name: "F", type: !458)
!464 = !DIGlobalVariableExpression(var: !465, expr: !DIExpression())
!465 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !466, isLocal: true, isDefinition: true)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !467, vtableHolder: !472, templateParams: !19, identifier: "cd4e8c10eb601f35322fb4fb710b8775")
!467 = !{!468, !469, !470, !471}
!468 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !466, file: !2, baseType: !6, size: 64, align: 64)
!469 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!470 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !466, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !54, file: !2, size: 128, align: 32, elements: !473, templateParams: !487, identifier: "a973badfde6ea7f7cebd5f68371ce6cf")
!473 = !{!474, !475, !476, !477, !478, !479, !480}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !472, file: !2, baseType: !57, size: 16, align: 16)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !472, file: !2, baseType: !57, size: 16, align: 16, offset: 16)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !472, file: !2, baseType: !60, size: 16, align: 16, offset: 32)
!477 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !472, file: !2, baseType: !57, size: 16, align: 16, offset: 48)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !472, file: !2, baseType: !65, size: 32, align: 32, offset: 64)
!479 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !472, file: !2, baseType: !65, size: 32, align: 32, offset: 96)
!480 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !472, file: !2, baseType: !481, align: 8, offset: 128)
!481 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !482, identifier: "180cc743fe9dbfa81a031aca005d251d")
!482 = !{!483}
!483 = !DITemplateTypeParameter(name: "T", type: !484)
!484 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !485, size: 64, align: 64, dwarfAddressSpace: 0)
!485 = !DISubroutineType(types: !486)
!486 = !{null, !76, !18}
!487 = !{!488}
!488 = !DITemplateTypeParameter(name: "F", type: !484)
!489 = !DIGlobalVariableExpression(var: !490, expr: !DIExpression())
!490 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !491, isLocal: true, isDefinition: true)
!491 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !492, vtableHolder: !497, templateParams: !19, identifier: "9b115ba190558a588649c3b76088f986")
!492 = !{!493, !494, !495, !496}
!493 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !491, file: !2, baseType: !6, size: 64, align: 64)
!494 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!495 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !491, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !54, file: !2, size: 128, align: 32, elements: !498, templateParams: !515, identifier: "2c267f8134fa2b6521815b23f4a5c6c6")
!498 = !{!499, !500, !501, !502, !503, !504, !505}
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !497, file: !2, baseType: !57, size: 16, align: 16)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !497, file: !2, baseType: !57, size: 16, align: 16, offset: 16)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !497, file: !2, baseType: !60, size: 16, align: 16, offset: 32)
!502 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !497, file: !2, baseType: !57, size: 16, align: 16, offset: 48)
!503 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !497, file: !2, baseType: !65, size: 32, align: 32, offset: 64)
!504 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !497, file: !2, baseType: !65, size: 32, align: 32, offset: 96)
!505 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !497, file: !2, baseType: !506, align: 8, offset: 128)
!506 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !507, identifier: "f98ad49cc96612b2cc8ba6fa450a6a53")
!507 = !{!508}
!508 = !DITemplateTypeParameter(name: "T", type: !509)
!509 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !510, size: 64, align: 64, dwarfAddressSpace: 0)
!510 = !DISubroutineType(types: !511)
!511 = !{null, !76, !512}
!512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !54, file: !2, size: 64, align: 64, elements: !513, templateParams: !19, identifier: "447cbacb19fbc9ce2b503196d042877d")
!513 = !{!514}
!514 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !512, file: !2, baseType: !18, size: 64, align: 64)
!515 = !{!516}
!516 = !DITemplateTypeParameter(name: "F", type: !509)
!517 = !DIGlobalVariableExpression(var: !518, expr: !DIExpression())
!518 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !519, isLocal: true, isDefinition: true)
!519 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !520, vtableHolder: !525, templateParams: !19, identifier: "4d6a0b3e5a9793cafa05e3555cfa9133")
!520 = !{!521, !522, !523, !524}
!521 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !519, file: !2, baseType: !6, size: 64, align: 64)
!522 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!523 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !519, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!525 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !54, file: !2, size: 128, align: 32, elements: !526, templateParams: !540, identifier: "741b33299b66698dee340039aaf81ce5")
!526 = !{!527, !528, !529, !530, !531, !532, !533}
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !525, file: !2, baseType: !57, size: 16, align: 16)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !525, file: !2, baseType: !57, size: 16, align: 16, offset: 16)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !525, file: !2, baseType: !60, size: 16, align: 16, offset: 32)
!530 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !525, file: !2, baseType: !57, size: 16, align: 16, offset: 48)
!531 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !525, file: !2, baseType: !65, size: 32, align: 32, offset: 64)
!532 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !525, file: !2, baseType: !65, size: 32, align: 32, offset: 96)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !525, file: !2, baseType: !534, align: 8, offset: 128)
!534 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !535, identifier: "2f61539d499cd260f1aa91cdd8e0b86c")
!535 = !{!536}
!536 = !DITemplateTypeParameter(name: "T", type: !537)
!537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !538, size: 64, align: 64, dwarfAddressSpace: 0)
!538 = !DISubroutineType(types: !539)
!539 = !{!461, !76}
!540 = !{!541}
!541 = !DITemplateTypeParameter(name: "F", type: !537)
!542 = !DIGlobalVariableExpression(var: !543, expr: !DIExpression())
!543 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !544, isLocal: true, isDefinition: true)
!544 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !545, vtableHolder: !550, templateParams: !19, identifier: "822d4641790a90e939a375c270a9d8e7")
!545 = !{!546, !547, !548, !549}
!546 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !544, file: !2, baseType: !6, size: 64, align: 64)
!547 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!548 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!549 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !544, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!550 = !DICompositeType(tag: DW_TAG_array_type, baseType: !53, size: 1024, align: 32, elements: !419)
!551 = !DIGlobalVariableExpression(var: !552, expr: !DIExpression())
!552 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !553, isLocal: true, isDefinition: true)
!553 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !554, vtableHolder: !559, templateParams: !19, identifier: "f01bea6938b57b248c3be8712f6547ba")
!554 = !{!555, !556, !557, !558}
!555 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !553, file: !2, baseType: !6, size: 64, align: 64)
!556 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!557 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!558 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !553, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !560, size: 64, align: 64, dwarfAddressSpace: 0)
!560 = !DICompositeType(tag: DW_TAG_array_type, baseType: !53, size: 28672, align: 32, elements: !561)
!561 = !{!562}
!562 = !DISubrange(count: 224, lowerBound: 0)
!563 = !DIGlobalVariableExpression(var: !564, expr: !DIExpression())
!564 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !565, isLocal: true, isDefinition: true)
!565 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !566, vtableHolder: !571, templateParams: !19, identifier: "965568fdcd8951d3ff7f8b6412cef767")
!566 = !{!567, !568, !569, !570}
!567 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !565, file: !2, baseType: !6, size: 64, align: 64)
!568 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!569 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!570 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !565, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !579, identifier: "587e918da625136687674bc2bf748b63")
!572 = !DINamespace(name: "mapped_page_table", scope: !326)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !571, file: !2, baseType: !575, size: 64, align: 64)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !576, file: !2, size: 64, align: 64, elements: !577, templateParams: !19, identifier: "109e57cc66ad729d33236b685730fc4b")
!576 = !DINamespace(name: "offset_page_table", scope: !326)
!577 = !{!578}
!578 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !575, file: !2, baseType: !13, size: 64, align: 64)
!579 = !{!580}
!580 = !DITemplateTypeParameter(name: "P", type: !575)
!581 = !DIGlobalVariableExpression(var: !582, expr: !DIExpression())
!582 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !583, isLocal: true, isDefinition: true)
!583 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !584, vtableHolder: !589, templateParams: !19, identifier: "2e9c1d0bd7ecb56dd09e63d1b41752ae")
!584 = !{!585, !586, !587, !588}
!585 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !583, file: !2, baseType: !6, size: 64, align: 64)
!586 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!587 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!588 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !583, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!590 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!591 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !39, file: !2, size: 32768, align: 32768, elements: !592, templateParams: !19, identifier: "b8c9a9b405ed72bf33b00962b5ccc142")
!592 = !{!593}
!593 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !591, file: !2, baseType: !594, size: 32768, align: 64)
!594 = !DICompositeType(tag: DW_TAG_array_type, baseType: !38, size: 32768, align: 64, elements: !595)
!595 = !{!596}
!596 = !DISubrange(count: 512, lowerBound: 0)
!597 = !DIGlobalVariableExpression(var: !598, expr: !DIExpression())
!598 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !599, isLocal: true, isDefinition: true)
!599 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !600, vtableHolder: !605, templateParams: !19, identifier: "d33d9b5051f5c8d1753dc851f180c870")
!600 = !{!601, !602, !603, !604}
!601 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !599, file: !2, baseType: !6, size: 64, align: 64)
!602 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!603 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!604 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !599, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!605 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!606 = !DIGlobalVariableExpression(var: !607, expr: !DIExpression())
!607 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !608, isLocal: true, isDefinition: true)
!608 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !609, vtableHolder: !614, templateParams: !19, identifier: "14c0b24d97c20d39bb05ae87652a16c8")
!609 = !{!610, !611, !612, !613}
!610 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !608, file: !2, baseType: !6, size: 64, align: 64)
!611 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!612 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!613 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !608, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!614 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!615 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 128, align: 64, elements: !616, templateParams: !579, identifier: "4dceb2517ecc1fd04ed106275953c8d9")
!616 = !{!617, !618}
!617 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !615, file: !2, baseType: !571, size: 64, align: 64)
!618 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !615, file: !2, baseType: !590, size: 64, align: 64, offset: 64)
!619 = !DIGlobalVariableExpression(var: !620, expr: !DIExpression())
!620 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !621, isLocal: true, isDefinition: true)
!621 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !622, vtableHolder: !590, templateParams: !19, identifier: "56bf6b2c19a0c596455e0f4333ce6112")
!622 = !{!623, !624, !625, !626}
!623 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !621, file: !2, baseType: !6, size: 64, align: 64)
!624 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!625 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!626 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !621, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!627 = !DIGlobalVariableExpression(var: !628, expr: !DIExpression())
!628 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !629, isLocal: true, isDefinition: true)
!629 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !630, vtableHolder: !635, templateParams: !19, identifier: "311b733a929c4217585037e7cd674a68")
!630 = !{!631, !632, !633, !634}
!631 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !629, file: !2, baseType: !6, size: 64, align: 64)
!632 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!633 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !629, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !636, size: 64, align: 64, dwarfAddressSpace: 0)
!636 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !39, file: !2, size: 16, align: 16, elements: !637, templateParams: !19, identifier: "1173f68c399da7cca5ca9d9680b92b75")
!637 = !{!638}
!638 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !636, file: !2, baseType: !57, size: 16, align: 16)
!639 = !DIGlobalVariableExpression(var: !640, expr: !DIExpression())
!640 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !641, isLocal: true, isDefinition: true)
!641 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !642, vtableHolder: !647, templateParams: !19, identifier: "5febba4f9c3a3cb917c0100dec2599e7")
!642 = !{!643, !644, !645, !646}
!643 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !641, file: !2, baseType: !6, size: 64, align: 64)
!644 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!645 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!646 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !641, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!647 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!648 = !DIGlobalVariableExpression(var: !649, expr: !DIExpression())
!649 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !650, isLocal: true, isDefinition: true)
!650 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !651, vtableHolder: !656, templateParams: !19, identifier: "df310c62b31c62a2f4114888695f9fce")
!651 = !{!652, !653, !654, !655}
!652 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !650, file: !2, baseType: !6, size: 64, align: 64)
!653 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!654 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!655 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !650, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!656 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !326, file: !2, size: 128, align: 64, elements: !657, templateParams: !19, identifier: "20500189be2662d4251fffc07402b85a")
!657 = !{!658}
!658 = !DICompositeType(tag: DW_TAG_variant_part, scope: !656, file: !2, size: 128, align: 64, elements: !659, templateParams: !19, identifier: "2a9816ba290a8ca2fff12aac73a32da2", discriminator: !710)
!659 = !{!660, !678, !694}
!660 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !658, file: !2, baseType: !661, size: 128, align: 64, extraData: i64 0)
!661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !656, file: !2, size: 128, align: 64, elements: !662, templateParams: !19, identifier: "d9060c4b098f4a9d692e9d4238d69e6")
!662 = !{!663}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !661, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!664 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !665, file: !2, size: 64, align: 64, elements: !666, templateParams: !676, identifier: "d9d61fabb56efdd74955a9b633e4f77")
!665 = !DINamespace(name: "frame", scope: !40)
!666 = !{!667, !668}
!667 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !664, file: !2, baseType: !355, size: 64, align: 64)
!668 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !664, file: !2, baseType: !669, align: 8, offset: 64)
!669 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !670, identifier: "b09ed845f47b459cb61550e762e5c4f")
!670 = !{!671}
!671 = !DITemplateTypeParameter(name: "T", type: !672)
!672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !673, file: !2, align: 8, elements: !674, templateParams: !19, identifier: "1a8673a546977275ce5ce485c2f2fcf9")
!673 = !DINamespace(name: "page", scope: !40)
!674 = !{!675}
!675 = !DICompositeType(tag: DW_TAG_variant_part, scope: !672, file: !2, align: 8, elements: !19, identifier: "923f3a90f4126fb7b23cd18b699bfa84")
!676 = !{!677}
!677 = !DITemplateTypeParameter(name: "S", type: !672)
!678 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !658, file: !2, baseType: !679, size: 128, align: 64, extraData: i64 1)
!679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !656, file: !2, size: 128, align: 64, elements: !680, templateParams: !19, identifier: "382974405ad971de224e78549a305fa9")
!680 = !{!681}
!681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !679, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !665, file: !2, size: 64, align: 64, elements: !683, templateParams: !692, identifier: "9bc22491e7c9b5358c4172f6a321a649")
!683 = !{!684, !685}
!684 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !682, file: !2, baseType: !355, size: 64, align: 64)
!685 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !682, file: !2, baseType: !686, align: 8, offset: 64)
!686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !687, identifier: "c8b818e67ce5e80de659967dad4567f4")
!687 = !{!688}
!688 = !DITemplateTypeParameter(name: "T", type: !689)
!689 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !673, file: !2, align: 8, elements: !690, templateParams: !19, identifier: "11d190685ac1b630c0b0208c222f632")
!690 = !{!691}
!691 = !DICompositeType(tag: DW_TAG_variant_part, scope: !689, file: !2, align: 8, elements: !19, identifier: "cd7ec1ddb55ea5cc80ed859b3138c2a8")
!692 = !{!693}
!693 = !DITemplateTypeParameter(name: "S", type: !689)
!694 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !658, file: !2, baseType: !695, size: 128, align: 64, extraData: i64 2)
!695 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !656, file: !2, size: 128, align: 64, elements: !696, templateParams: !19, identifier: "c389eae388e5b03ec735169286f82806")
!696 = !{!697}
!697 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !695, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !665, file: !2, size: 64, align: 64, elements: !699, templateParams: !708, identifier: "b2a6bcc1613ce0008766d63f877a41fd")
!699 = !{!700, !701}
!700 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !698, file: !2, baseType: !355, size: 64, align: 64)
!701 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !698, file: !2, baseType: !702, align: 8, offset: 64)
!702 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !703, identifier: "96d32caee793efb9ba773fa34b9c4fc7")
!703 = !{!704}
!704 = !DITemplateTypeParameter(name: "T", type: !705)
!705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !673, file: !2, align: 8, elements: !706, templateParams: !19, identifier: "c54f936e56cef61acbf20f448f1d132b")
!706 = !{!707}
!707 = !DICompositeType(tag: DW_TAG_variant_part, scope: !705, file: !2, align: 8, elements: !19, identifier: "496636fa6c70bd99808b87cdca40a4e4")
!708 = !{!709}
!709 = !DITemplateTypeParameter(name: "S", type: !705)
!710 = !DIDerivedType(tag: DW_TAG_member, scope: !656, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!711 = !DIGlobalVariableExpression(var: !712, expr: !DIExpression())
!712 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !713, isLocal: true, isDefinition: true)
!713 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !714, vtableHolder: !719, templateParams: !19, identifier: "dfc3ff629b045a72564ae9462b4b783")
!714 = !{!715, !716, !717, !718}
!715 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !713, file: !2, baseType: !6, size: 64, align: 64)
!716 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!717 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!718 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !713, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!719 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!720 = !DIGlobalVariableExpression(var: !721, expr: !DIExpression())
!721 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !722, isLocal: true, isDefinition: true)
!722 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !723, vtableHolder: !728, templateParams: !19, identifier: "e47916b5960631e1ed7791f3af2fa1e0")
!723 = !{!724, !725, !726, !727}
!724 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !722, file: !2, baseType: !6, size: 64, align: 64)
!725 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!726 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!727 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !722, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!728 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !698, size: 64, align: 64, dwarfAddressSpace: 0)
!729 = !DIGlobalVariableExpression(var: !730, expr: !DIExpression())
!730 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !731, isLocal: true, isDefinition: true)
!731 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !732, vtableHolder: !737, templateParams: !19, identifier: "faf5a4b95045e51cc1dc24c5910a2f92")
!732 = !{!733, !734, !735, !736}
!733 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !731, file: !2, baseType: !6, size: 64, align: 64)
!734 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!735 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!736 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !731, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !682, size: 64, align: 64, dwarfAddressSpace: 0)
!738 = !DIGlobalVariableExpression(var: !739, expr: !DIExpression())
!739 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !740, isLocal: true, isDefinition: true)
!740 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !741, vtableHolder: !746, templateParams: !19, identifier: "54ad686e758866fced2ebc31286ade2")
!741 = !{!742, !743, !744, !745}
!742 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !740, file: !2, baseType: !6, size: 64, align: 64)
!743 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!744 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!745 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !740, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!746 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !664, size: 64, align: 64, dwarfAddressSpace: 0)
!747 = !DIGlobalVariableExpression(var: !748, expr: !DIExpression())
!748 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !749, isLocal: true, isDefinition: true)
!749 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !750, vtableHolder: !65, templateParams: !19, identifier: "1fe14ef0b638e6ac439cbcdfc6c4b85a")
!750 = !{!751, !752, !753, !754}
!751 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !749, file: !2, baseType: !6, size: 64, align: 64)
!752 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!753 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!754 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !749, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!755 = !DIGlobalVariableExpression(var: !756, expr: !DIExpression())
!756 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !757, isLocal: true, isDefinition: true)
!757 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !758, vtableHolder: !763, templateParams: !19, identifier: "5ccc59ab4c166812875970e7f2a463cd")
!758 = !{!759, !760, !761, !762}
!759 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !757, file: !2, baseType: !6, size: 64, align: 64)
!760 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!761 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!762 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !757, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!763 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 192, align: 64, elements: !240)
!764 = !DIGlobalVariableExpression(var: !765, expr: !DIExpression())
!765 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !766, isLocal: true, isDefinition: true)
!766 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !767, vtableHolder: !772, templateParams: !19, identifier: "1d7b7ee70e50ab4be8ed960b4de6f2c5")
!767 = !{!768, !769, !770, !771}
!768 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !766, file: !2, baseType: !6, size: 64, align: 64)
!769 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!770 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!771 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !766, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!772 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 448, align: 64, elements: !773)
!773 = !{!774}
!774 = !DISubrange(count: 7, lowerBound: 0)
!775 = !{i32 7, !"PIC Level", i32 2}
!776 = !{i32 2, !"Dwarf Version", i32 4}
!777 = !{i32 2, !"Debug Info Version", i32 3}
!778 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !779, producer: "clang LLVM (rustc version 1.70.0-nightly (900c35403 2023-03-08))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !780, globals: !853, splitDebugInlining: false)
!779 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.a83750df-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!780 = !{!147, !259, !319, !781, !789, !795, !799, !805, !809, !814, !820, !845, !849}
!781 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !784)
!782 = !DINamespace(name: "debug", scope: !783)
!783 = !DINamespace(name: "registers", scope: !15)
!784 = !{!785, !786, !787, !788}
!785 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!786 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!787 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!788 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!789 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !790)
!790 = !{!791, !792, !793, !794}
!791 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!792 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!793 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!794 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !39, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798}
!797 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!799 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !800)
!800 = !{!801, !802, !803, !804}
!801 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!802 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!803 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!804 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !326, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !806)
!806 = !{!807, !808}
!807 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!808 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!809 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !810, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!810 = !DINamespace(name: "recursive_page_table", scope: !326)
!811 = !{!812, !813}
!812 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!813 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!814 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !39, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !815)
!815 = !{!816, !817, !818, !819}
!816 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!817 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!818 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!819 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!820 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !54, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !821)
!821 = !{!822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844}
!822 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!823 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!824 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!825 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!826 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!827 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!828 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!829 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!830 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!831 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!832 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!833 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!834 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!835 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!836 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!837 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!838 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!839 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!840 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!841 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!842 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!843 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!844 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!849 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !850)
!850 = !{!851, !852}
!851 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!852 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!853 = !{!0, !20, !29, !44, !88, !99, !243, !251, !265, !273, !281, !289, !302, !311, !324, !347, !358, !369, !378, !392, !401, !410, !421, !430, !438, !464, !489, !517, !542, !551, !563, !581, !597, !606, !619, !627, !639, !648, !711, !720, !729, !738, !747, !755, !764}
!854 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2b7a8c7a04c524cbE", scope: !856, file: !855, line: 2063, type: !857, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !929, retainedNodes: !925)
!855 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "097aea327b3dc3b771148939f46917a3")
!856 = !DINamespace(name: "{impl#27}", scope: !193)
!857 = !DISubroutineType(types: !858)
!858 = !{!859, !899, !917}
!859 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !860, templateParams: !19, identifier: "74ab9cafb5ffc69374d5f092ab6d703")
!860 = !{!861}
!861 = !DICompositeType(tag: DW_TAG_variant_part, scope: !859, file: !2, size: 192, align: 64, elements: !862, templateParams: !19, identifier: "4540cc60baa577ca2a70cead9b5ed6d3", discriminator: !898)
!862 = !{!863, !894}
!863 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !861, file: !2, baseType: !864, size: 192, align: 64, extraData: i64 0)
!864 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !859, file: !2, size: 192, align: 64, elements: !865, templateParams: !878, identifier: "81aee8bcd250a5fd9c9ab15184e65546")
!865 = !{!866}
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !864, file: !2, baseType: !867, size: 128, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !868, templateParams: !19, identifier: "595ece5c0e0cc6775b1ec5026aacc183")
!868 = !{!869, !870}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !682, size: 64, align: 64)
!870 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !867, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!871 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !326, file: !2, size: 64, align: 64, elements: !872, templateParams: !692, identifier: "5cdf405942b2df93ee36bacbeffd4e77")
!872 = !{!873}
!873 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !871, file: !2, baseType: !874, size: 64, align: 64)
!874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !673, file: !2, size: 64, align: 64, elements: !875, templateParams: !692, identifier: "b22f0cf8b7b0be508abba8f71c01bdd8")
!875 = !{!876, !877}
!876 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !874, file: !2, baseType: !13, size: 64, align: 64)
!877 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !874, file: !2, baseType: !686, align: 8, offset: 64)
!878 = !{!879, !880}
!879 = !DITemplateTypeParameter(name: "T", type: !867)
!880 = !DITemplateTypeParameter(name: "E", type: !881)
!881 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !326, file: !2, size: 128, align: 64, elements: !882, templateParams: !19, identifier: "d62a43abc1311dab8e110513a38ef11")
!882 = !{!883}
!883 = !DICompositeType(tag: DW_TAG_variant_part, scope: !881, file: !2, size: 128, align: 64, elements: !884, templateParams: !19, identifier: "252f7e775109bb9913f74757e3a8437", discriminator: !893)
!884 = !{!885, !887, !889}
!885 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !883, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 0)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !881, file: !2, size: 128, align: 64, elements: !19, identifier: "1d4bd5f7c43e3f6beb2fd8b4b87a10ef")
!887 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !883, file: !2, baseType: !888, size: 128, align: 64, extraData: i64 1)
!888 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !881, file: !2, size: 128, align: 64, elements: !19, identifier: "bbb9e7c9fea38860214a1f9da05c3ac2")
!889 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !883, file: !2, baseType: !890, size: 128, align: 64, extraData: i64 2)
!890 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !881, file: !2, size: 128, align: 64, elements: !891, templateParams: !19, identifier: "10d5102a7821ab106b8e950fd8dfe03f")
!891 = !{!892}
!892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !890, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!893 = !DIDerivedType(tag: DW_TAG_member, scope: !881, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!894 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !861, file: !2, baseType: !895, size: 192, align: 64, extraData: i64 1)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !859, file: !2, size: 192, align: 64, elements: !896, templateParams: !878, identifier: "6e0b155802c5f73ea9dd058d9f28934")
!896 = !{!897}
!897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !895, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!898 = !DIDerivedType(tag: DW_TAG_member, scope: !859, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !900, templateParams: !19, identifier: "31913c8742814031f9ec4b7e9f11d21d")
!900 = !{!901}
!901 = !DICompositeType(tag: DW_TAG_variant_part, scope: !899, file: !2, size: 128, align: 64, elements: !902, templateParams: !19, identifier: "7e01f2c81ff6e7f17486837c79b1e96d")
!902 = !{!903, !913}
!903 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !901, file: !2, baseType: !904, size: 128, align: 64)
!904 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !899, file: !2, size: 128, align: 64, elements: !905, templateParams: !911, identifier: "c913139d82c38b535385aa7007b22355")
!905 = !{!906}
!906 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !904, file: !2, baseType: !907, align: 8)
!907 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !908, file: !2, align: 8, elements: !909, templateParams: !19, identifier: "8a2a5bae2fcbafab106f83f211f89369")
!908 = !DINamespace(name: "convert", scope: !70)
!909 = !{!910}
!910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !907, file: !2, align: 8, elements: !19, identifier: "1019b8bdfb9e2631aa941b08872a2da")
!911 = !{!912, !880}
!912 = !DITemplateTypeParameter(name: "T", type: !907)
!913 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !901, file: !2, baseType: !914, size: 128, align: 64)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !899, file: !2, size: 128, align: 64, elements: !915, templateParams: !911, identifier: "b5f77d9ae45ea1317bdf739f9ba8c046")
!915 = !{!916}
!916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !914, file: !2, baseType: !881, size: 128, align: 64)
!917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !918, size: 64, align: 64, dwarfAddressSpace: 0)
!918 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !919, file: !2, size: 192, align: 64, elements: !921, templateParams: !19, identifier: "ce713e8941e9786f7cd6b9ed5cdf02a8")
!919 = !DINamespace(name: "location", scope: !920)
!920 = !DINamespace(name: "panic", scope: !70)
!921 = !{!922, !923, !924}
!922 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !918, file: !2, baseType: !115, size: 128, align: 64)
!923 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !918, file: !2, baseType: !65, size: 32, align: 32, offset: 128)
!924 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !918, file: !2, baseType: !65, size: 32, align: 32, offset: 160)
!925 = !{!926, !927}
!926 = !DILocalVariable(name: "residual", arg: 1, scope: !854, file: !855, line: 2063, type: !899)
!927 = !DILocalVariable(name: "e", scope: !928, file: !855, line: 2065, type: !881, align: 8)
!928 = distinct !DILexicalBlock(scope: !854, file: !855, line: 2065, column: 13)
!929 = !{!879, !880, !930}
!930 = !DITemplateTypeParameter(name: "F", type: !881)
!931 = !DILocation(line: 2063, column: 22, scope: !854)
!932 = !DILocation(line: 2065, column: 17, scope: !854)
!933 = !{i64 0, i64 3}
!934 = !DILocation(line: 2065, column: 17, scope: !928)
!935 = !DILocalVariable(name: "t", arg: 1, scope: !936, file: !937, line: 736, type: !881)
!936 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he7f7aeb21d5d89a5E", scope: !938, file: !937, line: 736, type: !939, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !942, retainedNodes: !941)
!937 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "390fdc6ff25847f674c5185e049f1be3")
!938 = !DINamespace(name: "{impl#4}", scope: !908)
!939 = !DISubroutineType(types: !940)
!940 = !{!881, !881}
!941 = !{!935}
!942 = !{!943}
!943 = !DITemplateTypeParameter(name: "T", type: !881)
!944 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !945)
!945 = distinct !DILocation(line: 2065, column: 27, scope: !928)
!946 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !945)
!947 = !DILocation(line: 2065, column: 27, scope: !928)
!948 = !DILocation(line: 2065, column: 23, scope: !928)
!949 = !DILocation(line: 2067, column: 6, scope: !854)
!950 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h70e68f25b193ff56E", scope: !856, file: !855, line: 2063, type: !951, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !983, retainedNodes: !979)
!951 = !DISubroutineType(types: !952)
!952 = !{!953, !899, !917}
!953 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !954, templateParams: !19, identifier: "ecd56b9a048b6573d65b52c11b42f0a")
!954 = !{!955}
!955 = !DICompositeType(tag: DW_TAG_variant_part, scope: !953, file: !2, size: 192, align: 64, elements: !956, templateParams: !19, identifier: "96f89995189924ad6b3e0696efda6713", discriminator: !978)
!956 = !{!957, !974}
!957 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !955, file: !2, baseType: !958, size: 192, align: 64, extraData: i64 0)
!958 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !953, file: !2, size: 192, align: 64, elements: !959, templateParams: !972, identifier: "5fa6bec9c0e92045a66912a83296b0a9")
!959 = !{!960}
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !958, file: !2, baseType: !961, size: 128, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !962, templateParams: !19, identifier: "612d82974e578dfacb566824b9085d5")
!962 = !{!963, !964}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !698, size: 64, align: 64)
!964 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !961, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!965 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !326, file: !2, size: 64, align: 64, elements: !966, templateParams: !708, identifier: "c9c8829efe7c4830255d20c28b384e9")
!966 = !{!967}
!967 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !965, file: !2, baseType: !968, size: 64, align: 64)
!968 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !673, file: !2, size: 64, align: 64, elements: !969, templateParams: !708, identifier: "80d9b078caa01bc6f92b8a1de109d4db")
!969 = !{!970, !971}
!970 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !968, file: !2, baseType: !13, size: 64, align: 64)
!971 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !968, file: !2, baseType: !702, align: 8, offset: 64)
!972 = !{!973, !880}
!973 = !DITemplateTypeParameter(name: "T", type: !961)
!974 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !955, file: !2, baseType: !975, size: 192, align: 64, extraData: i64 1)
!975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !953, file: !2, size: 192, align: 64, elements: !976, templateParams: !972, identifier: "2b961072ad176fa9d6da3e50d0630c2")
!976 = !{!977}
!977 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !975, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!978 = !DIDerivedType(tag: DW_TAG_member, scope: !953, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!979 = !{!980, !981}
!980 = !DILocalVariable(name: "residual", arg: 1, scope: !950, file: !855, line: 2063, type: !899)
!981 = !DILocalVariable(name: "e", scope: !982, file: !855, line: 2065, type: !881, align: 8)
!982 = distinct !DILexicalBlock(scope: !950, file: !855, line: 2065, column: 13)
!983 = !{!973, !880, !930}
!984 = !DILocation(line: 2063, column: 22, scope: !950)
!985 = !DILocation(line: 2065, column: 17, scope: !950)
!986 = !DILocation(line: 2065, column: 17, scope: !982)
!987 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !988)
!988 = distinct !DILocation(line: 2065, column: 27, scope: !982)
!989 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !988)
!990 = !DILocation(line: 2065, column: 27, scope: !982)
!991 = !DILocation(line: 2065, column: 23, scope: !982)
!992 = !DILocation(line: 2067, column: 6, scope: !950)
!993 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hac1df9a2df546ab0E", scope: !856, file: !855, line: 2063, type: !994, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1026, retainedNodes: !1022)
!994 = !DISubroutineType(types: !995)
!995 = !{!996, !899, !917}
!996 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !997, templateParams: !19, identifier: "4d209f2fd6ad89417926bffe10bb3c2")
!997 = !{!998}
!998 = !DICompositeType(tag: DW_TAG_variant_part, scope: !996, file: !2, size: 192, align: 64, elements: !999, templateParams: !19, identifier: "7f76fd23f5644157a66f9380b0190e8a", discriminator: !1021)
!999 = !{!1000, !1017}
!1000 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !998, file: !2, baseType: !1001, size: 192, align: 64, extraData: i64 0)
!1001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !996, file: !2, size: 192, align: 64, elements: !1002, templateParams: !1015, identifier: "9e099e43fd05623894ff17ae699014f")
!1002 = !{!1003}
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1001, file: !2, baseType: !1004, size: 128, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !1005, templateParams: !19, identifier: "d9efebc7de668a12900cfd2313f2b1c4")
!1005 = !{!1006, !1007}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !664, size: 64, align: 64)
!1007 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1004, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!1008 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !326, file: !2, size: 64, align: 64, elements: !1009, templateParams: !676, identifier: "73c2af29af2ae7b9512aa0d8113f7e6f")
!1009 = !{!1010}
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1008, file: !2, baseType: !1011, size: 64, align: 64)
!1011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !673, file: !2, size: 64, align: 64, elements: !1012, templateParams: !676, identifier: "f371044cb52528704d0bec0c6362eebd")
!1012 = !{!1013, !1014}
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1011, file: !2, baseType: !13, size: 64, align: 64)
!1014 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1011, file: !2, baseType: !669, align: 8, offset: 64)
!1015 = !{!1016, !880}
!1016 = !DITemplateTypeParameter(name: "T", type: !1004)
!1017 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !998, file: !2, baseType: !1018, size: 192, align: 64, extraData: i64 1)
!1018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !996, file: !2, size: 192, align: 64, elements: !1019, templateParams: !1015, identifier: "496a848738d9d35c3a14547186c2c91d")
!1019 = !{!1020}
!1020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1018, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!1021 = !DIDerivedType(tag: DW_TAG_member, scope: !996, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1022 = !{!1023, !1024}
!1023 = !DILocalVariable(name: "residual", arg: 1, scope: !993, file: !855, line: 2063, type: !899)
!1024 = !DILocalVariable(name: "e", scope: !1025, file: !855, line: 2065, type: !881, align: 8)
!1025 = distinct !DILexicalBlock(scope: !993, file: !855, line: 2065, column: 13)
!1026 = !{!1016, !880, !930}
!1027 = !DILocation(line: 2063, column: 22, scope: !993)
!1028 = !DILocation(line: 2065, column: 17, scope: !993)
!1029 = !DILocation(line: 2065, column: 17, scope: !1025)
!1030 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !1031)
!1031 = distinct !DILocation(line: 2065, column: 27, scope: !1025)
!1032 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !1031)
!1033 = !DILocation(line: 2065, column: 27, scope: !1025)
!1034 = !DILocation(line: 2065, column: 23, scope: !1025)
!1035 = !DILocation(line: 2067, column: 6, scope: !993)
!1036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22716c6ae688a0aE", scope: !1038, file: !1037, line: 2425, type: !1039, scopeLine: 2425, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1042)
!1037 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "3da37f0da8b4e2a4936cc4d503a5a432")
!1038 = !DINamespace(name: "{impl#14}", scope: !108)
!1039 = !DISubroutineType(types: !1040)
!1040 = !{!192, !1041, !210}
!1041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!1042 = !{!1043, !1044}
!1043 = !DILocalVariable(name: "self", arg: 1, scope: !1036, file: !1037, line: 2425, type: !1041)
!1044 = !DILocalVariable(name: "f", arg: 2, scope: !1036, file: !1037, line: 2425, type: !210)
!1045 = !DILocation(line: 2425, column: 12, scope: !1036)
!1046 = !DILocation(line: 2425, column: 19, scope: !1036)
!1047 = !DILocation(line: 2426, column: 9, scope: !1036)
!1048 = !DILocation(line: 2427, column: 6, scope: !1036)
!1049 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c70aaebe7c07cd6E", scope: !1050, file: !1037, line: 2396, type: !1051, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1054)
!1050 = !DINamespace(name: "{impl#59}", scope: !108)
!1051 = !DISubroutineType(types: !1052)
!1052 = !{!192, !1053, !210}
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !{!1055, !1056}
!1055 = !DILocalVariable(name: "self", arg: 1, scope: !1049, file: !1037, line: 2396, type: !1053)
!1056 = !DILocalVariable(name: "f", arg: 2, scope: !1049, file: !1037, line: 2396, type: !210)
!1057 = !{!1058}
!1058 = !DITemplateTypeParameter(name: "T", type: !13)
!1059 = !DILocation(line: 2396, column: 20, scope: !1049)
!1060 = !DILocation(line: 2396, column: 27, scope: !1049)
!1061 = !DILocation(line: 2396, column: 71, scope: !1049)
!1062 = !{i64 8}
!1063 = !DILocation(line: 2396, column: 62, scope: !1049)
!1064 = !DILocation(line: 2396, column: 84, scope: !1049)
!1065 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1d6e1919c01d66deE", scope: !1050, file: !1037, line: 2396, type: !1066, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1069)
!1066 = !DISubroutineType(types: !1067)
!1067 = !{!192, !1068, !210}
!1068 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !52, size: 64, align: 64, dwarfAddressSpace: 0)
!1069 = !{!1070, !1071}
!1070 = !DILocalVariable(name: "self", arg: 1, scope: !1065, file: !1037, line: 2396, type: !1068)
!1071 = !DILocalVariable(name: "f", arg: 2, scope: !1065, file: !1037, line: 2396, type: !210)
!1072 = !{!1073}
!1073 = !DITemplateTypeParameter(name: "T", type: !53)
!1074 = !DILocation(line: 2396, column: 20, scope: !1065)
!1075 = !DILocation(line: 2396, column: 27, scope: !1065)
!1076 = !DILocation(line: 2396, column: 71, scope: !1065)
!1077 = !{i64 4}
!1078 = !DILocation(line: 2396, column: 62, scope: !1065)
!1079 = !DILocation(line: 2396, column: 84, scope: !1065)
!1080 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h38a83497e85c456aE", scope: !1050, file: !1037, line: 2396, type: !1081, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1087, retainedNodes: !1084)
!1081 = !DISubroutineType(types: !1082)
!1082 = !{!192, !1083, !210}
!1083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!1084 = !{!1085, !1086}
!1085 = !DILocalVariable(name: "self", arg: 1, scope: !1080, file: !1037, line: 2396, type: !1083)
!1086 = !DILocalVariable(name: "f", arg: 2, scope: !1080, file: !1037, line: 2396, type: !210)
!1087 = !{!1088}
!1088 = !DITemplateTypeParameter(name: "T", type: !560)
!1089 = !DILocation(line: 2396, column: 20, scope: !1080)
!1090 = !DILocation(line: 2396, column: 27, scope: !1080)
!1091 = !DILocation(line: 2396, column: 71, scope: !1080)
!1092 = !DILocation(line: 2396, column: 62, scope: !1080)
!1093 = !DILocation(line: 2396, column: 84, scope: !1080)
!1094 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3eb47bfc6b6644d8E", scope: !1050, file: !1037, line: 2396, type: !1095, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1103)
!1095 = !DISubroutineType(types: !1096)
!1096 = !{!192, !1097, !210}
!1097 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1098, size: 64, align: 64, dwarfAddressSpace: 0)
!1098 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1099, templateParams: !19, identifier: "dc385a4d8835a79c110b788f6ab549c8")
!1099 = !{!1100, !1102}
!1100 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1098, file: !2, baseType: !1101, size: 64, align: 64)
!1101 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !53, size: 64, align: 64, dwarfAddressSpace: 0)
!1102 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1098, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1103 = !{!1104, !1105}
!1104 = !DILocalVariable(name: "self", arg: 1, scope: !1094, file: !1037, line: 2396, type: !1097)
!1105 = !DILocalVariable(name: "f", arg: 2, scope: !1094, file: !1037, line: 2396, type: !210)
!1106 = !DILocation(line: 2396, column: 20, scope: !1094)
!1107 = !DILocation(line: 2396, column: 27, scope: !1094)
!1108 = !DILocation(line: 2396, column: 71, scope: !1094)
!1109 = !DILocation(line: 2396, column: 62, scope: !1094)
!1110 = !DILocation(line: 2396, column: 84, scope: !1094)
!1111 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40c4fe29bffc5574E", scope: !1050, file: !1037, line: 2396, type: !1112, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !1115)
!1112 = !DISubroutineType(types: !1113)
!1113 = !{!192, !1114, !210}
!1114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!1115 = !{!1116, !1117}
!1116 = !DILocalVariable(name: "self", arg: 1, scope: !1111, file: !1037, line: 2396, type: !1114)
!1117 = !DILocalVariable(name: "f", arg: 2, scope: !1111, file: !1037, line: 2396, type: !210)
!1118 = !{!1119}
!1119 = !DITemplateTypeParameter(name: "T", type: !355)
!1120 = !DILocation(line: 2396, column: 20, scope: !1111)
!1121 = !DILocation(line: 2396, column: 27, scope: !1111)
!1122 = !DILocation(line: 2396, column: 71, scope: !1111)
!1123 = !DILocation(line: 2396, column: 62, scope: !1111)
!1124 = !DILocation(line: 2396, column: 84, scope: !1111)
!1125 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4314806fb4aaecfcE", scope: !1050, file: !1037, line: 2396, type: !1126, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1132, retainedNodes: !1129)
!1126 = !DISubroutineType(types: !1127)
!1127 = !{!192, !1128, !210}
!1128 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!1129 = !{!1130, !1131}
!1130 = !DILocalVariable(name: "self", arg: 1, scope: !1125, file: !1037, line: 2396, type: !1128)
!1131 = !DILocalVariable(name: "f", arg: 2, scope: !1125, file: !1037, line: 2396, type: !210)
!1132 = !{!1133}
!1133 = !DITemplateTypeParameter(name: "T", type: !636)
!1134 = !DILocation(line: 2396, column: 20, scope: !1125)
!1135 = !DILocation(line: 2396, column: 27, scope: !1125)
!1136 = !DILocation(line: 2396, column: 71, scope: !1125)
!1137 = !{i64 2}
!1138 = !DILocation(line: 2396, column: 62, scope: !1125)
!1139 = !DILocation(line: 2396, column: 84, scope: !1125)
!1140 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d98f1be11e74a44E", scope: !1050, file: !1037, line: 2396, type: !1141, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !1149)
!1141 = !DISubroutineType(types: !1142)
!1142 = !{!192, !1143, !210}
!1143 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1144, size: 64, align: 64, dwarfAddressSpace: 0)
!1144 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1145, templateParams: !19, identifier: "88df359dd42d4a152816a773f5df457")
!1145 = !{!1146, !1148}
!1146 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1144, file: !2, baseType: !1147, size: 64, align: 64)
!1147 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1148 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1144, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1149 = !{!1150, !1151}
!1150 = !DILocalVariable(name: "self", arg: 1, scope: !1140, file: !1037, line: 2396, type: !1143)
!1151 = !DILocalVariable(name: "f", arg: 2, scope: !1140, file: !1037, line: 2396, type: !210)
!1152 = !{!1153}
!1153 = !DITemplateTypeParameter(name: "T", type: !18)
!1154 = !DILocation(line: 2396, column: 20, scope: !1140)
!1155 = !DILocation(line: 2396, column: 27, scope: !1140)
!1156 = !DILocation(line: 2396, column: 71, scope: !1140)
!1157 = !DILocation(line: 2396, column: 62, scope: !1140)
!1158 = !DILocation(line: 2396, column: 84, scope: !1140)
!1159 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c49af8165134520E", scope: !1050, file: !1037, line: 2396, type: !1160, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1166, retainedNodes: !1163)
!1160 = !DISubroutineType(types: !1161)
!1161 = !{!192, !1162, !210}
!1162 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!1163 = !{!1164, !1165}
!1164 = !DILocalVariable(name: "self", arg: 1, scope: !1159, file: !1037, line: 2396, type: !1162)
!1165 = !DILocalVariable(name: "f", arg: 2, scope: !1159, file: !1037, line: 2396, type: !210)
!1166 = !{!1167}
!1167 = !DITemplateTypeParameter(name: "T", type: !664)
!1168 = !DILocation(line: 2396, column: 20, scope: !1159)
!1169 = !DILocation(line: 2396, column: 27, scope: !1159)
!1170 = !DILocation(line: 2396, column: 71, scope: !1159)
!1171 = !DILocation(line: 2396, column: 62, scope: !1159)
!1172 = !DILocation(line: 2396, column: 84, scope: !1159)
!1173 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f4b208fcc375022E", scope: !1050, file: !1037, line: 2396, type: !1174, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1180, retainedNodes: !1177)
!1174 = !DISubroutineType(types: !1175)
!1175 = !{!192, !1176, !210}
!1176 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!1177 = !{!1178, !1179}
!1178 = !DILocalVariable(name: "self", arg: 1, scope: !1173, file: !1037, line: 2396, type: !1176)
!1179 = !DILocalVariable(name: "f", arg: 2, scope: !1173, file: !1037, line: 2396, type: !210)
!1180 = !{!1181}
!1181 = !DITemplateTypeParameter(name: "T", type: !387)
!1182 = !DILocation(line: 2396, column: 20, scope: !1173)
!1183 = !DILocation(line: 2396, column: 27, scope: !1173)
!1184 = !DILocation(line: 2396, column: 71, scope: !1173)
!1185 = !DILocation(line: 2396, column: 62, scope: !1173)
!1186 = !DILocation(line: 2396, column: 84, scope: !1173)
!1187 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6997581d5eb555b3E", scope: !1050, file: !1037, line: 2396, type: !1188, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1194, retainedNodes: !1191)
!1188 = !DISubroutineType(types: !1189)
!1189 = !{!192, !1190, !210}
!1190 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!1191 = !{!1192, !1193}
!1192 = !DILocalVariable(name: "self", arg: 1, scope: !1187, file: !1037, line: 2396, type: !1190)
!1193 = !DILocalVariable(name: "f", arg: 2, scope: !1187, file: !1037, line: 2396, type: !210)
!1194 = !{!1195}
!1195 = !DITemplateTypeParameter(name: "T", type: !590)
!1196 = !DILocation(line: 2396, column: 20, scope: !1187)
!1197 = !DILocation(line: 2396, column: 27, scope: !1187)
!1198 = !DILocation(line: 2396, column: 71, scope: !1187)
!1199 = !DILocation(line: 2396, column: 62, scope: !1187)
!1200 = !DILocation(line: 2396, column: 84, scope: !1187)
!1201 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9231f9b4d3cd6ab2E", scope: !1050, file: !1037, line: 2396, type: !1202, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !1205)
!1202 = !DISubroutineType(types: !1203)
!1203 = !{!192, !1204, !210}
!1204 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1205 = !{!1206, !1207}
!1206 = !DILocalVariable(name: "self", arg: 1, scope: !1201, file: !1037, line: 2396, type: !1204)
!1207 = !DILocalVariable(name: "f", arg: 2, scope: !1201, file: !1037, line: 2396, type: !210)
!1208 = !{!1209}
!1209 = !DITemplateTypeParameter(name: "T", type: !698)
!1210 = !DILocation(line: 2396, column: 20, scope: !1201)
!1211 = !DILocation(line: 2396, column: 27, scope: !1201)
!1212 = !DILocation(line: 2396, column: 71, scope: !1201)
!1213 = !DILocation(line: 2396, column: 62, scope: !1201)
!1214 = !DILocation(line: 2396, column: 84, scope: !1201)
!1215 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ca381ac54562cdbE", scope: !1050, file: !1037, line: 2396, type: !1216, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1222, retainedNodes: !1219)
!1216 = !DISubroutineType(types: !1217)
!1217 = !{!192, !1218, !210}
!1218 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1219 = !{!1220, !1221}
!1220 = !DILocalVariable(name: "self", arg: 1, scope: !1215, file: !1037, line: 2396, type: !1218)
!1221 = !DILocalVariable(name: "f", arg: 2, scope: !1215, file: !1037, line: 2396, type: !210)
!1222 = !{!1223}
!1223 = !DITemplateTypeParameter(name: "T", type: !615)
!1224 = !DILocation(line: 2396, column: 20, scope: !1215)
!1225 = !DILocation(line: 2396, column: 27, scope: !1215)
!1226 = !DILocation(line: 2396, column: 71, scope: !1215)
!1227 = !DILocation(line: 2396, column: 62, scope: !1215)
!1228 = !DILocation(line: 2396, column: 84, scope: !1215)
!1229 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha42cb73d81be4068E", scope: !1050, file: !1037, line: 2396, type: !1230, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1238)
!1230 = !DISubroutineType(types: !1231)
!1231 = !{!192, !1232, !210}
!1232 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1233, size: 64, align: 64, dwarfAddressSpace: 0)
!1233 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1234, templateParams: !19, identifier: "9ff2ec4676467ed3a5273f62a27fcdeb")
!1234 = !{!1235, !1237}
!1235 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1233, file: !2, baseType: !1236, size: 64, align: 64)
!1236 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1237 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1233, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1238 = !{!1239, !1240}
!1239 = !DILocalVariable(name: "self", arg: 1, scope: !1229, file: !1037, line: 2396, type: !1232)
!1240 = !DILocalVariable(name: "f", arg: 2, scope: !1229, file: !1037, line: 2396, type: !210)
!1241 = !DILocation(line: 2396, column: 20, scope: !1229)
!1242 = !DILocation(line: 2396, column: 27, scope: !1229)
!1243 = !DILocation(line: 2396, column: 71, scope: !1229)
!1244 = !DILocation(line: 2396, column: 62, scope: !1229)
!1245 = !DILocation(line: 2396, column: 84, scope: !1229)
!1246 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hadb08d9432512c7aE", scope: !1050, file: !1037, line: 2396, type: !1247, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !1250)
!1247 = !DISubroutineType(types: !1248)
!1248 = !{!192, !1249, !210}
!1249 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!1250 = !{!1251, !1252}
!1251 = !DILocalVariable(name: "self", arg: 1, scope: !1246, file: !1037, line: 2396, type: !1249)
!1252 = !DILocalVariable(name: "f", arg: 2, scope: !1246, file: !1037, line: 2396, type: !210)
!1253 = !{!1254}
!1254 = !DITemplateTypeParameter(name: "T", type: !366)
!1255 = !DILocation(line: 2396, column: 20, scope: !1246)
!1256 = !DILocation(line: 2396, column: 27, scope: !1246)
!1257 = !DILocation(line: 2396, column: 71, scope: !1246)
!1258 = !DILocation(line: 2396, column: 62, scope: !1246)
!1259 = !DILocation(line: 2396, column: 84, scope: !1246)
!1260 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hca5cd5f2356afd7dE", scope: !1050, file: !1037, line: 2396, type: !1261, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1267, retainedNodes: !1264)
!1261 = !DISubroutineType(types: !1262)
!1262 = !{!192, !1263, !210}
!1263 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!1264 = !{!1265, !1266}
!1265 = !DILocalVariable(name: "self", arg: 1, scope: !1260, file: !1037, line: 2396, type: !1263)
!1266 = !DILocalVariable(name: "f", arg: 2, scope: !1260, file: !1037, line: 2396, type: !210)
!1267 = !{!1268}
!1268 = !DITemplateTypeParameter(name: "T", type: !575)
!1269 = !DILocation(line: 2396, column: 20, scope: !1260)
!1270 = !DILocation(line: 2396, column: 27, scope: !1260)
!1271 = !DILocation(line: 2396, column: 71, scope: !1260)
!1272 = !DILocation(line: 2396, column: 62, scope: !1260)
!1273 = !DILocation(line: 2396, column: 84, scope: !1260)
!1274 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7ca74e372d68733E", scope: !1050, file: !1037, line: 2396, type: !1275, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1278)
!1275 = !DISubroutineType(types: !1276)
!1276 = !{!192, !1277, !210}
!1277 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!1278 = !{!1279, !1280}
!1279 = !DILocalVariable(name: "self", arg: 1, scope: !1274, file: !1037, line: 2396, type: !1277)
!1280 = !DILocalVariable(name: "f", arg: 2, scope: !1274, file: !1037, line: 2396, type: !210)
!1281 = !{!1282}
!1282 = !DITemplateTypeParameter(name: "T", type: !38)
!1283 = !DILocation(line: 2396, column: 20, scope: !1274)
!1284 = !DILocation(line: 2396, column: 27, scope: !1274)
!1285 = !DILocation(line: 2396, column: 71, scope: !1274)
!1286 = !DILocation(line: 2396, column: 62, scope: !1274)
!1287 = !DILocation(line: 2396, column: 84, scope: !1274)
!1288 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6002e7e4e4e08feE", scope: !1050, file: !1037, line: 2396, type: !1289, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1292)
!1289 = !DISubroutineType(types: !1290)
!1290 = !{!192, !1291, !210}
!1291 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1292 = !{!1293, !1294}
!1293 = !DILocalVariable(name: "self", arg: 1, scope: !1288, file: !1037, line: 2396, type: !1291)
!1294 = !DILocalVariable(name: "f", arg: 2, scope: !1288, file: !1037, line: 2396, type: !210)
!1295 = !{!1296}
!1296 = !DITemplateTypeParameter(name: "T", type: !682)
!1297 = !DILocation(line: 2396, column: 20, scope: !1288)
!1298 = !DILocation(line: 2396, column: 27, scope: !1288)
!1299 = !DILocation(line: 2396, column: 71, scope: !1288)
!1300 = !DILocation(line: 2396, column: 62, scope: !1288)
!1301 = !DILocation(line: 2396, column: 84, scope: !1288)
!1302 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hefbbfe258c05f725E", scope: !1304, file: !1303, line: 224, type: !1306, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1316)
!1303 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f61be3e42d6221d30b5488a425dbc01")
!1304 = !DINamespace(name: "{impl#2}", scope: !1305)
!1305 = !DINamespace(name: "bit_field", scope: null)
!1306 = !DISubroutineType(types: !1307)
!1307 = !{!57, !400, !1308, !917}
!1308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !1311, templateParams: !1314, identifier: "a38539fb613303b2a542584743e0908e")
!1309 = !DINamespace(name: "range", scope: !1310)
!1310 = !DINamespace(name: "ops", scope: !70)
!1311 = !{!1312, !1313}
!1312 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1308, file: !2, baseType: !9, size: 64, align: 64)
!1313 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1308, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1314 = !{!1315}
!1315 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1316 = !{!1317, !1318, !1319, !1321}
!1317 = !DILocalVariable(name: "self", arg: 1, scope: !1302, file: !1303, line: 224, type: !400)
!1318 = !DILocalVariable(name: "range", arg: 2, scope: !1302, file: !1303, line: 224, type: !1308)
!1319 = !DILocalVariable(name: "range", scope: !1320, file: !1303, line: 225, type: !1308, align: 8)
!1320 = distinct !DILexicalBlock(scope: !1302, file: !1303, line: 225, column: 17)
!1321 = !DILocalVariable(name: "bits", scope: !1322, file: !1303, line: 232, type: !57, align: 2)
!1322 = distinct !DILexicalBlock(scope: !1320, file: !1303, line: 232, column: 17)
!1323 = !{!1324}
!1324 = !DITemplateTypeParameter(name: "T", type: !1308)
!1325 = !DILocation(line: 224, column: 48, scope: !1302)
!1326 = !DILocation(line: 224, column: 55, scope: !1302)
!1327 = !DILocation(line: 225, column: 29, scope: !1302)
!1328 = !DILocation(line: 225, column: 21, scope: !1320)
!1329 = !DILocation(line: 227, column: 25, scope: !1320)
!1330 = !DILocation(line: 227, column: 17, scope: !1320)
!1331 = !DILocation(line: 228, column: 25, scope: !1320)
!1332 = !DILocation(line: 228, column: 17, scope: !1320)
!1333 = !DILocation(line: 229, column: 25, scope: !1320)
!1334 = !DILocation(line: 229, column: 17, scope: !1320)
!1335 = !DILocation(line: 232, column: 28, scope: !1320)
!1336 = !DILocation(line: 232, column: 37, scope: !1320)
!1337 = !DILocation(line: 232, column: 71, scope: !1320)
!1338 = !DILocation(line: 232, column: 21, scope: !1322)
!1339 = !DILocation(line: 235, column: 17, scope: !1322)
!1340 = !DILocation(line: 236, column: 14, scope: !1302)
!1341 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17he961c8000f37c6b8E", scope: !1342, file: !1303, line: 216, type: !1343, scopeLine: 216, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1345)
!1342 = !DINamespace(name: "{impl#4}", scope: !1305)
!1343 = !DISubroutineType(types: !1344)
!1344 = !{!310, !28, !9, !917}
!1345 = !{!1346, !1347}
!1346 = !DILocalVariable(name: "self", arg: 1, scope: !1341, file: !1303, line: 216, type: !28)
!1347 = !DILocalVariable(name: "bit", arg: 2, scope: !1341, file: !1303, line: 216, type: !9)
!1348 = !DILocation(line: 216, column: 24, scope: !1341)
!1349 = !DILocation(line: 216, column: 31, scope: !1341)
!1350 = !DILocation(line: 217, column: 25, scope: !1341)
!1351 = !DILocation(line: 217, column: 17, scope: !1341)
!1352 = !DILocation(line: 219, column: 18, scope: !1341)
!1353 = !DILocation(line: 219, column: 26, scope: !1341)
!1354 = !DILocation(line: 219, column: 17, scope: !1341)
!1355 = !DILocation(line: 220, column: 14, scope: !1341)
!1356 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4255f2070b386cacE", scope: !1342, file: !1303, line: 224, type: !1357, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1359)
!1357 = !DISubroutineType(types: !1358)
!1358 = !{!18, !28, !1308, !917}
!1359 = !{!1360, !1361, !1362, !1364}
!1360 = !DILocalVariable(name: "self", arg: 1, scope: !1356, file: !1303, line: 224, type: !28)
!1361 = !DILocalVariable(name: "range", arg: 2, scope: !1356, file: !1303, line: 224, type: !1308)
!1362 = !DILocalVariable(name: "range", scope: !1363, file: !1303, line: 225, type: !1308, align: 8)
!1363 = distinct !DILexicalBlock(scope: !1356, file: !1303, line: 225, column: 17)
!1364 = !DILocalVariable(name: "bits", scope: !1365, file: !1303, line: 232, type: !18, align: 8)
!1365 = distinct !DILexicalBlock(scope: !1363, file: !1303, line: 232, column: 17)
!1366 = !DILocation(line: 224, column: 48, scope: !1356)
!1367 = !DILocation(line: 224, column: 55, scope: !1356)
!1368 = !DILocation(line: 225, column: 29, scope: !1356)
!1369 = !DILocation(line: 225, column: 21, scope: !1363)
!1370 = !DILocation(line: 227, column: 25, scope: !1363)
!1371 = !DILocation(line: 227, column: 17, scope: !1363)
!1372 = !DILocation(line: 228, column: 25, scope: !1363)
!1373 = !DILocation(line: 228, column: 17, scope: !1363)
!1374 = !DILocation(line: 229, column: 25, scope: !1363)
!1375 = !DILocation(line: 229, column: 17, scope: !1363)
!1376 = !DILocation(line: 232, column: 28, scope: !1363)
!1377 = !DILocation(line: 232, column: 37, scope: !1363)
!1378 = !DILocation(line: 232, column: 71, scope: !1363)
!1379 = !DILocation(line: 232, column: 21, scope: !1365)
!1380 = !DILocation(line: 235, column: 17, scope: !1365)
!1381 = !DILocation(line: 236, column: 14, scope: !1356)
!1382 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb02513f0e77e0257E", scope: !1342, file: !1303, line: 224, type: !1383, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1388)
!1383 = !DISubroutineType(types: !1384)
!1384 = !{!18, !28, !1385, !917}
!1385 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1309, file: !2, size: 64, align: 64, elements: !1386, templateParams: !1314, identifier: "99fed6f0a894aa5b34f9722931a161de")
!1386 = !{!1387}
!1387 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1385, file: !2, baseType: !9, size: 64, align: 64)
!1388 = !{!1389, !1390, !1391, !1393}
!1389 = !DILocalVariable(name: "self", arg: 1, scope: !1382, file: !1303, line: 224, type: !28)
!1390 = !DILocalVariable(name: "range", arg: 2, scope: !1382, file: !1303, line: 224, type: !1385)
!1391 = !DILocalVariable(name: "range", scope: !1392, file: !1303, line: 225, type: !1308, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1382, file: !1303, line: 225, column: 17)
!1393 = !DILocalVariable(name: "bits", scope: !1394, file: !1303, line: 232, type: !18, align: 8)
!1394 = distinct !DILexicalBlock(scope: !1392, file: !1303, line: 232, column: 17)
!1395 = !{!1396}
!1396 = !DITemplateTypeParameter(name: "T", type: !1385)
!1397 = !DILocation(line: 224, column: 48, scope: !1382)
!1398 = !DILocation(line: 224, column: 55, scope: !1382)
!1399 = !DILocation(line: 225, column: 29, scope: !1382)
!1400 = !DILocation(line: 225, column: 21, scope: !1392)
!1401 = !DILocation(line: 227, column: 25, scope: !1392)
!1402 = !DILocation(line: 227, column: 17, scope: !1392)
!1403 = !DILocation(line: 228, column: 25, scope: !1392)
!1404 = !DILocation(line: 228, column: 17, scope: !1392)
!1405 = !DILocation(line: 229, column: 25, scope: !1392)
!1406 = !DILocation(line: 229, column: 17, scope: !1392)
!1407 = !DILocation(line: 232, column: 28, scope: !1392)
!1408 = !DILocation(line: 232, column: 37, scope: !1392)
!1409 = !DILocation(line: 232, column: 71, scope: !1392)
!1410 = !DILocation(line: 232, column: 21, scope: !1394)
!1411 = !DILocation(line: 235, column: 17, scope: !1394)
!1412 = !DILocation(line: 236, column: 14, scope: !1382)
!1413 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h279fc5098b88f653E", scope: !1342, file: !1303, line: 254, type: !1414, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1417)
!1414 = !DISubroutineType(types: !1415)
!1415 = !{!1416, !1416, !1385, !18, !917}
!1416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1417 = !{!1418, !1419, !1420, !1421, !1423}
!1418 = !DILocalVariable(name: "self", arg: 1, scope: !1413, file: !1303, line: 254, type: !1416)
!1419 = !DILocalVariable(name: "range", arg: 2, scope: !1413, file: !1303, line: 254, type: !1385)
!1420 = !DILocalVariable(name: "value", arg: 3, scope: !1413, file: !1303, line: 254, type: !18)
!1421 = !DILocalVariable(name: "range", scope: !1422, file: !1303, line: 255, type: !1308, align: 8)
!1422 = distinct !DILexicalBlock(scope: !1413, file: !1303, line: 255, column: 17)
!1423 = !DILocalVariable(name: "bitmask", scope: !1424, file: !1303, line: 264, type: !18, align: 8)
!1424 = distinct !DILexicalBlock(scope: !1422, file: !1303, line: 264, column: 17)
!1425 = !DILocation(line: 254, column: 48, scope: !1413)
!1426 = !DILocation(line: 254, column: 59, scope: !1413)
!1427 = !DILocation(line: 254, column: 69, scope: !1413)
!1428 = !DILocation(line: 255, column: 29, scope: !1413)
!1429 = !DILocation(line: 255, column: 21, scope: !1422)
!1430 = !DILocation(line: 257, column: 25, scope: !1422)
!1431 = !DILocation(line: 257, column: 17, scope: !1422)
!1432 = !DILocation(line: 258, column: 25, scope: !1422)
!1433 = !DILocation(line: 258, column: 17, scope: !1422)
!1434 = !DILocation(line: 259, column: 25, scope: !1422)
!1435 = !DILocation(line: 259, column: 17, scope: !1422)
!1436 = !DILocation(line: 260, column: 54, scope: !1422)
!1437 = !DILocation(line: 260, column: 34, scope: !1422)
!1438 = !DILocation(line: 260, column: 25, scope: !1422)
!1439 = !DILocation(line: 261, column: 45, scope: !1422)
!1440 = !DILocation(line: 261, column: 25, scope: !1422)
!1441 = !DILocation(line: 260, column: 17, scope: !1422)
!1442 = !DILocation(line: 264, column: 45, scope: !1422)
!1443 = !DILocation(line: 264, column: 39, scope: !1422)
!1444 = !DILocation(line: 265, column: 37, scope: !1422)
!1445 = !DILocation(line: 264, column: 38, scope: !1422)
!1446 = !DILocation(line: 264, column: 37, scope: !1422)
!1447 = !DILocation(line: 264, column: 21, scope: !1424)
!1448 = !DILocation(line: 269, column: 26, scope: !1424)
!1449 = !DILocation(line: 269, column: 25, scope: !1424)
!1450 = !DILocation(line: 269, column: 45, scope: !1424)
!1451 = !DILocation(line: 269, column: 17, scope: !1424)
!1452 = !DILocation(line: 272, column: 14, scope: !1413)
!1453 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h4492d8e35fdaca16E", scope: !1342, file: !1303, line: 254, type: !1454, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1456)
!1454 = !DISubroutineType(types: !1455)
!1455 = !{!1416, !1416, !1308, !18, !917}
!1456 = !{!1457, !1458, !1459, !1460, !1462}
!1457 = !DILocalVariable(name: "self", arg: 1, scope: !1453, file: !1303, line: 254, type: !1416)
!1458 = !DILocalVariable(name: "range", arg: 2, scope: !1453, file: !1303, line: 254, type: !1308)
!1459 = !DILocalVariable(name: "value", arg: 3, scope: !1453, file: !1303, line: 254, type: !18)
!1460 = !DILocalVariable(name: "range", scope: !1461, file: !1303, line: 255, type: !1308, align: 8)
!1461 = distinct !DILexicalBlock(scope: !1453, file: !1303, line: 255, column: 17)
!1462 = !DILocalVariable(name: "bitmask", scope: !1463, file: !1303, line: 264, type: !18, align: 8)
!1463 = distinct !DILexicalBlock(scope: !1461, file: !1303, line: 264, column: 17)
!1464 = !DILocation(line: 254, column: 48, scope: !1453)
!1465 = !DILocation(line: 254, column: 59, scope: !1453)
!1466 = !DILocation(line: 254, column: 69, scope: !1453)
!1467 = !DILocation(line: 255, column: 29, scope: !1453)
!1468 = !DILocation(line: 255, column: 21, scope: !1461)
!1469 = !DILocation(line: 257, column: 25, scope: !1461)
!1470 = !DILocation(line: 257, column: 17, scope: !1461)
!1471 = !DILocation(line: 258, column: 25, scope: !1461)
!1472 = !DILocation(line: 258, column: 17, scope: !1461)
!1473 = !DILocation(line: 259, column: 25, scope: !1461)
!1474 = !DILocation(line: 259, column: 17, scope: !1461)
!1475 = !DILocation(line: 260, column: 54, scope: !1461)
!1476 = !DILocation(line: 260, column: 34, scope: !1461)
!1477 = !DILocation(line: 260, column: 25, scope: !1461)
!1478 = !DILocation(line: 261, column: 45, scope: !1461)
!1479 = !DILocation(line: 261, column: 25, scope: !1461)
!1480 = !DILocation(line: 260, column: 17, scope: !1461)
!1481 = !DILocation(line: 264, column: 45, scope: !1461)
!1482 = !DILocation(line: 264, column: 39, scope: !1461)
!1483 = !DILocation(line: 265, column: 37, scope: !1461)
!1484 = !DILocation(line: 264, column: 38, scope: !1461)
!1485 = !DILocation(line: 264, column: 37, scope: !1461)
!1486 = !DILocation(line: 264, column: 21, scope: !1463)
!1487 = !DILocation(line: 269, column: 26, scope: !1463)
!1488 = !DILocation(line: 269, column: 25, scope: !1463)
!1489 = !DILocation(line: 269, column: 45, scope: !1463)
!1490 = !DILocation(line: 269, column: 17, scope: !1463)
!1491 = !DILocation(line: 272, column: 14, scope: !1453)
!1492 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h00aefd289debdf3fE", scope: !1493, file: !1037, line: 2621, type: !1494, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1496)
!1493 = !DINamespace(name: "{impl#26}", scope: !108)
!1494 = !DISubroutineType(types: !1495)
!1495 = !{!192, !1233, !210}
!1496 = !{!1497, !1498}
!1497 = !DILocalVariable(name: "self", arg: 1, scope: !1492, file: !1037, line: 2621, type: !1233)
!1498 = !DILocalVariable(name: "f", arg: 2, scope: !1492, file: !1037, line: 2621, type: !210)
!1499 = !DILocation(line: 2621, column: 12, scope: !1492)
!1500 = !DILocation(line: 2621, column: 19, scope: !1492)
!1501 = !DILocation(line: 2622, column: 9, scope: !1492)
!1502 = !DILocation(line: 2622, column: 32, scope: !1492)
!1503 = !DILocation(line: 2623, column: 6, scope: !1492)
!1504 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d2ae7c04a5ea3feE", scope: !1493, file: !1037, line: 2621, type: !1505, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1512)
!1505 = !DISubroutineType(types: !1506)
!1506 = !{!192, !1507, !210}
!1507 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1508, templateParams: !19, identifier: "c8326d4f94dc846762def6588e5aa9ac")
!1508 = !{!1509, !1511}
!1509 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1507, file: !2, baseType: !1510, size: 64, align: 64)
!1510 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!1511 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1507, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1512 = !{!1513, !1514}
!1513 = !DILocalVariable(name: "self", arg: 1, scope: !1504, file: !1037, line: 2621, type: !1507)
!1514 = !DILocalVariable(name: "f", arg: 2, scope: !1504, file: !1037, line: 2621, type: !210)
!1515 = !DILocation(line: 2621, column: 12, scope: !1504)
!1516 = !DILocation(line: 2621, column: 19, scope: !1504)
!1517 = !DILocation(line: 2622, column: 9, scope: !1504)
!1518 = !DILocation(line: 2622, column: 32, scope: !1504)
!1519 = !DILocation(line: 2623, column: 6, scope: !1504)
!1520 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4ca814fb4354533E", scope: !1493, file: !1037, line: 2621, type: !1521, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !1523)
!1521 = !DISubroutineType(types: !1522)
!1522 = !{!192, !1144, !210}
!1523 = !{!1524, !1525}
!1524 = !DILocalVariable(name: "self", arg: 1, scope: !1520, file: !1037, line: 2621, type: !1144)
!1525 = !DILocalVariable(name: "f", arg: 2, scope: !1520, file: !1037, line: 2621, type: !210)
!1526 = !DILocation(line: 2621, column: 12, scope: !1520)
!1527 = !DILocation(line: 2621, column: 19, scope: !1520)
!1528 = !DILocation(line: 2622, column: 9, scope: !1520)
!1529 = !DILocation(line: 2622, column: 32, scope: !1520)
!1530 = !DILocation(line: 2623, column: 6, scope: !1520)
!1531 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3cf630746a507f3E", scope: !1493, file: !1037, line: 2621, type: !1532, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1534)
!1532 = !DISubroutineType(types: !1533)
!1533 = !{!192, !1098, !210}
!1534 = !{!1535, !1536}
!1535 = !DILocalVariable(name: "self", arg: 1, scope: !1531, file: !1037, line: 2621, type: !1098)
!1536 = !DILocalVariable(name: "f", arg: 2, scope: !1531, file: !1037, line: 2621, type: !210)
!1537 = !DILocation(line: 2621, column: 12, scope: !1531)
!1538 = !DILocation(line: 2621, column: 19, scope: !1531)
!1539 = !DILocation(line: 2622, column: 9, scope: !1531)
!1540 = !DILocation(line: 2622, column: 32, scope: !1531)
!1541 = !DILocation(line: 2623, column: 6, scope: !1531)
!1542 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h79d0e2830ef81425E", scope: !182, file: !1037, line: 329, type: !1543, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1545)
!1543 = !DISubroutineType(types: !1544)
!1544 = !{!182, !12}
!1545 = !{!1546}
!1546 = !DILocalVariable(name: "x", arg: 1, scope: !1542, file: !1037, line: 329, type: !12)
!1547 = !DILocation(line: 329, column: 30, scope: !1542)
!1548 = !DILocation(line: 330, column: 13, scope: !1542)
!1549 = !DILocation(line: 331, column: 10, scope: !1542)
!1550 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h829ea6ff9d0f30b2E", scope: !182, file: !1037, line: 329, type: !1551, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !1553)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!182, !28}
!1553 = !{!1554}
!1554 = !DILocalVariable(name: "x", arg: 1, scope: !1550, file: !1037, line: 329, type: !28)
!1555 = !DILocation(line: 329, column: 30, scope: !1550)
!1556 = !DILocation(line: 330, column: 13, scope: !1550)
!1557 = !DILocation(line: 331, column: 10, scope: !1550)
!1558 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV13new17habd71ced5c88cd02E", scope: !182, file: !1037, line: 340, type: !1559, scopeLine: 340, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1564)
!1559 = !DISubroutineType(types: !1560)
!1560 = !{!182, !12, !1561}
!1561 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1562, size: 64, align: 64, dwarfAddressSpace: 0)
!1562 = !DISubroutineType(types: !1563)
!1563 = !{!192, !12, !210}
!1564 = !{!1565, !1566}
!1565 = !DILocalVariable(name: "x", arg: 1, scope: !1558, file: !1037, line: 340, type: !12)
!1566 = !DILocalVariable(name: "f", arg: 2, scope: !1558, file: !1037, line: 340, type: !1561)
!1567 = !DILocation(line: 340, column: 23, scope: !1558)
!1568 = !DILocation(line: 340, column: 33, scope: !1558)
!1569 = !DILocation(line: 349, column: 42, scope: !1558)
!1570 = !DILocation(line: 349, column: 68, scope: !1558)
!1571 = !{i64 1}
!1572 = !DILocation(line: 349, column: 18, scope: !1558)
!1573 = !DILocation(line: 350, column: 6, scope: !1558)
!1574 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt2v15Count2Is17h64820527a288e9cdE", scope: !1576, file: !1575, line: 58, type: !1578, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1580)
!1575 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt/v1.rs", directory: "", checksumkind: CSK_MD5, checksum: "7ef9505ab9453fb51d2a0f5873641c71")
!1576 = !DINamespace(name: "Is", scope: !1577)
!1577 = !DINamespace(name: "Count", scope: !137)
!1578 = !DISubroutineType(types: !1579)
!1579 = !{!155, !9}
!1580 = !{!1581}
!1581 = !DILocalVariable(arg: 1, scope: !1574, file: !1575, line: 58, type: !9)
!1582 = !DILocation(line: 58, column: 5, scope: !1574)
!1583 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17he3763e0cdff43e08E", scope: !1585, file: !1584, line: 185, type: !1587, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1589)
!1584 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1585 = !DINamespace(name: "{impl#85}", scope: !1586)
!1586 = !DINamespace(name: "num", scope: !108)
!1587 = !DISubroutineType(types: !1588)
!1588 = !{!192, !400, !210}
!1589 = !{!1590, !1591}
!1590 = !DILocalVariable(name: "self", arg: 1, scope: !1583, file: !1584, line: 185, type: !400)
!1591 = !DILocalVariable(name: "f", arg: 2, scope: !1583, file: !1584, line: 185, type: !210)
!1592 = !DILocation(line: 185, column: 20, scope: !1583)
!1593 = !DILocation(line: 185, column: 27, scope: !1583)
!1594 = !DILocation(line: 186, column: 20, scope: !1583)
!1595 = !DILocation(line: 188, column: 27, scope: !1583)
!1596 = !DILocation(line: 187, column: 21, scope: !1583)
!1597 = !DILocation(line: 193, column: 14, scope: !1583)
!1598 = !{i8 0, i8 2}
!1599 = !DILocation(line: 191, column: 21, scope: !1583)
!1600 = !DILocation(line: 189, column: 21, scope: !1583)
!1601 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4f2236d53c278782E", scope: !1602, file: !1584, line: 185, type: !1603, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1605)
!1602 = !DINamespace(name: "{impl#86}", scope: !1586)
!1603 = !DISubroutineType(types: !1604)
!1604 = !{!192, !409, !210}
!1605 = !{!1606, !1607}
!1606 = !DILocalVariable(name: "self", arg: 1, scope: !1601, file: !1584, line: 185, type: !409)
!1607 = !DILocalVariable(name: "f", arg: 2, scope: !1601, file: !1584, line: 185, type: !210)
!1608 = !DILocation(line: 185, column: 20, scope: !1601)
!1609 = !DILocation(line: 185, column: 27, scope: !1601)
!1610 = !DILocation(line: 186, column: 20, scope: !1601)
!1611 = !DILocation(line: 188, column: 27, scope: !1601)
!1612 = !DILocation(line: 187, column: 21, scope: !1601)
!1613 = !DILocation(line: 193, column: 14, scope: !1601)
!1614 = !DILocation(line: 191, column: 21, scope: !1601)
!1615 = !DILocation(line: 189, column: 21, scope: !1601)
!1616 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h9efb81e2aa0900d1E", scope: !1617, file: !1584, line: 185, type: !1618, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1620)
!1617 = !DINamespace(name: "{impl#87}", scope: !1586)
!1618 = !DISubroutineType(types: !1619)
!1619 = !{!192, !28, !210}
!1620 = !{!1621, !1622}
!1621 = !DILocalVariable(name: "self", arg: 1, scope: !1616, file: !1584, line: 185, type: !28)
!1622 = !DILocalVariable(name: "f", arg: 2, scope: !1616, file: !1584, line: 185, type: !210)
!1623 = !DILocation(line: 185, column: 20, scope: !1616)
!1624 = !DILocation(line: 185, column: 27, scope: !1616)
!1625 = !DILocation(line: 186, column: 20, scope: !1616)
!1626 = !DILocation(line: 188, column: 27, scope: !1616)
!1627 = !DILocation(line: 187, column: 21, scope: !1616)
!1628 = !DILocation(line: 193, column: 14, scope: !1616)
!1629 = !DILocation(line: 191, column: 21, scope: !1616)
!1630 = !DILocation(line: 189, column: 21, scope: !1616)
!1631 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h30eca909c996a195E", scope: !1633, file: !1632, line: 627, type: !1642, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1668, retainedNodes: !1661)
!1632 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a909d1cde985fb0d953605fd1b0e0e2")
!1633 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1634, file: !2, size: 128, align: 64, elements: !1635, templateParams: !19, identifier: "359b827f5af0b285a339c514d5b771c5")
!1634 = !DINamespace(name: "builders", scope: !108)
!1635 = !{!1636}
!1636 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1633, file: !2, baseType: !1637, size: 128, align: 64)
!1637 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1634, file: !2, size: 128, align: 64, elements: !1638, templateParams: !19, identifier: "14b54b19ea742c9f9a96cbcbfee439ac")
!1638 = !{!1639, !1640, !1641}
!1639 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1637, file: !2, baseType: !210, size: 64, align: 64)
!1640 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1637, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!1641 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1637, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!1642 = !DISubroutineType(types: !1643)
!1643 = !{!1644, !1644, !1645}
!1644 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1633, size: 64, align: 64, dwarfAddressSpace: 0)
!1645 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1646, file: !2, size: 128, align: 64, elements: !1648, templateParams: !1057, identifier: "bcafea8dd06e9abea30577909ad53f4b")
!1646 = !DINamespace(name: "iter", scope: !1647)
!1647 = !DINamespace(name: "slice", scope: !70)
!1648 = !{!1649, !1656, !1657}
!1649 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1645, file: !2, baseType: !1650, size: 64, align: 64, offset: 64)
!1650 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1651, file: !2, size: 64, align: 64, elements: !1653, templateParams: !1057, identifier: "55f14692706e951a2dafbc15c283db7")
!1651 = !DINamespace(name: "non_null", scope: !1652)
!1652 = !DINamespace(name: "ptr", scope: !70)
!1653 = !{!1654}
!1654 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1650, file: !2, baseType: !1655, size: 64, align: 64)
!1655 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1656 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1645, file: !2, baseType: !1655, size: 64, align: 64)
!1657 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1645, file: !2, baseType: !1658, align: 8)
!1658 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !1659, identifier: "a313feaa6cd78bcfe6a2ce1c4cb886e9")
!1659 = !{!1660}
!1660 = !DITemplateTypeParameter(name: "T", type: !12)
!1661 = !{!1662, !1663, !1664, !1666}
!1662 = !DILocalVariable(name: "self", arg: 1, scope: !1631, file: !1632, line: 627, type: !1644)
!1663 = !DILocalVariable(name: "entries", arg: 2, scope: !1631, file: !1632, line: 627, type: !1645)
!1664 = !DILocalVariable(name: "iter", scope: !1665, file: !1632, line: 632, type: !1645, align: 8)
!1665 = distinct !DILexicalBlock(scope: !1631, file: !1632, line: 632, column: 9)
!1666 = !DILocalVariable(name: "entry", scope: !1667, file: !1632, line: 632, type: !12, align: 8)
!1667 = distinct !DILexicalBlock(scope: !1665, file: !1632, line: 632, column: 30)
!1668 = !{!1669, !1670}
!1669 = !DITemplateTypeParameter(name: "D", type: !12)
!1670 = !DITemplateTypeParameter(name: "I", type: !1645)
!1671 = !DILocation(line: 627, column: 26, scope: !1631)
!1672 = !DILocation(line: 627, column: 37, scope: !1631)
!1673 = !DILocation(line: 632, column: 22, scope: !1665)
!1674 = !DILocation(line: 632, column: 13, scope: !1667)
!1675 = !DILocation(line: 632, column: 22, scope: !1631)
!1676 = !DILocation(line: 632, column: 9, scope: !1665)
!1677 = !DILocation(line: 636, column: 6, scope: !1631)
!1678 = !DILocation(line: 632, column: 13, scope: !1665)
!1679 = !DILocation(line: 633, column: 13, scope: !1667)
!1680 = !DILocation(line: 634, column: 9, scope: !1665)
!1681 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hb11b27613d5238bcE", scope: !1633, file: !1632, line: 627, type: !1682, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1703, retainedNodes: !1696)
!1682 = !DISubroutineType(types: !1683)
!1683 = !{!1644, !1644, !1684}
!1684 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1646, file: !2, size: 128, align: 64, elements: !1685, templateParams: !1152, identifier: "1de49df686dfd290bf44b926e79294")
!1685 = !{!1686, !1691, !1692}
!1686 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1684, file: !2, baseType: !1687, size: 64, align: 64, offset: 64)
!1687 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1651, file: !2, size: 64, align: 64, elements: !1688, templateParams: !1152, identifier: "bc2319160ca15464b1a929fb385c2381")
!1688 = !{!1689}
!1689 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1687, file: !2, baseType: !1690, size: 64, align: 64)
!1690 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1691 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1684, file: !2, baseType: !1690, size: 64, align: 64)
!1692 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1684, file: !2, baseType: !1693, align: 8)
!1693 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !1694, identifier: "cf7fcff2f677fa071669c47aa0df94df")
!1694 = !{!1695}
!1695 = !DITemplateTypeParameter(name: "T", type: !28)
!1696 = !{!1697, !1698, !1699, !1701}
!1697 = !DILocalVariable(name: "self", arg: 1, scope: !1681, file: !1632, line: 627, type: !1644)
!1698 = !DILocalVariable(name: "entries", arg: 2, scope: !1681, file: !1632, line: 627, type: !1684)
!1699 = !DILocalVariable(name: "iter", scope: !1700, file: !1632, line: 632, type: !1684, align: 8)
!1700 = distinct !DILexicalBlock(scope: !1681, file: !1632, line: 632, column: 9)
!1701 = !DILocalVariable(name: "entry", scope: !1702, file: !1632, line: 632, type: !28, align: 8)
!1702 = distinct !DILexicalBlock(scope: !1700, file: !1632, line: 632, column: 30)
!1703 = !{!1704, !1705}
!1704 = !DITemplateTypeParameter(name: "D", type: !28)
!1705 = !DITemplateTypeParameter(name: "I", type: !1684)
!1706 = !DILocation(line: 627, column: 26, scope: !1681)
!1707 = !DILocation(line: 627, column: 37, scope: !1681)
!1708 = !DILocation(line: 632, column: 22, scope: !1700)
!1709 = !DILocation(line: 632, column: 13, scope: !1702)
!1710 = !DILocation(line: 632, column: 22, scope: !1681)
!1711 = !DILocation(line: 632, column: 9, scope: !1700)
!1712 = !DILocation(line: 636, column: 6, scope: !1681)
!1713 = !DILocation(line: 632, column: 13, scope: !1700)
!1714 = !DILocation(line: 633, column: 13, scope: !1702)
!1715 = !DILocation(line: 634, column: 9, scope: !1700)
!1716 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd70e6f5ff1b8516fE", scope: !1633, file: !1632, line: 627, type: !1717, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1738, retainedNodes: !1731)
!1717 = !DISubroutineType(types: !1718)
!1718 = !{!1644, !1644, !1719}
!1719 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1646, file: !2, size: 128, align: 64, elements: !1720, templateParams: !1281, identifier: "e0b3ed951a597416266cdbd5ce07504")
!1720 = !{!1721, !1726, !1727}
!1721 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1719, file: !2, baseType: !1722, size: 64, align: 64, offset: 64)
!1722 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1651, file: !2, size: 64, align: 64, elements: !1723, templateParams: !1281, identifier: "3d190253ddb6feca4b7cc159eb41dc3a")
!1723 = !{!1724}
!1724 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1722, file: !2, baseType: !1725, size: 64, align: 64)
!1725 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!1726 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1719, file: !2, baseType: !1725, size: 64, align: 64)
!1727 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1719, file: !2, baseType: !1728, align: 8)
!1728 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !1729, identifier: "c9bc698abc19fa646f4b19d55a77b1f2")
!1729 = !{!1730}
!1730 = !DITemplateTypeParameter(name: "T", type: !37)
!1731 = !{!1732, !1733, !1734, !1736}
!1732 = !DILocalVariable(name: "self", arg: 1, scope: !1716, file: !1632, line: 627, type: !1644)
!1733 = !DILocalVariable(name: "entries", arg: 2, scope: !1716, file: !1632, line: 627, type: !1719)
!1734 = !DILocalVariable(name: "iter", scope: !1735, file: !1632, line: 632, type: !1719, align: 8)
!1735 = distinct !DILexicalBlock(scope: !1716, file: !1632, line: 632, column: 9)
!1736 = !DILocalVariable(name: "entry", scope: !1737, file: !1632, line: 632, type: !37, align: 8)
!1737 = distinct !DILexicalBlock(scope: !1735, file: !1632, line: 632, column: 30)
!1738 = !{!1739, !1740}
!1739 = !DITemplateTypeParameter(name: "D", type: !37)
!1740 = !DITemplateTypeParameter(name: "I", type: !1719)
!1741 = !DILocation(line: 627, column: 26, scope: !1716)
!1742 = !DILocation(line: 627, column: 37, scope: !1716)
!1743 = !DILocation(line: 632, column: 22, scope: !1735)
!1744 = !DILocation(line: 632, column: 13, scope: !1737)
!1745 = !DILocation(line: 632, column: 22, scope: !1716)
!1746 = !DILocation(line: 632, column: 9, scope: !1735)
!1747 = !DILocation(line: 636, column: 6, scope: !1716)
!1748 = !DILocation(line: 632, column: 13, scope: !1735)
!1749 = !DILocation(line: 633, column: 13, scope: !1737)
!1750 = !DILocation(line: 634, column: 9, scope: !1735)
!1751 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17heb37762901df1453E", scope: !1633, file: !1632, line: 627, type: !1752, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1773, retainedNodes: !1766)
!1752 = !DISubroutineType(types: !1753)
!1753 = !{!1644, !1644, !1754}
!1754 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1646, file: !2, size: 128, align: 64, elements: !1755, templateParams: !1072, identifier: "342bb8118eed3db5494e01dc78d97b00")
!1755 = !{!1756, !1761, !1762}
!1756 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1754, file: !2, baseType: !1757, size: 64, align: 64, offset: 64)
!1757 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1651, file: !2, size: 64, align: 64, elements: !1758, templateParams: !1072, identifier: "4e5c95f680d89e8dd5fffaaec1f90bfe")
!1758 = !{!1759}
!1759 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1757, file: !2, baseType: !1760, size: 64, align: 64)
!1760 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !53, size: 64, align: 64, dwarfAddressSpace: 0)
!1761 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1754, file: !2, baseType: !1760, size: 64, align: 64)
!1762 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1754, file: !2, baseType: !1763, align: 8)
!1763 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !69, file: !2, align: 8, elements: !19, templateParams: !1764, identifier: "a611156d2c1685a422ab945aa985b944")
!1764 = !{!1765}
!1765 = !DITemplateTypeParameter(name: "T", type: !52)
!1766 = !{!1767, !1768, !1769, !1771}
!1767 = !DILocalVariable(name: "self", arg: 1, scope: !1751, file: !1632, line: 627, type: !1644)
!1768 = !DILocalVariable(name: "entries", arg: 2, scope: !1751, file: !1632, line: 627, type: !1754)
!1769 = !DILocalVariable(name: "iter", scope: !1770, file: !1632, line: 632, type: !1754, align: 8)
!1770 = distinct !DILexicalBlock(scope: !1751, file: !1632, line: 632, column: 9)
!1771 = !DILocalVariable(name: "entry", scope: !1772, file: !1632, line: 632, type: !52, align: 8)
!1772 = distinct !DILexicalBlock(scope: !1770, file: !1632, line: 632, column: 30)
!1773 = !{!1774, !1775}
!1774 = !DITemplateTypeParameter(name: "D", type: !52)
!1775 = !DITemplateTypeParameter(name: "I", type: !1754)
!1776 = !DILocation(line: 627, column: 26, scope: !1751)
!1777 = !DILocation(line: 627, column: 37, scope: !1751)
!1778 = !DILocation(line: 632, column: 22, scope: !1770)
!1779 = !DILocation(line: 632, column: 13, scope: !1772)
!1780 = !DILocation(line: 632, column: 22, scope: !1751)
!1781 = !DILocation(line: 632, column: 9, scope: !1770)
!1782 = !DILocation(line: 636, column: 6, scope: !1751)
!1783 = !DILocation(line: 632, column: 13, scope: !1770)
!1784 = !DILocation(line: 633, column: 13, scope: !1772)
!1785 = !DILocation(line: 634, column: 9, scope: !1770)
!1786 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h447315f3df34f9b0E", scope: !107, file: !1037, line: 421, type: !1787, scopeLine: 421, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1792)
!1787 = !DISubroutineType(types: !1788)
!1788 = !{!107, !111, !178, !132, !1789}
!1789 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !108, file: !2, align: 8, elements: !1790, templateParams: !19, identifier: "9da388efda58098f3ebab1da42679df")
!1790 = !{!1791}
!1791 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1789, file: !2, baseType: !7, align: 8)
!1792 = !{!1793, !1794, !1795, !1796}
!1793 = !DILocalVariable(name: "pieces", arg: 1, scope: !1786, file: !1037, line: 422, type: !111)
!1794 = !DILocalVariable(name: "args", arg: 2, scope: !1786, file: !1037, line: 423, type: !178)
!1795 = !DILocalVariable(name: "fmt", arg: 3, scope: !1786, file: !1037, line: 424, type: !132)
!1796 = !DILocalVariable(name: "_unsafe_arg", arg: 4, scope: !1786, file: !1037, line: 425, type: !1789)
!1797 = !DILocation(line: 422, column: 9, scope: !1786)
!1798 = !DILocation(line: 423, column: 9, scope: !1786)
!1799 = !DILocation(line: 424, column: 9, scope: !1786)
!1800 = !DILocation(line: 425, column: 9, scope: !1786)
!1801 = !DILocation(line: 427, column: 34, scope: !1786)
!1802 = !DILocation(line: 427, column: 9, scope: !1786)
!1803 = !DILocation(line: 428, column: 6, scope: !1786)
!1804 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117ha0272346fee76ce6E", scope: !107, file: !1037, line: 401, type: !1805, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1807)
!1805 = !DISubroutineType(types: !1806)
!1806 = !{!107, !111, !178}
!1807 = !{!1808, !1809}
!1808 = !DILocalVariable(name: "pieces", arg: 1, scope: !1804, file: !1037, line: 401, type: !111)
!1809 = !DILocalVariable(name: "args", arg: 2, scope: !1804, file: !1037, line: 401, type: !178)
!1810 = !DILocation(line: 401, column: 25, scope: !1804)
!1811 = !DILocation(line: 401, column: 53, scope: !1804)
!1812 = !DILocation(line: 402, column: 12, scope: !1804)
!1813 = !DILocation(line: 402, column: 56, scope: !1804)
!1814 = !DILocation(line: 402, column: 41, scope: !1804)
!1815 = !DILocation(line: 405, column: 34, scope: !1804)
!1816 = !DILocation(line: 405, column: 9, scope: !1804)
!1817 = !DILocation(line: 406, column: 6, scope: !1804)
!1818 = !DILocation(line: 403, column: 13, scope: !1804)
!1819 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h2e6f934fed69d370E", scope: !1821, file: !1820, line: 460, type: !1823, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1836)
!1820 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "3eed1b8baad53fb1e7d6811c678f60f8")
!1821 = !DINamespace(name: "{impl#9}", scope: !1822)
!1822 = !DINamespace(name: "num", scope: !70)
!1823 = !DISubroutineType(types: !1824)
!1824 = !{!1825, !18, !18}
!1825 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1826, templateParams: !19, identifier: "1ea014dbaa83f2086cc9bef5be413a3c")
!1826 = !{!1827}
!1827 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1825, file: !2, size: 128, align: 64, elements: !1828, templateParams: !19, identifier: "8dede6cfb08ede2eb7e6b7925e580df2", discriminator: !1835)
!1828 = !{!1829, !1831}
!1829 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1827, file: !2, baseType: !1830, size: 128, align: 64, extraData: i64 0)
!1830 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1825, file: !2, size: 128, align: 64, elements: !19, templateParams: !1152, identifier: "a510b7703c93d236ecef39d2ca658306")
!1831 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1827, file: !2, baseType: !1832, size: 128, align: 64, extraData: i64 1)
!1832 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1825, file: !2, size: 128, align: 64, elements: !1833, templateParams: !1152, identifier: "9464f7837b3a42265d67677f96c367e7")
!1833 = !{!1834}
!1834 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1832, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!1835 = !DIDerivedType(tag: DW_TAG_member, scope: !1825, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1836 = !{!1837, !1838, !1839, !1841}
!1837 = !DILocalVariable(name: "self", arg: 1, scope: !1819, file: !1820, line: 460, type: !18)
!1838 = !DILocalVariable(name: "rhs", arg: 2, scope: !1819, file: !1820, line: 460, type: !18)
!1839 = !DILocalVariable(name: "a", scope: !1840, file: !1820, line: 461, type: !18, align: 8)
!1840 = distinct !DILexicalBlock(scope: !1819, file: !1820, line: 461, column: 13)
!1841 = !DILocalVariable(name: "b", scope: !1840, file: !1820, line: 461, type: !310, align: 1)
!1842 = !DILocation(line: 460, column: 34, scope: !1819)
!1843 = !DILocation(line: 460, column: 40, scope: !1819)
!1844 = !DILocalVariable(name: "self", arg: 1, scope: !1845, file: !1820, line: 1505, type: !18)
!1845 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17h70c7d1de164b312dE", scope: !1821, file: !1820, line: 1505, type: !1846, scopeLine: 1505, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1852)
!1846 = !DISubroutineType(types: !1847)
!1847 = !{!1848, !18, !18}
!1848 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1849, templateParams: !19, identifier: "c64971b0ed3555de3f62d4a1453f73a6")
!1849 = !{!1850, !1851}
!1850 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1848, file: !2, baseType: !18, size: 64, align: 64)
!1851 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1848, file: !2, baseType: !310, size: 8, align: 8, offset: 64)
!1852 = !{!1844, !1853, !1854, !1856}
!1853 = !DILocalVariable(name: "rhs", arg: 2, scope: !1845, file: !1820, line: 1505, type: !18)
!1854 = !DILocalVariable(name: "a", scope: !1855, file: !1820, line: 1506, type: !18, align: 8)
!1855 = distinct !DILexicalBlock(scope: !1845, file: !1820, line: 1506, column: 13)
!1856 = !DILocalVariable(name: "b", scope: !1855, file: !1820, line: 1506, type: !310, align: 1)
!1857 = !DILocation(line: 1505, column: 38, scope: !1845, inlinedAt: !1858)
!1858 = distinct !DILocation(line: 461, column: 26, scope: !1819)
!1859 = !DILocation(line: 1505, column: 44, scope: !1845, inlinedAt: !1858)
!1860 = !DILocation(line: 1506, column: 26, scope: !1845, inlinedAt: !1858)
!1861 = !DILocation(line: 1506, column: 18, scope: !1845, inlinedAt: !1858)
!1862 = !DILocation(line: 1506, column: 18, scope: !1855, inlinedAt: !1858)
!1863 = !DILocation(line: 1506, column: 21, scope: !1845, inlinedAt: !1858)
!1864 = !DILocation(line: 1506, column: 21, scope: !1855, inlinedAt: !1858)
!1865 = !DILocation(line: 1507, column: 13, scope: !1855, inlinedAt: !1858)
!1866 = !DILocation(line: 1508, column: 10, scope: !1845, inlinedAt: !1858)
!1867 = !DILocation(line: 461, column: 26, scope: !1819)
!1868 = !DILocation(line: 461, column: 18, scope: !1819)
!1869 = !DILocation(line: 461, column: 18, scope: !1840)
!1870 = !DILocation(line: 461, column: 21, scope: !1819)
!1871 = !DILocation(line: 461, column: 21, scope: !1840)
!1872 = !DILocation(line: 462, column: 16, scope: !1840)
!1873 = !DILocation(line: 462, column: 42, scope: !1840)
!1874 = !DILocation(line: 462, column: 13, scope: !1840)
!1875 = !DILocation(line: 462, column: 30, scope: !1840)
!1876 = !DILocation(line: 463, column: 10, scope: !1819)
!1877 = !{i64 0, i64 2}
!1878 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h3151060264febd10E", scope: !1821, file: !1820, line: 529, type: !1823, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1879)
!1879 = !{!1880, !1881, !1882, !1884}
!1880 = !DILocalVariable(name: "self", arg: 1, scope: !1878, file: !1820, line: 529, type: !18)
!1881 = !DILocalVariable(name: "rhs", arg: 2, scope: !1878, file: !1820, line: 529, type: !18)
!1882 = !DILocalVariable(name: "a", scope: !1883, file: !1820, line: 530, type: !18, align: 8)
!1883 = distinct !DILexicalBlock(scope: !1878, file: !1820, line: 530, column: 13)
!1884 = !DILocalVariable(name: "b", scope: !1883, file: !1820, line: 530, type: !310, align: 1)
!1885 = !DILocation(line: 529, column: 34, scope: !1878)
!1886 = !DILocation(line: 529, column: 40, scope: !1878)
!1887 = !DILocalVariable(name: "self", arg: 1, scope: !1888, file: !1820, line: 1604, type: !18)
!1888 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17hc4c49463abbe62a1E", scope: !1821, file: !1820, line: 1604, type: !1846, scopeLine: 1604, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1889)
!1889 = !{!1887, !1890, !1891, !1893}
!1890 = !DILocalVariable(name: "rhs", arg: 2, scope: !1888, file: !1820, line: 1604, type: !18)
!1891 = !DILocalVariable(name: "a", scope: !1892, file: !1820, line: 1605, type: !18, align: 8)
!1892 = distinct !DILexicalBlock(scope: !1888, file: !1820, line: 1605, column: 13)
!1893 = !DILocalVariable(name: "b", scope: !1892, file: !1820, line: 1605, type: !310, align: 1)
!1894 = !DILocation(line: 1604, column: 38, scope: !1888, inlinedAt: !1895)
!1895 = distinct !DILocation(line: 530, column: 26, scope: !1878)
!1896 = !DILocation(line: 1604, column: 44, scope: !1888, inlinedAt: !1895)
!1897 = !DILocation(line: 1605, column: 26, scope: !1888, inlinedAt: !1895)
!1898 = !DILocation(line: 1605, column: 18, scope: !1888, inlinedAt: !1895)
!1899 = !DILocation(line: 1605, column: 18, scope: !1892, inlinedAt: !1895)
!1900 = !DILocation(line: 1605, column: 21, scope: !1888, inlinedAt: !1895)
!1901 = !DILocation(line: 1605, column: 21, scope: !1892, inlinedAt: !1895)
!1902 = !DILocation(line: 1606, column: 13, scope: !1892, inlinedAt: !1895)
!1903 = !DILocation(line: 1607, column: 10, scope: !1888, inlinedAt: !1895)
!1904 = !DILocation(line: 530, column: 26, scope: !1878)
!1905 = !DILocation(line: 530, column: 18, scope: !1878)
!1906 = !DILocation(line: 530, column: 18, scope: !1883)
!1907 = !DILocation(line: 530, column: 21, scope: !1878)
!1908 = !DILocation(line: 530, column: 21, scope: !1883)
!1909 = !DILocation(line: 531, column: 16, scope: !1883)
!1910 = !DILocation(line: 531, column: 42, scope: !1883)
!1911 = !DILocation(line: 531, column: 13, scope: !1883)
!1912 = !DILocation(line: 531, column: 30, scope: !1883)
!1913 = !DILocation(line: 532, column: 10, scope: !1878)
!1914 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hce0937824cf6593bE", scope: !1652, file: !1915, line: 490, type: !1916, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1921, retainedNodes: !1919)
!1915 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "bdd6b96186b52f0612a564cb734428a7")
!1916 = !DISubroutineType(types: !1917)
!1917 = !{null, !1918}
!1918 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!1919 = !{!1920}
!1920 = !DILocalVariable(arg: 1, scope: !1914, file: !1915, line: 490, type: !1918)
!1921 = !{!1922}
!1922 = !DITemplateTypeParameter(name: "T", type: !297)
!1923 = !DILocation(line: 490, column: 1, scope: !1914)
!1924 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h0f210998faa376f4E", scope: !1652, file: !1915, line: 490, type: !1925, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1930, retainedNodes: !1928)
!1925 = !DISubroutineType(types: !1926)
!1926 = !{null, !1927}
!1927 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1928 = !{!1929}
!1929 = !DILocalVariable(arg: 1, scope: !1924, file: !1915, line: 490, type: !1927)
!1930 = !{!1931}
!1931 = !DITemplateTypeParameter(name: "T", type: !728)
!1932 = !DILocation(line: 490, column: 1, scope: !1924)
!1933 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h901a0ac417889c7fE", scope: !1652, file: !1915, line: 490, type: !1934, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1939, retainedNodes: !1937)
!1934 = !DISubroutineType(types: !1935)
!1935 = !{null, !1936}
!1936 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1937 = !{!1938}
!1938 = !DILocalVariable(arg: 1, scope: !1933, file: !1915, line: 490, type: !1936)
!1939 = !{!1940}
!1940 = !DITemplateTypeParameter(name: "T", type: !737)
!1941 = !DILocation(line: 490, column: 1, scope: !1933)
!1942 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h0a0536ab5f913b8eE", scope: !1652, file: !1915, line: 490, type: !1943, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1946)
!1943 = !DISubroutineType(types: !1944)
!1944 = !{null, !1945}
!1945 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !53, size: 64, align: 64, dwarfAddressSpace: 0)
!1946 = !{!1947}
!1947 = !DILocalVariable(arg: 1, scope: !1942, file: !1915, line: 490, type: !1945)
!1948 = !DILocation(line: 490, column: 1, scope: !1942)
!1949 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hb28be3034c31d53cE", scope: !1652, file: !1915, line: 490, type: !1950, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1764, retainedNodes: !1953)
!1950 = !DISubroutineType(types: !1951)
!1951 = !{null, !1952}
!1952 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !52, size: 64, align: 64, dwarfAddressSpace: 0)
!1953 = !{!1954}
!1954 = !DILocalVariable(arg: 1, scope: !1949, file: !1915, line: 490, type: !1952)
!1955 = !DILocation(line: 490, column: 1, scope: !1949)
!1956 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h839e5fd0981fc039E", scope: !1652, file: !1915, line: 490, type: !1957, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1962, retainedNodes: !1960)
!1957 = !DISubroutineType(types: !1958)
!1958 = !{null, !1959}
!1959 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!1960 = !{!1961}
!1961 = !DILocalVariable(arg: 1, scope: !1956, file: !1915, line: 490, type: !1959)
!1962 = !{!1963}
!1963 = !DITemplateTypeParameter(name: "T", type: !472)
!1964 = !DILocation(line: 490, column: 1, scope: !1956)
!1965 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17heb62bec0047000bbE", scope: !1652, file: !1915, line: 490, type: !1966, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1971, retainedNodes: !1969)
!1966 = !DISubroutineType(types: !1967)
!1967 = !{null, !1968}
!1968 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!1969 = !{!1970}
!1970 = !DILocalVariable(arg: 1, scope: !1965, file: !1915, line: 490, type: !1968)
!1971 = !{!1972}
!1972 = !DITemplateTypeParameter(name: "T", type: !571)
!1973 = !DILocation(line: 490, column: 1, scope: !1965)
!1974 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h7e30c894388e2e62E", scope: !1652, file: !1915, line: 490, type: !1975, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1980, retainedNodes: !1978)
!1975 = !DISubroutineType(types: !1976)
!1976 = !{null, !1977}
!1977 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1978 = !{!1979}
!1979 = !DILocalVariable(arg: 1, scope: !1974, file: !1915, line: 490, type: !1977)
!1980 = !{!1981}
!1981 = !DITemplateTypeParameter(name: "T", type: !614)
!1982 = !DILocation(line: 490, column: 1, scope: !1974)
!1983 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbf50cbe5b87fd720E", scope: !1652, file: !1915, line: 490, type: !1984, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1989, retainedNodes: !1987)
!1984 = !DISubroutineType(types: !1985)
!1985 = !{null, !1986}
!1986 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!1987 = !{!1988}
!1988 = !DILocalVariable(arg: 1, scope: !1983, file: !1915, line: 490, type: !1986)
!1989 = !{!1990}
!1990 = !DITemplateTypeParameter(name: "T", type: !525)
!1991 = !DILocation(line: 490, column: 1, scope: !1983)
!1992 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h94a8f4f45bd6630dE", scope: !1652, file: !1915, line: 490, type: !1993, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1998, retainedNodes: !1996)
!1993 = !DISubroutineType(types: !1994)
!1994 = !{null, !1995}
!1995 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!1996 = !{!1997}
!1997 = !DILocalVariable(arg: 1, scope: !1992, file: !1915, line: 490, type: !1995)
!1998 = !{!1999}
!1999 = !DITemplateTypeParameter(name: "T", type: !550)
!2000 = !DILocation(line: 490, column: 1, scope: !1992)
!2001 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h4f96908d05dee18bE", scope: !1652, file: !1915, line: 490, type: !2002, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2007, retainedNodes: !2005)
!2002 = !DISubroutineType(types: !2003)
!2003 = !{null, !2004}
!2004 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!2005 = !{!2006}
!2006 = !DILocalVariable(arg: 1, scope: !2001, file: !1915, line: 490, type: !2004)
!2007 = !{!2008}
!2008 = !DITemplateTypeParameter(name: "T", type: !446)
!2009 = !DILocation(line: 490, column: 1, scope: !2001)
!2010 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h2ef310cd80a07364E", scope: !1652, file: !1915, line: 490, type: !2011, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2016, retainedNodes: !2014)
!2011 = !DISubroutineType(types: !2012)
!2012 = !{null, !2013}
!2013 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!2014 = !{!2015}
!2015 = !DILocalVariable(arg: 1, scope: !2010, file: !1915, line: 490, type: !2013)
!2016 = !{!2017}
!2017 = !DITemplateTypeParameter(name: "T", type: !559)
!2018 = !DILocation(line: 490, column: 1, scope: !2010)
!2019 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h72fc3087d7a85184E", scope: !1652, file: !1915, line: 490, type: !2020, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2025, retainedNodes: !2023)
!2020 = !DISubroutineType(types: !2021)
!2021 = !{null, !2022}
!2022 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!2023 = !{!2024}
!2024 = !DILocalVariable(arg: 1, scope: !2019, file: !1915, line: 490, type: !2022)
!2025 = !{!2026}
!2026 = !DITemplateTypeParameter(name: "T", type: !497)
!2027 = !DILocation(line: 490, column: 1, scope: !2019)
!2028 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17hb2f1d270ae4425d0E", scope: !1652, file: !1915, line: 490, type: !2029, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2034, retainedNodes: !2032)
!2029 = !DISubroutineType(types: !2030)
!2030 = !{null, !2031}
!2031 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !57, size: 64, align: 64, dwarfAddressSpace: 0)
!2032 = !{!2033}
!2033 = !DILocalVariable(arg: 1, scope: !2028, file: !1915, line: 490, type: !2031)
!2034 = !{!2035}
!2035 = !DITemplateTypeParameter(name: "T", type: !57)
!2036 = !DILocation(line: 490, column: 1, scope: !2028)
!2037 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h8e8a109fc9f01648E", scope: !1652, file: !1915, line: 490, type: !2038, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2043, retainedNodes: !2041)
!2038 = !DISubroutineType(types: !2039)
!2039 = !{null, !2040}
!2040 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !65, size: 64, align: 64, dwarfAddressSpace: 0)
!2041 = !{!2042}
!2042 = !DILocalVariable(arg: 1, scope: !2037, file: !1915, line: 490, type: !2040)
!2043 = !{!2044}
!2044 = !DITemplateTypeParameter(name: "T", type: !65)
!2045 = !DILocation(line: 490, column: 1, scope: !2037)
!2046 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h051910095c18a1c2E", scope: !1652, file: !1915, line: 490, type: !2047, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2050)
!2047 = !DISubroutineType(types: !2048)
!2048 = !{null, !2049}
!2049 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!2050 = !{!2051}
!2051 = !DILocalVariable(arg: 1, scope: !2046, file: !1915, line: 490, type: !2049)
!2052 = !DILocation(line: 490, column: 1, scope: !2046)
!2053 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17haf332635460d27c1E", scope: !1652, file: !1915, line: 490, type: !2054, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2059, retainedNodes: !2057)
!2054 = !DISubroutineType(types: !2055)
!2055 = !{null, !2056}
!2056 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!2057 = !{!2058}
!2058 = !DILocalVariable(arg: 1, scope: !2053, file: !1915, line: 490, type: !2056)
!2059 = !{!2060}
!2060 = !DITemplateTypeParameter(name: "T", type: !310)
!2061 = !DILocation(line: 490, column: 1, scope: !2053)
!2062 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h489caff652cdad4bE", scope: !1652, file: !1915, line: 490, type: !2063, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2068, retainedNodes: !2066)
!2063 = !DISubroutineType(types: !2064)
!2064 = !{null, !2065}
!2065 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !400, size: 64, align: 64, dwarfAddressSpace: 0)
!2066 = !{!2067}
!2067 = !DILocalVariable(arg: 1, scope: !2062, file: !1915, line: 490, type: !2065)
!2068 = !{!2069}
!2069 = !DITemplateTypeParameter(name: "T", type: !400)
!2070 = !DILocation(line: 490, column: 1, scope: !2062)
!2071 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2e18f7034831d1e5E", scope: !1652, file: !1915, line: 490, type: !2072, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2077, retainedNodes: !2075)
!2072 = !DISubroutineType(types: !2073)
!2073 = !{null, !2074}
!2074 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !409, size: 64, align: 64, dwarfAddressSpace: 0)
!2075 = !{!2076}
!2076 = !DILocalVariable(arg: 1, scope: !2071, file: !1915, line: 490, type: !2074)
!2077 = !{!2078}
!2078 = !DITemplateTypeParameter(name: "T", type: !409)
!2079 = !DILocation(line: 490, column: 1, scope: !2071)
!2080 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hb767422701d9e969E", scope: !1652, file: !1915, line: 490, type: !2081, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1694, retainedNodes: !2084)
!2081 = !DISubroutineType(types: !2082)
!2082 = !{null, !2083}
!2083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!2084 = !{!2085}
!2085 = !DILocalVariable(arg: 1, scope: !2080, file: !1915, line: 490, type: !2083)
!2086 = !DILocation(line: 490, column: 1, scope: !2080)
!2087 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hc608e47e73a1125dE", scope: !1652, file: !1915, line: 490, type: !2088, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2093, retainedNodes: !2091)
!2088 = !DISubroutineType(types: !2089)
!2089 = !{null, !2090}
!2090 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !429, size: 64, align: 64, dwarfAddressSpace: 0)
!2091 = !{!2092}
!2092 = !DILocalVariable(arg: 1, scope: !2087, file: !1915, line: 490, type: !2090)
!2093 = !{!2094}
!2094 = !DITemplateTypeParameter(name: "T", type: !429)
!2095 = !DILocation(line: 490, column: 1, scope: !2087)
!2096 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h056b1983eacce964E", scope: !1652, file: !1915, line: 490, type: !2097, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2102, retainedNodes: !2100)
!2097 = !DISubroutineType(types: !2098)
!2098 = !{null, !2099}
!2099 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !377, size: 64, align: 64, dwarfAddressSpace: 0)
!2100 = !{!2101}
!2101 = !DILocalVariable(arg: 1, scope: !2096, file: !1915, line: 490, type: !2099)
!2102 = !{!2103}
!2103 = !DITemplateTypeParameter(name: "T", type: !377)
!2104 = !DILocation(line: 490, column: 1, scope: !2096)
!2105 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hcc16fbbb56510c6fE", scope: !1652, file: !1915, line: 490, type: !2106, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2111, retainedNodes: !2109)
!2106 = !DISubroutineType(types: !2107)
!2107 = !{null, !2108}
!2108 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2109 = !{!2110}
!2110 = !DILocalVariable(arg: 1, scope: !2105, file: !1915, line: 490, type: !2108)
!2111 = !{!2112}
!2112 = !DITemplateTypeParameter(name: "T", type: !107)
!2113 = !DILocation(line: 490, column: 1, scope: !2105)
!2114 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h7b47e04d38a0ab78E", scope: !1652, file: !1915, line: 490, type: !2115, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2120, retainedNodes: !2118)
!2115 = !DISubroutineType(types: !2116)
!2116 = !{null, !2117}
!2117 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!2118 = !{!2119}
!2119 = !DILocalVariable(arg: 1, scope: !2114, file: !1915, line: 490, type: !2117)
!2120 = !{!2121}
!2121 = !DITemplateTypeParameter(name: "T", type: !259)
!2122 = !DILocation(line: 490, column: 1, scope: !2114)
!2123 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h23d459c7b53f627cE", scope: !1652, file: !1915, line: 490, type: !2124, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2127)
!2124 = !DISubroutineType(types: !2125)
!2125 = !{null, !2126}
!2126 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!2127 = !{!2128}
!2128 = !DILocalVariable(arg: 1, scope: !2123, file: !1915, line: 490, type: !2126)
!2129 = !DILocation(line: 490, column: 1, scope: !2123)
!2130 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h78d85ab835ab82e6E", scope: !1652, file: !1915, line: 490, type: !2131, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2134)
!2131 = !DISubroutineType(types: !2132)
!2132 = !{null, !2133}
!2133 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!2134 = !{!2135}
!2135 = !DILocalVariable(arg: 1, scope: !2130, file: !1915, line: 490, type: !2133)
!2136 = !DILocation(line: 490, column: 1, scope: !2130)
!2137 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h3e1c33765d8c859fE", scope: !1652, file: !1915, line: 490, type: !2138, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2143, retainedNodes: !2141)
!2138 = !DISubroutineType(types: !2139)
!2139 = !{null, !2140}
!2140 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2141 = !{!2142}
!2142 = !DILocalVariable(arg: 1, scope: !2137, file: !1915, line: 490, type: !2140)
!2143 = !{!2144}
!2144 = !DITemplateTypeParameter(name: "T", type: !418)
!2145 = !DILocation(line: 490, column: 1, scope: !2137)
!2146 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h5aa8eb56b5b0db76E", scope: !1652, file: !1915, line: 490, type: !2147, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2152, retainedNodes: !2150)
!2147 = !DISubroutineType(types: !2148)
!2148 = !{null, !2149}
!2149 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!2150 = !{!2151}
!2151 = !DILocalVariable(arg: 1, scope: !2146, file: !1915, line: 490, type: !2149)
!2152 = !{!2153}
!2153 = !DITemplateTypeParameter(name: "T", type: !647)
!2154 = !DILocation(line: 490, column: 1, scope: !2146)
!2155 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h5982cd9857475ceeE", scope: !1652, file: !1915, line: 490, type: !2156, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1659, retainedNodes: !2159)
!2156 = !DISubroutineType(types: !2157)
!2157 = !{null, !2158}
!2158 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2159 = !{!2160}
!2160 = !DILocalVariable(arg: 1, scope: !2155, file: !1915, line: 490, type: !2158)
!2161 = !DILocation(line: 490, column: 1, scope: !2155)
!2162 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h441083645e50cb95E", scope: !1652, file: !1915, line: 490, type: !2163, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2168, retainedNodes: !2166)
!2163 = !DISubroutineType(types: !2164)
!2164 = !{null, !2165}
!2165 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2166 = !{!2167}
!2167 = !DILocalVariable(arg: 1, scope: !2162, file: !1915, line: 490, type: !2165)
!2168 = !{!2169}
!2169 = !DITemplateTypeParameter(name: "T", type: !96)
!2170 = !DILocation(line: 490, column: 1, scope: !2162)
!2171 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hf769cb091a17da5fE", scope: !1652, file: !1915, line: 490, type: !2172, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2177, retainedNodes: !2175)
!2172 = !DISubroutineType(types: !2173)
!2173 = !{null, !2174}
!2174 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!2175 = !{!2176}
!2176 = !DILocalVariable(arg: 1, scope: !2171, file: !1915, line: 490, type: !2174)
!2177 = !{!2178}
!2178 = !DITemplateTypeParameter(name: "T", type: !386)
!2179 = !DILocation(line: 490, column: 1, scope: !2171)
!2180 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h263e55daeecb5c80E", scope: !1652, file: !1915, line: 490, type: !2181, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2186, retainedNodes: !2184)
!2181 = !DISubroutineType(types: !2182)
!2182 = !{null, !2183}
!2183 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!2184 = !{!2185}
!2185 = !DILocalVariable(arg: 1, scope: !2180, file: !1915, line: 490, type: !2183)
!2186 = !{!2187}
!2187 = !DITemplateTypeParameter(name: "T", type: !60)
!2188 = !DILocation(line: 490, column: 1, scope: !2180)
!2189 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h8dd18d10be8abd09E", scope: !1652, file: !1915, line: 490, type: !2190, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2195, retainedNodes: !2193)
!2190 = !DISubroutineType(types: !2191)
!2191 = !{null, !2192}
!2192 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!2193 = !{!2194}
!2194 = !DILocalVariable(arg: 1, scope: !2189, file: !1915, line: 490, type: !2192)
!2195 = !{!2196}
!2196 = !DITemplateTypeParameter(name: "T", type: !319)
!2197 = !DILocation(line: 490, column: 1, scope: !2189)
!2198 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1dfa19b5c0f74092E", scope: !1652, file: !1915, line: 490, type: !2199, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2204, retainedNodes: !2202)
!2199 = !DISubroutineType(types: !2200)
!2200 = !{null, !2201}
!2201 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2202 = !{!2203}
!2203 = !DILocalVariable(arg: 1, scope: !2198, file: !1915, line: 490, type: !2201)
!2204 = !{!2205}
!2205 = !DITemplateTypeParameter(name: "T", type: !763)
!2206 = !DILocation(line: 490, column: 1, scope: !2198)
!2207 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h1cb61d403b1e5a4eE", scope: !1652, file: !1915, line: 490, type: !2208, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2213, retainedNodes: !2211)
!2208 = !DISubroutineType(types: !2209)
!2209 = !{null, !2210}
!2210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2211 = !{!2212}
!2212 = !DILocalVariable(arg: 1, scope: !2207, file: !1915, line: 490, type: !2210)
!2213 = !{!2214}
!2214 = !DITemplateTypeParameter(name: "T", type: !772)
!2215 = !DILocation(line: 490, column: 1, scope: !2207)
!2216 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h8fffff8a8a501db7E", scope: !1652, file: !1915, line: 490, type: !2217, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2222, retainedNodes: !2220)
!2217 = !DISubroutineType(types: !2218)
!2218 = !{null, !2219}
!2219 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!2220 = !{!2221}
!2221 = !DILocalVariable(arg: 1, scope: !2216, file: !1915, line: 490, type: !2219)
!2222 = !{!2223}
!2223 = !DITemplateTypeParameter(name: "T", type: !656)
!2224 = !DILocation(line: 490, column: 1, scope: !2216)
!2225 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h28170caae62c1d09E", scope: !1652, file: !1915, line: 490, type: !2226, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2231, retainedNodes: !2229)
!2226 = !DISubroutineType(types: !2227)
!2227 = !{null, !2228}
!2228 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!2229 = !{!2230}
!2230 = !DILocalVariable(arg: 1, scope: !2225, file: !1915, line: 490, type: !2228)
!2231 = !{!2232}
!2232 = !DITemplateTypeParameter(name: "T", type: !746)
!2233 = !DILocation(line: 490, column: 1, scope: !2225)
!2234 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h9c803b7c02a70ee2E", scope: !1652, file: !1915, line: 490, type: !2235, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2238)
!2235 = !DISubroutineType(types: !2236)
!2236 = !{null, !2237}
!2237 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!2238 = !{!2239}
!2239 = !DILocalVariable(arg: 1, scope: !2234, file: !1915, line: 490, type: !2237)
!2240 = !DILocation(line: 490, column: 1, scope: !2234)
!2241 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h408f7e267bb58454E", scope: !1652, file: !1915, line: 490, type: !2242, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1729, retainedNodes: !2245)
!2242 = !DISubroutineType(types: !2243)
!2243 = !{null, !2244}
!2244 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!2245 = !{!2246}
!2246 = !DILocalVariable(arg: 1, scope: !2241, file: !1915, line: 490, type: !2244)
!2247 = !DILocation(line: 490, column: 1, scope: !2241)
!2248 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h17df2edb6ead260aE", scope: !1652, file: !1915, line: 490, type: !2249, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2254, retainedNodes: !2252)
!2249 = !DISubroutineType(types: !2250)
!2250 = !{null, !2251}
!2251 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!2252 = !{!2253}
!2253 = !DILocalVariable(arg: 1, scope: !2248, file: !1915, line: 490, type: !2251)
!2254 = !{!2255}
!2255 = !DITemplateTypeParameter(name: "T", type: !719)
!2256 = !DILocation(line: 490, column: 1, scope: !2248)
!2257 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h0de2eb666efb7d83E", scope: !1652, file: !1915, line: 490, type: !2258, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2263, retainedNodes: !2261)
!2258 = !DISubroutineType(types: !2259)
!2259 = !{null, !2260}
!2260 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!2261 = !{!2262}
!2262 = !DILocalVariable(arg: 1, scope: !2257, file: !1915, line: 490, type: !2260)
!2263 = !{!2264}
!2264 = !DITemplateTypeParameter(name: "T", type: !635)
!2265 = !DILocation(line: 490, column: 1, scope: !2257)
!2266 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hc27f1eee883a2814E", scope: !2268, file: !2267, line: 35, type: !2271, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !2274)
!2267 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "8f9c2a68da2d937402d223242416154f")
!2268 = !DINamespace(name: "is_null", scope: !2269)
!2269 = !DINamespace(name: "{impl#0}", scope: !2270)
!2270 = !DINamespace(name: "mut_ptr", scope: !1652)
!2271 = !DISubroutineType(types: !2272)
!2272 = !{!310, !2273}
!2273 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2274 = !{!2275}
!2275 = !DILocalVariable(name: "ptr", arg: 1, scope: !2266, file: !2267, line: 35, type: !2273)
!2276 = !DILocation(line: 35, column: 25, scope: !2266)
!2277 = !DILocalVariable(name: "self", arg: 1, scope: !2278, file: !2267, line: 209, type: !2273)
!2278 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h80aff7770926f167E", scope: !2269, file: !2267, line: 209, type: !2279, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2282, retainedNodes: !2281)
!2279 = !DISubroutineType(types: !2280)
!2280 = !{!9, !2273}
!2281 = !{!2277}
!2282 = !{!2283}
!2283 = !DITemplateTypeParameter(name: "T", type: !119)
!2284 = !DILocation(line: 209, column: 17, scope: !2278, inlinedAt: !2285)
!2285 = distinct !DILocation(line: 36, column: 13, scope: !2266)
!2286 = !DILocalVariable(name: "self", arg: 1, scope: !2287, file: !2267, line: 57, type: !2273)
!2287 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h4bbca7a55292835fE", scope: !2269, file: !2267, line: 57, type: !2288, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2291)
!2288 = !DISubroutineType(types: !2289)
!2289 = !{!2290, !2273}
!2290 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2291 = !{!2286}
!2292 = !{!2283, !2293}
!2293 = !DITemplateTypeParameter(name: "U", type: !7)
!2294 = !DILocation(line: 57, column: 26, scope: !2287, inlinedAt: !2295)
!2295 = distinct !DILocation(line: 213, column: 33, scope: !2278, inlinedAt: !2285)
!2296 = !DILocation(line: 213, column: 18, scope: !2278, inlinedAt: !2285)
!2297 = !DILocation(line: 36, column: 13, scope: !2266)
!2298 = !DILocation(line: 37, column: 10, scope: !2266)
!2299 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h2685e2e84eebe4d0E", scope: !2269, file: !2267, line: 33, type: !2300, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2302)
!2300 = !DISubroutineType(types: !2301)
!2301 = !{!310, !1945}
!2302 = !{!2303}
!2303 = !DILocalVariable(name: "self", arg: 1, scope: !2299, file: !2267, line: 33, type: !1945)
!2304 = !DILocation(line: 33, column: 26, scope: !2299)
!2305 = !DILocation(line: 50, column: 36, scope: !2299)
!2306 = !DILocation(line: 50, column: 18, scope: !2299)
!2307 = !DILocation(line: 51, column: 6, scope: !2299)
!2308 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5abfc0d67c2729d6E", scope: !2269, file: !2267, line: 33, type: !2309, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2311)
!2309 = !DISubroutineType(types: !2310)
!2310 = !{!310, !2133}
!2311 = !{!2312}
!2312 = !DILocalVariable(name: "self", arg: 1, scope: !2308, file: !2267, line: 33, type: !2133)
!2313 = !DILocation(line: 33, column: 26, scope: !2308)
!2314 = !DILocation(line: 50, column: 36, scope: !2308)
!2315 = !DILocation(line: 50, column: 18, scope: !2308)
!2316 = !DILocation(line: 51, column: 6, scope: !2308)
!2317 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5c2c18a386a75471E", scope: !2269, file: !2267, line: 33, type: !2318, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2321)
!2318 = !DISubroutineType(types: !2319)
!2319 = !{!310, !2320}
!2320 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!2321 = !{!2322}
!2322 = !DILocalVariable(name: "self", arg: 1, scope: !2317, file: !2267, line: 33, type: !2320)
!2323 = !DILocation(line: 33, column: 26, scope: !2317)
!2324 = !DILocation(line: 50, column: 36, scope: !2317)
!2325 = !DILocation(line: 50, column: 18, scope: !2317)
!2326 = !DILocation(line: 51, column: 6, scope: !2317)
!2327 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17haec03f5c6b295221E", scope: !2269, file: !2267, line: 33, type: !2328, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2330)
!2328 = !DISubroutineType(types: !2329)
!2329 = !{!310, !2049}
!2330 = !{!2331}
!2331 = !DILocalVariable(name: "self", arg: 1, scope: !2327, file: !2267, line: 33, type: !2049)
!2332 = !DILocation(line: 33, column: 26, scope: !2327)
!2333 = !DILocation(line: 50, column: 36, scope: !2327)
!2334 = !DILocation(line: 50, column: 18, scope: !2327)
!2335 = !DILocation(line: 51, column: 6, scope: !2327)
!2336 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h171c503c7e38459fE", scope: !1652, file: !1915, line: 490, type: !2337, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1194, retainedNodes: !2340)
!2337 = !DISubroutineType(types: !2338)
!2338 = !{null, !2339}
!2339 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2340 = !{!2341}
!2341 = !DILocalVariable(arg: 1, scope: !2336, file: !1915, line: 490, type: !2339)
!2342 = !DILocation(line: 490, column: 1, scope: !2336)
!2343 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h67591bb853a79388E", scope: !1652, file: !1915, line: 490, type: !2344, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2349, retainedNodes: !2347)
!2344 = !DISubroutineType(types: !2345)
!2345 = !{null, !2346}
!2346 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!2347 = !{!2348}
!2348 = !DILocalVariable(arg: 1, scope: !2343, file: !1915, line: 490, type: !2346)
!2349 = !{!2350}
!2350 = !DITemplateTypeParameter(name: "T", type: !589)
!2351 = !DILocation(line: 490, column: 1, scope: !2343)
!2352 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h4cc3a900dec50166E", scope: !2354, file: !2353, line: 111, type: !2355, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2357)
!2353 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2354 = !DINamespace(name: "metadata", scope: !1652)
!2355 = !DISubroutineType(types: !2356)
!2356 = !{!1760, !6, !7}
!2357 = !{!2358, !2359}
!2358 = !DILocalVariable(name: "data_address", arg: 1, scope: !2352, file: !2353, line: 112, type: !6)
!2359 = !DILocalVariable(name: "metadata", arg: 2, scope: !2352, file: !2353, line: 113, type: !7)
!2360 = !DILocation(line: 112, column: 5, scope: !2352)
!2361 = !DILocation(line: 113, column: 5, scope: !2352)
!2362 = !DILocation(line: 118, column: 36, scope: !2352)
!2363 = !DILocation(line: 118, column: 14, scope: !2352)
!2364 = !DILocation(line: 119, column: 2, scope: !2352)
!2365 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h60681aea43a352f9E", scope: !2354, file: !2353, line: 111, type: !2366, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2368)
!2366 = !DISubroutineType(types: !2367)
!2367 = !{!1690, !6, !7}
!2368 = !{!2369, !2370}
!2369 = !DILocalVariable(name: "data_address", arg: 1, scope: !2365, file: !2353, line: 112, type: !6)
!2370 = !DILocalVariable(name: "metadata", arg: 2, scope: !2365, file: !2353, line: 113, type: !7)
!2371 = !DILocation(line: 112, column: 5, scope: !2365)
!2372 = !DILocation(line: 113, column: 5, scope: !2365)
!2373 = !DILocation(line: 118, column: 36, scope: !2365)
!2374 = !DILocation(line: 118, column: 14, scope: !2365)
!2375 = !DILocation(line: 119, column: 2, scope: !2365)
!2376 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hd468f5870e3c0c56E", scope: !2354, file: !2353, line: 111, type: !2377, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2379)
!2377 = !DISubroutineType(types: !2378)
!2378 = !{!1725, !6, !7}
!2379 = !{!2380, !2381}
!2380 = !DILocalVariable(name: "data_address", arg: 1, scope: !2376, file: !2353, line: 112, type: !6)
!2381 = !DILocalVariable(name: "metadata", arg: 2, scope: !2376, file: !2353, line: 113, type: !7)
!2382 = !DILocation(line: 112, column: 5, scope: !2376)
!2383 = !DILocation(line: 113, column: 5, scope: !2376)
!2384 = !DILocation(line: 118, column: 36, scope: !2376)
!2385 = !DILocation(line: 118, column: 14, scope: !2376)
!2386 = !DILocation(line: 119, column: 2, scope: !2376)
!2387 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17he96b8779dc7d498fE", scope: !2354, file: !2353, line: 111, type: !2388, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2390)
!2388 = !DISubroutineType(types: !2389)
!2389 = !{!1655, !6, !7}
!2390 = !{!2391, !2392}
!2391 = !DILocalVariable(name: "data_address", arg: 1, scope: !2387, file: !2353, line: 112, type: !6)
!2392 = !DILocalVariable(name: "metadata", arg: 2, scope: !2387, file: !2353, line: 113, type: !7)
!2393 = !DILocation(line: 112, column: 5, scope: !2387)
!2394 = !DILocation(line: 113, column: 5, scope: !2387)
!2395 = !DILocation(line: 118, column: 36, scope: !2387)
!2396 = !DILocation(line: 118, column: 14, scope: !2387)
!2397 = !DILocation(line: 119, column: 2, scope: !2387)
!2398 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h282297b100e486d8E", scope: !2354, file: !2353, line: 94, type: !2399, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2401)
!2399 = !DISubroutineType(types: !2400)
!2400 = !{null, !1655}
!2401 = !{!2402}
!2402 = !DILocalVariable(name: "ptr", arg: 1, scope: !2398, file: !2353, line: 94, type: !1655)
!2403 = !DILocation(line: 94, column: 34, scope: !2398)
!2404 = !DILocation(line: 98, column: 14, scope: !2398)
!2405 = !DILocation(line: 99, column: 2, scope: !2398)
!2406 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17hbd5a0a94c4111cbcE", scope: !2354, file: !2353, line: 94, type: !2407, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2409)
!2407 = !DISubroutineType(types: !2408)
!2408 = !{null, !1690}
!2409 = !{!2410}
!2410 = !DILocalVariable(name: "ptr", arg: 1, scope: !2406, file: !2353, line: 94, type: !1690)
!2411 = !DILocation(line: 94, column: 34, scope: !2406)
!2412 = !DILocation(line: 98, column: 14, scope: !2406)
!2413 = !DILocation(line: 99, column: 2, scope: !2406)
!2414 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17hc63747d714223e56E", scope: !2354, file: !2353, line: 94, type: !2415, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2417)
!2415 = !DISubroutineType(types: !2416)
!2416 = !{null, !1725}
!2417 = !{!2418}
!2418 = !DILocalVariable(name: "ptr", arg: 1, scope: !2414, file: !2353, line: 94, type: !1725)
!2419 = !DILocation(line: 94, column: 34, scope: !2414)
!2420 = !DILocation(line: 98, column: 14, scope: !2414)
!2421 = !DILocation(line: 99, column: 2, scope: !2414)
!2422 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17hd8b61db21acc2f53E", scope: !2354, file: !2353, line: 94, type: !2423, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2425)
!2423 = !DISubroutineType(types: !2424)
!2424 = !{null, !1760}
!2425 = !{!2426}
!2426 = !DILocalVariable(name: "ptr", arg: 1, scope: !2422, file: !2353, line: 94, type: !1760)
!2427 = !DILocation(line: 94, column: 34, scope: !2422)
!2428 = !DILocation(line: 98, column: 14, scope: !2422)
!2429 = !DILocation(line: 99, column: 2, scope: !2422)
!2430 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2532e9a40b9279a3E", scope: !1687, file: !2431, line: 197, type: !2432, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2434)
!2431 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "489a545a71841a1f316d99c11467aaa5")
!2432 = !DISubroutineType(types: !2433)
!2433 = !{!1687, !2049}
!2434 = !{!2435}
!2435 = !DILocalVariable(name: "ptr", arg: 1, scope: !2430, file: !2431, line: 197, type: !2049)
!2436 = !DILocation(line: 197, column: 39, scope: !2430)
!2437 = !DILocation(line: 200, column: 13, scope: !2430)
!2438 = !DILocalVariable(name: "ptr", arg: 1, scope: !2439, file: !2440, line: 2241, type: !2049)
!2439 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hbf2f5aaf8c619dcaE", scope: !2441, file: !2440, line: 2241, type: !2047, scopeLine: 2241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2443)
!2440 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "890eee47c720221d7463b825943ce452")
!2441 = !DINamespace(name: "new_unchecked", scope: !2442)
!2442 = !DINamespace(name: "{impl#3}", scope: !1651)
!2443 = !{!2438}
!2444 = !DILocation(line: 2241, column: 39, scope: !2439, inlinedAt: !2445)
!2445 = distinct !DILocation(line: 200, column: 13, scope: !2430)
!2446 = !DILocation(line: 200, column: 134, scope: !2447, inlinedAt: !2445)
!2447 = !DILexicalBlockFile(scope: !2439, file: !2431, discriminator: 0)
!2448 = !DILocation(line: 200, column: 133, scope: !2447, inlinedAt: !2445)
!2449 = !DILocation(line: 2242, column: 20, scope: !2439, inlinedAt: !2445)
!2450 = !DILocation(line: 2244, column: 21, scope: !2439, inlinedAt: !2445)
!2451 = !DILocation(line: 201, column: 13, scope: !2430)
!2452 = !DILocation(line: 203, column: 6, scope: !2430)
!2453 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cdbc550ed22297dE", scope: !1650, file: !2431, line: 197, type: !2454, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2456)
!2454 = !DISubroutineType(types: !2455)
!2455 = !{!1650, !2133}
!2456 = !{!2457}
!2457 = !DILocalVariable(name: "ptr", arg: 1, scope: !2453, file: !2431, line: 197, type: !2133)
!2458 = !DILocation(line: 197, column: 39, scope: !2453)
!2459 = !DILocation(line: 200, column: 13, scope: !2453)
!2460 = !DILocalVariable(name: "ptr", arg: 1, scope: !2461, file: !2440, line: 2241, type: !2133)
!2461 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3fda159b06f67390E", scope: !2441, file: !2440, line: 2241, type: !2131, scopeLine: 2241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2462)
!2462 = !{!2460}
!2463 = !DILocation(line: 2241, column: 39, scope: !2461, inlinedAt: !2464)
!2464 = distinct !DILocation(line: 200, column: 13, scope: !2453)
!2465 = !DILocation(line: 200, column: 134, scope: !2466, inlinedAt: !2464)
!2466 = !DILexicalBlockFile(scope: !2461, file: !2431, discriminator: 0)
!2467 = !DILocation(line: 200, column: 133, scope: !2466, inlinedAt: !2464)
!2468 = !DILocation(line: 2242, column: 20, scope: !2461, inlinedAt: !2464)
!2469 = !DILocation(line: 2244, column: 21, scope: !2461, inlinedAt: !2464)
!2470 = !DILocation(line: 201, column: 13, scope: !2453)
!2471 = !DILocation(line: 203, column: 6, scope: !2453)
!2472 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4e640347a23da8c9E", scope: !1757, file: !2431, line: 197, type: !2473, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2475)
!2473 = !DISubroutineType(types: !2474)
!2474 = !{!1757, !1945}
!2475 = !{!2476}
!2476 = !DILocalVariable(name: "ptr", arg: 1, scope: !2472, file: !2431, line: 197, type: !1945)
!2477 = !DILocation(line: 197, column: 39, scope: !2472)
!2478 = !DILocation(line: 200, column: 13, scope: !2472)
!2479 = !DILocalVariable(name: "ptr", arg: 1, scope: !2480, file: !2440, line: 2241, type: !1945)
!2480 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h251b99827acada6bE", scope: !2441, file: !2440, line: 2241, type: !1943, scopeLine: 2241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2481)
!2481 = !{!2479}
!2482 = !DILocation(line: 2241, column: 39, scope: !2480, inlinedAt: !2483)
!2483 = distinct !DILocation(line: 200, column: 13, scope: !2472)
!2484 = !DILocation(line: 200, column: 134, scope: !2485, inlinedAt: !2483)
!2485 = !DILexicalBlockFile(scope: !2480, file: !2431, discriminator: 0)
!2486 = !DILocation(line: 200, column: 133, scope: !2485, inlinedAt: !2483)
!2487 = !DILocation(line: 2242, column: 20, scope: !2480, inlinedAt: !2483)
!2488 = !DILocation(line: 2244, column: 21, scope: !2480, inlinedAt: !2483)
!2489 = !DILocation(line: 201, column: 13, scope: !2472)
!2490 = !DILocation(line: 203, column: 6, scope: !2472)
!2491 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hdbc67c0702928c80E", scope: !1722, file: !2431, line: 197, type: !2492, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2494)
!2492 = !DISubroutineType(types: !2493)
!2493 = !{!1722, !2320}
!2494 = !{!2495}
!2495 = !DILocalVariable(name: "ptr", arg: 1, scope: !2491, file: !2431, line: 197, type: !2320)
!2496 = !DILocation(line: 197, column: 39, scope: !2491)
!2497 = !DILocation(line: 200, column: 13, scope: !2491)
!2498 = !DILocalVariable(name: "ptr", arg: 1, scope: !2499, file: !2440, line: 2241, type: !2320)
!2499 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9b03e1deb6708d8fE", scope: !2441, file: !2440, line: 2241, type: !2500, scopeLine: 2241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2502)
!2500 = !DISubroutineType(types: !2501)
!2501 = !{null, !2320}
!2502 = !{!2498}
!2503 = !DILocation(line: 2241, column: 39, scope: !2499, inlinedAt: !2504)
!2504 = distinct !DILocation(line: 200, column: 13, scope: !2491)
!2505 = !DILocation(line: 200, column: 134, scope: !2506, inlinedAt: !2504)
!2506 = !DILexicalBlockFile(scope: !2499, file: !2431, discriminator: 0)
!2507 = !DILocation(line: 200, column: 133, scope: !2506, inlinedAt: !2504)
!2508 = !DILocation(line: 2242, column: 20, scope: !2499, inlinedAt: !2504)
!2509 = !DILocation(line: 2244, column: 21, scope: !2499, inlinedAt: !2504)
!2510 = !DILocation(line: 201, column: 13, scope: !2491)
!2511 = !DILocation(line: 203, column: 6, scope: !2491)
!2512 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h6d642825e7259f16E", scope: !1652, file: !1915, line: 490, type: !2513, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2518, retainedNodes: !2516)
!2513 = !DISubroutineType(types: !2514)
!2514 = !{null, !2515}
!2515 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!2516 = !{!2517}
!2517 = !DILocalVariable(arg: 1, scope: !2512, file: !1915, line: 490, type: !2515)
!2518 = !{!2519}
!2519 = !DITemplateTypeParameter(name: "T", type: !605)
!2520 = !DILocation(line: 490, column: 1, scope: !2512)
!2521 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h2141539ecd865bb7E", scope: !2523, file: !2522, line: 94, type: !2525, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2531, retainedNodes: !2528)
!2522 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "310ccb1a5479a9302756ed4297f2c8bd")
!2523 = !DINamespace(name: "{impl#0}", scope: !2524)
!2524 = !DINamespace(name: "const_ptr", scope: !1652)
!2525 = !DISubroutineType(types: !2526)
!2526 = !{!1655, !2527, !1655}
!2527 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2528 = !{!2529, !2530}
!2529 = !DILocalVariable(name: "self", arg: 1, scope: !2521, file: !2522, line: 94, type: !2527)
!2530 = !DILocalVariable(name: "meta", arg: 2, scope: !2521, file: !2522, line: 94, type: !1655)
!2531 = !{!2283, !2532}
!2532 = !DITemplateTypeParameter(name: "U", type: !13)
!2533 = !DILocation(line: 94, column: 38, scope: !2521)
!2534 = !DILocation(line: 94, column: 44, scope: !2521)
!2535 = !DILocation(line: 98, column: 48, scope: !2521)
!2536 = !DILocation(line: 98, column: 9, scope: !2521)
!2537 = !DILocation(line: 99, column: 6, scope: !2521)
!2538 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17ha2276525daf21cd0E", scope: !2523, file: !2522, line: 94, type: !2539, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2544, retainedNodes: !2541)
!2539 = !DISubroutineType(types: !2540)
!2540 = !{!1725, !2527, !1725}
!2541 = !{!2542, !2543}
!2542 = !DILocalVariable(name: "self", arg: 1, scope: !2538, file: !2522, line: 94, type: !2527)
!2543 = !DILocalVariable(name: "meta", arg: 2, scope: !2538, file: !2522, line: 94, type: !1725)
!2544 = !{!2283, !2545}
!2545 = !DITemplateTypeParameter(name: "U", type: !38)
!2546 = !DILocation(line: 94, column: 38, scope: !2538)
!2547 = !DILocation(line: 94, column: 44, scope: !2538)
!2548 = !DILocation(line: 98, column: 48, scope: !2538)
!2549 = !DILocation(line: 98, column: 9, scope: !2538)
!2550 = !DILocation(line: 99, column: 6, scope: !2538)
!2551 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbc5deab6821e0556E", scope: !2523, file: !2522, line: 94, type: !2552, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2557, retainedNodes: !2554)
!2552 = !DISubroutineType(types: !2553)
!2553 = !{!1690, !2527, !1690}
!2554 = !{!2555, !2556}
!2555 = !DILocalVariable(name: "self", arg: 1, scope: !2551, file: !2522, line: 94, type: !2527)
!2556 = !DILocalVariable(name: "meta", arg: 2, scope: !2551, file: !2522, line: 94, type: !1690)
!2557 = !{!2283, !2558}
!2558 = !DITemplateTypeParameter(name: "U", type: !18)
!2559 = !DILocation(line: 94, column: 38, scope: !2551)
!2560 = !DILocation(line: 94, column: 44, scope: !2551)
!2561 = !DILocation(line: 98, column: 48, scope: !2551)
!2562 = !DILocation(line: 98, column: 9, scope: !2551)
!2563 = !DILocation(line: 99, column: 6, scope: !2551)
!2564 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdcd3a68812c0ab72E", scope: !2523, file: !2522, line: 94, type: !2565, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2570, retainedNodes: !2567)
!2565 = !DISubroutineType(types: !2566)
!2566 = !{!1760, !2527, !1760}
!2567 = !{!2568, !2569}
!2568 = !DILocalVariable(name: "self", arg: 1, scope: !2564, file: !2522, line: 94, type: !2527)
!2569 = !DILocalVariable(name: "meta", arg: 2, scope: !2564, file: !2522, line: 94, type: !1760)
!2570 = !{!2283, !2571}
!2571 = !DITemplateTypeParameter(name: "U", type: !53)
!2572 = !DILocation(line: 94, column: 38, scope: !2564)
!2573 = !DILocation(line: 94, column: 44, scope: !2564)
!2574 = !DILocation(line: 98, column: 48, scope: !2564)
!2575 = !DILocation(line: 98, column: 9, scope: !2564)
!2576 = !DILocation(line: 99, column: 6, scope: !2564)
!2577 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17he3c29857735c9afaE", scope: !2578, file: !2522, line: 36, type: !2579, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !2581)
!2578 = !DINamespace(name: "is_null", scope: !2523)
!2579 = !DISubroutineType(types: !2580)
!2580 = !{!310, !2527}
!2581 = !{!2582}
!2582 = !DILocalVariable(name: "ptr", arg: 1, scope: !2577, file: !2522, line: 36, type: !2527)
!2583 = !DILocation(line: 36, column: 25, scope: !2577)
!2584 = !DILocalVariable(name: "self", arg: 1, scope: !2585, file: !2522, line: 203, type: !2527)
!2585 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hf3f1c1d6522f0a00E", scope: !2523, file: !2522, line: 203, type: !2586, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2282, retainedNodes: !2588)
!2586 = !DISubroutineType(types: !2587)
!2587 = !{!9, !2527}
!2588 = !{!2584}
!2589 = !DILocation(line: 203, column: 17, scope: !2585, inlinedAt: !2590)
!2590 = distinct !DILocation(line: 37, column: 13, scope: !2577)
!2591 = !DILocalVariable(name: "self", arg: 1, scope: !2592, file: !2522, line: 58, type: !2527)
!2592 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h354d47eed93f6694E", scope: !2523, file: !2522, line: 58, type: !2593, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2595)
!2593 = !DISubroutineType(types: !2594)
!2594 = !{!6, !2527}
!2595 = !{!2591}
!2596 = !DILocation(line: 58, column: 26, scope: !2592, inlinedAt: !2597)
!2597 = distinct !DILocation(line: 207, column: 33, scope: !2585, inlinedAt: !2590)
!2598 = !DILocation(line: 207, column: 18, scope: !2585, inlinedAt: !2590)
!2599 = !DILocation(line: 37, column: 13, scope: !2577)
!2600 = !DILocation(line: 38, column: 10, scope: !2577)
!2601 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5c25c8ee32b53c26E", scope: !2523, file: !2522, line: 34, type: !2602, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2604)
!2602 = !DISubroutineType(types: !2603)
!2603 = !{!310, !1655}
!2604 = !{!2605}
!2605 = !DILocalVariable(name: "self", arg: 1, scope: !2601, file: !2522, line: 34, type: !1655)
!2606 = !DILocation(line: 34, column: 26, scope: !2601)
!2607 = !DILocation(line: 51, column: 36, scope: !2601)
!2608 = !DILocation(line: 51, column: 18, scope: !2601)
!2609 = !DILocation(line: 52, column: 6, scope: !2601)
!2610 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb1393f916e295142E", scope: !2523, file: !2522, line: 34, type: !2611, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2613)
!2611 = !DISubroutineType(types: !2612)
!2612 = !{!310, !1690}
!2613 = !{!2614}
!2614 = !DILocalVariable(name: "self", arg: 1, scope: !2610, file: !2522, line: 34, type: !1690)
!2615 = !DILocation(line: 34, column: 26, scope: !2610)
!2616 = !DILocation(line: 51, column: 36, scope: !2610)
!2617 = !DILocation(line: 51, column: 18, scope: !2610)
!2618 = !DILocation(line: 52, column: 6, scope: !2610)
!2619 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17he036b4d0cca2bd71E", scope: !2523, file: !2522, line: 34, type: !2620, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2622)
!2620 = !DISubroutineType(types: !2621)
!2621 = !{!310, !1760}
!2622 = !{!2623}
!2623 = !DILocalVariable(name: "self", arg: 1, scope: !2619, file: !2522, line: 34, type: !1760)
!2624 = !DILocation(line: 34, column: 26, scope: !2619)
!2625 = !DILocation(line: 51, column: 36, scope: !2619)
!2626 = !DILocation(line: 51, column: 18, scope: !2619)
!2627 = !DILocation(line: 52, column: 6, scope: !2619)
!2628 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfeecc505db3deaa1E", scope: !2523, file: !2522, line: 34, type: !2629, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2631)
!2629 = !DISubroutineType(types: !2630)
!2630 = !{!310, !1725}
!2631 = !{!2632}
!2632 = !DILocalVariable(name: "self", arg: 1, scope: !2628, file: !2522, line: 34, type: !1725)
!2633 = !DILocation(line: 34, column: 26, scope: !2628)
!2634 = !DILocation(line: 51, column: 36, scope: !2628)
!2635 = !DILocation(line: 51, column: 18, scope: !2628)
!2636 = !DILocation(line: 52, column: 6, scope: !2628)
!2637 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h67d59cccdd7cc713E", scope: !2639, file: !2638, line: 313, type: !2641, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2644)
!2638 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "a3c36e35ceb67ad777a82e040f0657ec")
!2639 = !DINamespace(name: "{impl#12}", scope: !2640)
!2640 = !DINamespace(name: "array", scope: !70)
!2641 = !DISubroutineType(types: !2642)
!2642 = !{!192, !2643, !210}
!2643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2644 = !{!2645, !2646}
!2645 = !DILocalVariable(name: "self", arg: 1, scope: !2637, file: !2638, line: 313, type: !2643)
!2646 = !DILocalVariable(name: "f", arg: 2, scope: !2637, file: !2638, line: 313, type: !210)
!2647 = !DILocation(line: 313, column: 12, scope: !2637)
!2648 = !DILocation(line: 313, column: 19, scope: !2637)
!2649 = !DILocation(line: 314, column: 27, scope: !2637)
!2650 = !DILocation(line: 314, column: 26, scope: !2637)
!2651 = !DILocation(line: 314, column: 9, scope: !2637)
!2652 = !DILocation(line: 315, column: 6, scope: !2637)
!2653 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hb9572a4e15eb16daE", scope: !2639, file: !2638, line: 313, type: !2654, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2657)
!2654 = !DISubroutineType(types: !2655)
!2655 = !{!192, !2656, !210}
!2656 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2657 = !{!2658, !2659}
!2658 = !DILocalVariable(name: "self", arg: 1, scope: !2653, file: !2638, line: 313, type: !2656)
!2659 = !DILocalVariable(name: "f", arg: 2, scope: !2653, file: !2638, line: 313, type: !210)
!2660 = !DILocation(line: 313, column: 12, scope: !2653)
!2661 = !DILocation(line: 313, column: 19, scope: !2653)
!2662 = !DILocation(line: 314, column: 27, scope: !2653)
!2663 = !DILocation(line: 314, column: 26, scope: !2653)
!2664 = !DILocation(line: 314, column: 9, scope: !2653)
!2665 = !DILocation(line: 315, column: 6, scope: !2653)
!2666 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbc00241c72400c43E", scope: !2639, file: !2638, line: 313, type: !2667, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2669)
!2667 = !DISubroutineType(types: !2668)
!2668 = !{!192, !559, !210}
!2669 = !{!2670, !2671}
!2670 = !DILocalVariable(name: "self", arg: 1, scope: !2666, file: !2638, line: 313, type: !559)
!2671 = !DILocalVariable(name: "f", arg: 2, scope: !2666, file: !2638, line: 313, type: !210)
!2672 = !DILocation(line: 313, column: 12, scope: !2666)
!2673 = !DILocation(line: 313, column: 19, scope: !2666)
!2674 = !DILocation(line: 314, column: 27, scope: !2666)
!2675 = !DILocation(line: 314, column: 26, scope: !2666)
!2676 = !DILocation(line: 314, column: 9, scope: !2666)
!2677 = !DILocation(line: 315, column: 6, scope: !2666)
!2678 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd338052129bb4744E", scope: !2639, file: !2638, line: 313, type: !2679, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2682)
!2679 = !DISubroutineType(types: !2680)
!2680 = !{!192, !2681, !210}
!2681 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2682 = !{!2683, !2684}
!2683 = !DILocalVariable(name: "self", arg: 1, scope: !2678, file: !2638, line: 313, type: !2681)
!2684 = !DILocalVariable(name: "f", arg: 2, scope: !2678, file: !2638, line: 313, type: !210)
!2685 = !DILocation(line: 313, column: 12, scope: !2678)
!2686 = !DILocation(line: 313, column: 19, scope: !2678)
!2687 = !DILocation(line: 314, column: 27, scope: !2678)
!2688 = !DILocation(line: 314, column: 26, scope: !2678)
!2689 = !DILocation(line: 314, column: 9, scope: !2678)
!2690 = !DILocation(line: 315, column: 6, scope: !2678)
!2691 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hdab380fe39efaf8dE", scope: !2639, file: !2638, line: 313, type: !2692, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2695)
!2692 = !DISubroutineType(types: !2693)
!2693 = !{!192, !2694, !210}
!2694 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2695 = !{!2696, !2697}
!2696 = !DILocalVariable(name: "self", arg: 1, scope: !2691, file: !2638, line: 313, type: !2694)
!2697 = !DILocalVariable(name: "f", arg: 2, scope: !2691, file: !2638, line: 313, type: !210)
!2698 = !DILocation(line: 313, column: 12, scope: !2691)
!2699 = !DILocation(line: 313, column: 19, scope: !2691)
!2700 = !DILocation(line: 314, column: 27, scope: !2691)
!2701 = !DILocation(line: 314, column: 26, scope: !2691)
!2702 = !DILocation(line: 314, column: 9, scope: !2691)
!2703 = !DILocation(line: 315, column: 6, scope: !2691)
!2704 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h36cef19aed7d67b3E", scope: !2705, file: !2638, line: 347, type: !2706, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2712, retainedNodes: !2709)
!2705 = !DINamespace(name: "{impl#15}", scope: !2640)
!2706 = !DISubroutineType(types: !2707)
!2707 = !{!1233, !2656, !2708, !917}
!2708 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1309, file: !2, align: 8, elements: !19, identifier: "2578e5ed2799b1393561d58b20e2e6e2")
!2709 = !{!2710, !2711}
!2710 = !DILocalVariable(name: "self", arg: 1, scope: !2704, file: !2638, line: 347, type: !2656)
!2711 = !DILocalVariable(name: "index", arg: 2, scope: !2704, file: !2638, line: 347, type: !2708)
!2712 = !{!1058, !2713}
!2713 = !DITemplateTypeParameter(name: "I", type: !2708)
!2714 = !DILocation(line: 347, column: 14, scope: !2704)
!2715 = !DILocation(line: 347, column: 21, scope: !2704)
!2716 = !DILocation(line: 348, column: 9, scope: !2704)
!2717 = !DILocation(line: 349, column: 6, scope: !2704)
!2718 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h420826b803c7794fE", scope: !2705, file: !2638, line: 347, type: !2719, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2712, retainedNodes: !2721)
!2719 = !DISubroutineType(types: !2720)
!2720 = !{!1233, !2694, !2708, !917}
!2721 = !{!2722, !2723}
!2722 = !DILocalVariable(name: "self", arg: 1, scope: !2718, file: !2638, line: 347, type: !2694)
!2723 = !DILocalVariable(name: "index", arg: 2, scope: !2718, file: !2638, line: 347, type: !2708)
!2724 = !DILocation(line: 347, column: 14, scope: !2718)
!2725 = !DILocation(line: 347, column: 21, scope: !2718)
!2726 = !DILocation(line: 348, column: 9, scope: !2718)
!2727 = !DILocation(line: 349, column: 6, scope: !2718)
!2728 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h78f7c8834ee2f9b6E", scope: !2705, file: !2638, line: 347, type: !2729, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !2731)
!2729 = !DISubroutineType(types: !2730)
!2730 = !{!1098, !559, !2708, !917}
!2731 = !{!2732, !2733}
!2732 = !DILocalVariable(name: "self", arg: 1, scope: !2728, file: !2638, line: 347, type: !559)
!2733 = !DILocalVariable(name: "index", arg: 2, scope: !2728, file: !2638, line: 347, type: !2708)
!2734 = !{!1073, !2713}
!2735 = !DILocation(line: 347, column: 14, scope: !2728)
!2736 = !DILocation(line: 347, column: 21, scope: !2728)
!2737 = !DILocation(line: 348, column: 9, scope: !2728)
!2738 = !DILocation(line: 349, column: 6, scope: !2728)
!2739 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8ce69e2c6d553dc5E", scope: !2705, file: !2638, line: 347, type: !2740, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !2742)
!2740 = !DISubroutineType(types: !2741)
!2741 = !{!1098, !2681, !2708, !917}
!2742 = !{!2743, !2744}
!2743 = !DILocalVariable(name: "self", arg: 1, scope: !2739, file: !2638, line: 347, type: !2681)
!2744 = !DILocalVariable(name: "index", arg: 2, scope: !2739, file: !2638, line: 347, type: !2708)
!2745 = !DILocation(line: 347, column: 14, scope: !2739)
!2746 = !DILocation(line: 347, column: 21, scope: !2739)
!2747 = !DILocation(line: 348, column: 9, scope: !2739)
!2748 = !DILocation(line: 349, column: 6, scope: !2739)
!2749 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hb74b16d78bd34b19E", scope: !2705, file: !2638, line: 347, type: !2750, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !2752)
!2750 = !DISubroutineType(types: !2751)
!2751 = !{!1144, !2643, !2708, !917}
!2752 = !{!2753, !2754}
!2753 = !DILocalVariable(name: "self", arg: 1, scope: !2749, file: !2638, line: 347, type: !2643)
!2754 = !DILocalVariable(name: "index", arg: 2, scope: !2749, file: !2638, line: 347, type: !2708)
!2755 = !{!1153, !2713}
!2756 = !DILocation(line: 347, column: 14, scope: !2749)
!2757 = !DILocation(line: 347, column: 21, scope: !2749)
!2758 = !DILocation(line: 348, column: 9, scope: !2749)
!2759 = !DILocation(line: 349, column: 6, scope: !2749)
!2760 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdf1bcddcc1be7907E", scope: !2705, file: !2638, line: 347, type: !2761, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2767, retainedNodes: !2764)
!2761 = !DISubroutineType(types: !2762)
!2762 = !{!1507, !2763, !2708, !917}
!2763 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !594, size: 64, align: 64, dwarfAddressSpace: 0)
!2764 = !{!2765, !2766}
!2765 = !DILocalVariable(name: "self", arg: 1, scope: !2760, file: !2638, line: 347, type: !2763)
!2766 = !DILocalVariable(name: "index", arg: 2, scope: !2760, file: !2638, line: 347, type: !2708)
!2767 = !{!1282, !2713}
!2768 = !DILocation(line: 347, column: 14, scope: !2760)
!2769 = !DILocation(line: 347, column: 21, scope: !2760)
!2770 = !DILocation(line: 348, column: 9, scope: !2760)
!2771 = !DILocation(line: 349, column: 6, scope: !2760)
!2772 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h02c6194a0610b32cE", scope: !2774, file: !2773, line: 741, type: !2775, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2777)
!2773 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "659742f64ef071169c3779d650b2f3ba")
!2774 = !DINamespace(name: "{impl#0}", scope: !1647)
!2775 = !DISubroutineType(types: !2776)
!2776 = !{!1719, !1507}
!2777 = !{!2778}
!2778 = !DILocalVariable(name: "self", arg: 1, scope: !2772, file: !2773, line: 741, type: !1507)
!2779 = !DILocation(line: 741, column: 17, scope: !2772)
!2780 = !DILocation(line: 742, column: 9, scope: !2772)
!2781 = !DILocation(line: 743, column: 6, scope: !2772)
!2782 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h55e86f62b7c1c8a0E", scope: !2774, file: !2773, line: 741, type: !2783, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2785)
!2783 = !DISubroutineType(types: !2784)
!2784 = !{!1684, !1144}
!2785 = !{!2786}
!2786 = !DILocalVariable(name: "self", arg: 1, scope: !2782, file: !2773, line: 741, type: !1144)
!2787 = !DILocation(line: 741, column: 17, scope: !2782)
!2788 = !DILocation(line: 742, column: 9, scope: !2782)
!2789 = !DILocation(line: 743, column: 6, scope: !2782)
!2790 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h7616314141dd9439E", scope: !2774, file: !2773, line: 741, type: !2791, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2793)
!2791 = !DISubroutineType(types: !2792)
!2792 = !{!1645, !1233}
!2793 = !{!2794}
!2794 = !DILocalVariable(name: "self", arg: 1, scope: !2790, file: !2773, line: 741, type: !1233)
!2795 = !DILocation(line: 741, column: 17, scope: !2790)
!2796 = !DILocation(line: 742, column: 9, scope: !2790)
!2797 = !DILocation(line: 743, column: 6, scope: !2790)
!2798 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he30132a609421008E", scope: !2774, file: !2773, line: 741, type: !2799, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2801)
!2799 = !DISubroutineType(types: !2800)
!2800 = !{!1754, !1098}
!2801 = !{!2802}
!2802 = !DILocalVariable(name: "self", arg: 1, scope: !2798, file: !2773, line: 741, type: !1098)
!2803 = !DILocation(line: 741, column: 17, scope: !2798)
!2804 = !DILocation(line: 742, column: 9, scope: !2798)
!2805 = !DILocation(line: 743, column: 6, scope: !2798)
!2806 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h596d48fee89e9f69E", scope: !1719, file: !2807, line: 84, type: !2775, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2808)
!2807 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "873209af95ace3fbbcdd03c09eda7332")
!2808 = !{!2809, !2810, !2812}
!2809 = !DILocalVariable(name: "slice", arg: 1, scope: !2806, file: !2807, line: 84, type: !1507)
!2810 = !DILocalVariable(name: "ptr", scope: !2811, file: !2807, line: 85, type: !1725, align: 8)
!2811 = distinct !DILexicalBlock(scope: !2806, file: !2807, line: 85, column: 9)
!2812 = !DILocalVariable(name: "end", scope: !2813, file: !2807, line: 90, type: !1725, align: 8)
!2813 = distinct !DILexicalBlock(scope: !2811, file: !2807, line: 90, column: 13)
!2814 = !DILocation(line: 84, column: 23, scope: !2806)
!2815 = !DILocation(line: 90, column: 17, scope: !2813)
!2816 = !DILocalVariable(name: "self", arg: 1, scope: !2817, file: !2773, line: 476, type: !1507)
!2817 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h2f77b042fb9e85a5E", scope: !2774, file: !2773, line: 476, type: !2818, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2820)
!2818 = !DISubroutineType(types: !2819)
!2819 = !{!1725, !1507}
!2820 = !{!2816}
!2821 = !DILocation(line: 476, column: 25, scope: !2817, inlinedAt: !2822)
!2822 = distinct !DILocation(line: 85, column: 19, scope: !2806)
!2823 = !DILocation(line: 85, column: 19, scope: !2806)
!2824 = !DILocation(line: 85, column: 13, scope: !2811)
!2825 = !DILocation(line: 88, column: 21, scope: !2811)
!2826 = !DILocation(line: 88, column: 20, scope: !2811)
!2827 = !DILocation(line: 88, column: 13, scope: !2811)
!2828 = !DILocation(line: 91, column: 20, scope: !2811)
!2829 = !DILocalVariable(name: "self", arg: 1, scope: !2830, file: !2522, line: 915, type: !1725)
!2830 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hc563c065651b89b7E", scope: !2523, file: !2522, line: 915, type: !2831, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2833)
!2831 = !DISubroutineType(types: !2832)
!2832 = !{!1725, !1725, !9}
!2833 = !{!2829, !2834}
!2834 = !DILocalVariable(name: "count", arg: 2, scope: !2830, file: !2522, line: 915, type: !9)
!2835 = !DILocation(line: 915, column: 29, scope: !2830, inlinedAt: !2836)
!2836 = distinct !DILocation(line: 91, column: 76, scope: !2811)
!2837 = !DILocation(line: 915, column: 35, scope: !2830, inlinedAt: !2836)
!2838 = !DILocalVariable(name: "self", arg: 1, scope: !2839, file: !2522, line: 460, type: !1725)
!2839 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h901795b7d6dfafeeE", scope: !2523, file: !2522, line: 460, type: !2840, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2843)
!2840 = !DISubroutineType(types: !2841)
!2841 = !{!1725, !1725, !2842}
!2842 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2843 = !{!2838, !2844}
!2844 = !DILocalVariable(name: "count", arg: 2, scope: !2839, file: !2522, line: 460, type: !2842)
!2845 = !DILocation(line: 460, column: 32, scope: !2839, inlinedAt: !2846)
!2846 = distinct !DILocation(line: 920, column: 18, scope: !2830, inlinedAt: !2836)
!2847 = !DILocation(line: 460, column: 38, scope: !2839, inlinedAt: !2846)
!2848 = !DILocation(line: 465, column: 18, scope: !2839, inlinedAt: !2846)
!2849 = !DILocation(line: 91, column: 76, scope: !2811)
!2850 = !DILocalVariable(name: "self", arg: 1, scope: !2851, file: !2522, line: 1101, type: !1725)
!2851 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h5726861472dac30cE", scope: !2523, file: !2522, line: 1101, type: !2831, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2852)
!2852 = !{!2850, !2853}
!2853 = !DILocalVariable(name: "count", arg: 2, scope: !2851, file: !2522, line: 1101, type: !9)
!2854 = !DILocation(line: 1101, column: 36, scope: !2851, inlinedAt: !2855)
!2855 = distinct !DILocation(line: 91, column: 32, scope: !2811)
!2856 = !DILocation(line: 1101, column: 42, scope: !2851, inlinedAt: !2855)
!2857 = !DILocalVariable(name: "self", arg: 1, scope: !2858, file: !2522, line: 58, type: !1725)
!2858 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hface37adb08783dbE", scope: !2523, file: !2522, line: 58, type: !2859, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2862, retainedNodes: !2861)
!2859 = !DISubroutineType(types: !2860)
!2860 = !{!2527, !1725}
!2861 = !{!2857}
!2862 = !{!1282, !2863}
!2863 = !DITemplateTypeParameter(name: "U", type: !119)
!2864 = !DILocation(line: 58, column: 26, scope: !2858, inlinedAt: !2865)
!2865 = distinct !DILocation(line: 1102, column: 9, scope: !2851, inlinedAt: !2855)
!2866 = !DILocalVariable(name: "self", arg: 1, scope: !2867, file: !2522, line: 1080, type: !2527)
!2867 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h2ef14c928f17a57bE", scope: !2523, file: !2522, line: 1080, type: !2868, scopeLine: 1080, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2282, retainedNodes: !2870)
!2868 = !DISubroutineType(types: !2869)
!2869 = !{!2527, !2527, !9}
!2870 = !{!2866, !2871}
!2871 = !DILocalVariable(name: "count", arg: 2, scope: !2867, file: !2522, line: 1080, type: !9)
!2872 = !DILocation(line: 1080, column: 31, scope: !2867, inlinedAt: !2873)
!2873 = distinct !DILocation(line: 1102, column: 9, scope: !2851, inlinedAt: !2855)
!2874 = !DILocation(line: 1080, column: 37, scope: !2867, inlinedAt: !2873)
!2875 = !DILocalVariable(name: "self", arg: 1, scope: !2876, file: !2522, line: 540, type: !2527)
!2876 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17ha3632ba56aad3182E", scope: !2523, file: !2522, line: 540, type: !2877, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2282, retainedNodes: !2879)
!2877 = !DISubroutineType(types: !2878)
!2878 = !{!2527, !2527, !2842}
!2879 = !{!2875, !2880}
!2880 = !DILocalVariable(name: "count", arg: 2, scope: !2876, file: !2522, line: 540, type: !2842)
!2881 = !DILocation(line: 540, column: 34, scope: !2876, inlinedAt: !2882)
!2882 = distinct !DILocation(line: 1084, column: 9, scope: !2867, inlinedAt: !2873)
!2883 = !DILocation(line: 540, column: 40, scope: !2876, inlinedAt: !2882)
!2884 = !DILocation(line: 545, column: 18, scope: !2876, inlinedAt: !2882)
!2885 = !DILocation(line: 1102, column: 9, scope: !2851, inlinedAt: !2855)
!2886 = !DILocation(line: 91, column: 32, scope: !2811)
!2887 = !DILocation(line: 93, column: 25, scope: !2813)
!2888 = !DILocation(line: 93, column: 64, scope: !2813)
!2889 = !DILocation(line: 93, column: 13, scope: !2813)
!2890 = !DILocation(line: 95, column: 6, scope: !2806)
!2891 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd73c31d3e10e6debE", scope: !1645, file: !2807, line: 84, type: !2791, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2892)
!2892 = !{!2893, !2894, !2896}
!2893 = !DILocalVariable(name: "slice", arg: 1, scope: !2891, file: !2807, line: 84, type: !1233)
!2894 = !DILocalVariable(name: "ptr", scope: !2895, file: !2807, line: 85, type: !1655, align: 8)
!2895 = distinct !DILexicalBlock(scope: !2891, file: !2807, line: 85, column: 9)
!2896 = !DILocalVariable(name: "end", scope: !2897, file: !2807, line: 90, type: !1655, align: 8)
!2897 = distinct !DILexicalBlock(scope: !2895, file: !2807, line: 90, column: 13)
!2898 = !DILocation(line: 84, column: 23, scope: !2891)
!2899 = !DILocation(line: 90, column: 17, scope: !2897)
!2900 = !DILocalVariable(name: "self", arg: 1, scope: !2901, file: !2773, line: 476, type: !1233)
!2901 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h4e08cf250b7c58afE", scope: !2774, file: !2773, line: 476, type: !2902, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2904)
!2902 = !DISubroutineType(types: !2903)
!2903 = !{!1655, !1233}
!2904 = !{!2900}
!2905 = !DILocation(line: 476, column: 25, scope: !2901, inlinedAt: !2906)
!2906 = distinct !DILocation(line: 85, column: 19, scope: !2891)
!2907 = !DILocation(line: 85, column: 19, scope: !2891)
!2908 = !DILocation(line: 85, column: 13, scope: !2895)
!2909 = !DILocation(line: 88, column: 21, scope: !2895)
!2910 = !DILocation(line: 88, column: 20, scope: !2895)
!2911 = !DILocation(line: 88, column: 13, scope: !2895)
!2912 = !DILocation(line: 91, column: 20, scope: !2895)
!2913 = !DILocalVariable(name: "self", arg: 1, scope: !2914, file: !2522, line: 915, type: !1655)
!2914 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h980883f52d776ed7E", scope: !2523, file: !2522, line: 915, type: !2915, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2917)
!2915 = !DISubroutineType(types: !2916)
!2916 = !{!1655, !1655, !9}
!2917 = !{!2913, !2918}
!2918 = !DILocalVariable(name: "count", arg: 2, scope: !2914, file: !2522, line: 915, type: !9)
!2919 = !DILocation(line: 915, column: 29, scope: !2914, inlinedAt: !2920)
!2920 = distinct !DILocation(line: 91, column: 76, scope: !2895)
!2921 = !DILocation(line: 915, column: 35, scope: !2914, inlinedAt: !2920)
!2922 = !DILocalVariable(name: "self", arg: 1, scope: !2923, file: !2522, line: 460, type: !1655)
!2923 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1820ab37c7dee704E", scope: !2523, file: !2522, line: 460, type: !2924, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2926)
!2924 = !DISubroutineType(types: !2925)
!2925 = !{!1655, !1655, !2842}
!2926 = !{!2922, !2927}
!2927 = !DILocalVariable(name: "count", arg: 2, scope: !2923, file: !2522, line: 460, type: !2842)
!2928 = !DILocation(line: 460, column: 32, scope: !2923, inlinedAt: !2929)
!2929 = distinct !DILocation(line: 920, column: 18, scope: !2914, inlinedAt: !2920)
!2930 = !DILocation(line: 460, column: 38, scope: !2923, inlinedAt: !2929)
!2931 = !DILocation(line: 465, column: 18, scope: !2923, inlinedAt: !2929)
!2932 = !DILocation(line: 91, column: 76, scope: !2895)
!2933 = !DILocalVariable(name: "self", arg: 1, scope: !2934, file: !2522, line: 1101, type: !1655)
!2934 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h6c0503e7e41ec0b3E", scope: !2523, file: !2522, line: 1101, type: !2915, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2935)
!2935 = !{!2933, !2936}
!2936 = !DILocalVariable(name: "count", arg: 2, scope: !2934, file: !2522, line: 1101, type: !9)
!2937 = !DILocation(line: 1101, column: 36, scope: !2934, inlinedAt: !2938)
!2938 = distinct !DILocation(line: 91, column: 32, scope: !2895)
!2939 = !DILocation(line: 1101, column: 42, scope: !2934, inlinedAt: !2938)
!2940 = !DILocalVariable(name: "self", arg: 1, scope: !2941, file: !2522, line: 58, type: !1655)
!2941 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h836e1a1dcfd183e8E", scope: !2523, file: !2522, line: 58, type: !2942, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2945, retainedNodes: !2944)
!2942 = !DISubroutineType(types: !2943)
!2943 = !{!2527, !1655}
!2944 = !{!2940}
!2945 = !{!1058, !2863}
!2946 = !DILocation(line: 58, column: 26, scope: !2941, inlinedAt: !2947)
!2947 = distinct !DILocation(line: 1102, column: 9, scope: !2934, inlinedAt: !2938)
!2948 = !DILocation(line: 1080, column: 31, scope: !2867, inlinedAt: !2949)
!2949 = distinct !DILocation(line: 1102, column: 9, scope: !2934, inlinedAt: !2938)
!2950 = !DILocation(line: 1080, column: 37, scope: !2867, inlinedAt: !2949)
!2951 = !DILocation(line: 540, column: 34, scope: !2876, inlinedAt: !2952)
!2952 = distinct !DILocation(line: 1084, column: 9, scope: !2867, inlinedAt: !2949)
!2953 = !DILocation(line: 540, column: 40, scope: !2876, inlinedAt: !2952)
!2954 = !DILocation(line: 545, column: 18, scope: !2876, inlinedAt: !2952)
!2955 = !DILocation(line: 1102, column: 9, scope: !2934, inlinedAt: !2938)
!2956 = !DILocation(line: 91, column: 32, scope: !2895)
!2957 = !DILocation(line: 93, column: 25, scope: !2897)
!2958 = !DILocation(line: 93, column: 64, scope: !2897)
!2959 = !DILocation(line: 93, column: 13, scope: !2897)
!2960 = !DILocation(line: 95, column: 6, scope: !2891)
!2961 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17he9e846a4abb50f30E", scope: !1684, file: !2807, line: 84, type: !2783, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2962)
!2962 = !{!2963, !2964, !2966}
!2963 = !DILocalVariable(name: "slice", arg: 1, scope: !2961, file: !2807, line: 84, type: !1144)
!2964 = !DILocalVariable(name: "ptr", scope: !2965, file: !2807, line: 85, type: !1690, align: 8)
!2965 = distinct !DILexicalBlock(scope: !2961, file: !2807, line: 85, column: 9)
!2966 = !DILocalVariable(name: "end", scope: !2967, file: !2807, line: 90, type: !1690, align: 8)
!2967 = distinct !DILexicalBlock(scope: !2965, file: !2807, line: 90, column: 13)
!2968 = !DILocation(line: 84, column: 23, scope: !2961)
!2969 = !DILocation(line: 90, column: 17, scope: !2967)
!2970 = !DILocalVariable(name: "self", arg: 1, scope: !2971, file: !2773, line: 476, type: !1144)
!2971 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17ha1d1f3bab6585f29E", scope: !2774, file: !2773, line: 476, type: !2972, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2974)
!2972 = !DISubroutineType(types: !2973)
!2973 = !{!1690, !1144}
!2974 = !{!2970}
!2975 = !DILocation(line: 476, column: 25, scope: !2971, inlinedAt: !2976)
!2976 = distinct !DILocation(line: 85, column: 19, scope: !2961)
!2977 = !DILocation(line: 85, column: 19, scope: !2961)
!2978 = !DILocation(line: 85, column: 13, scope: !2965)
!2979 = !DILocation(line: 88, column: 21, scope: !2965)
!2980 = !DILocation(line: 88, column: 20, scope: !2965)
!2981 = !DILocation(line: 88, column: 13, scope: !2965)
!2982 = !DILocation(line: 91, column: 20, scope: !2965)
!2983 = !DILocalVariable(name: "self", arg: 1, scope: !2984, file: !2522, line: 915, type: !1690)
!2984 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hc9356be47f15d89dE", scope: !2523, file: !2522, line: 915, type: !2985, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2987)
!2985 = !DISubroutineType(types: !2986)
!2986 = !{!1690, !1690, !9}
!2987 = !{!2983, !2988}
!2988 = !DILocalVariable(name: "count", arg: 2, scope: !2984, file: !2522, line: 915, type: !9)
!2989 = !DILocation(line: 915, column: 29, scope: !2984, inlinedAt: !2990)
!2990 = distinct !DILocation(line: 91, column: 76, scope: !2965)
!2991 = !DILocation(line: 915, column: 35, scope: !2984, inlinedAt: !2990)
!2992 = !DILocalVariable(name: "self", arg: 1, scope: !2993, file: !2522, line: 460, type: !1690)
!2993 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h777104807c259934E", scope: !2523, file: !2522, line: 460, type: !2994, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !2996)
!2994 = !DISubroutineType(types: !2995)
!2995 = !{!1690, !1690, !2842}
!2996 = !{!2992, !2997}
!2997 = !DILocalVariable(name: "count", arg: 2, scope: !2993, file: !2522, line: 460, type: !2842)
!2998 = !DILocation(line: 460, column: 32, scope: !2993, inlinedAt: !2999)
!2999 = distinct !DILocation(line: 920, column: 18, scope: !2984, inlinedAt: !2990)
!3000 = !DILocation(line: 460, column: 38, scope: !2993, inlinedAt: !2999)
!3001 = !DILocation(line: 465, column: 18, scope: !2993, inlinedAt: !2999)
!3002 = !DILocation(line: 91, column: 76, scope: !2965)
!3003 = !DILocalVariable(name: "self", arg: 1, scope: !3004, file: !2522, line: 1101, type: !1690)
!3004 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h8a2b55b52f23a96eE", scope: !2523, file: !2522, line: 1101, type: !2985, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !3005)
!3005 = !{!3003, !3006}
!3006 = !DILocalVariable(name: "count", arg: 2, scope: !3004, file: !2522, line: 1101, type: !9)
!3007 = !DILocation(line: 1101, column: 36, scope: !3004, inlinedAt: !3008)
!3008 = distinct !DILocation(line: 91, column: 32, scope: !2965)
!3009 = !DILocation(line: 1101, column: 42, scope: !3004, inlinedAt: !3008)
!3010 = !DILocalVariable(name: "self", arg: 1, scope: !3011, file: !2522, line: 58, type: !1690)
!3011 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hbd3ea8ec3c36b5c4E", scope: !2523, file: !2522, line: 58, type: !3012, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3015, retainedNodes: !3014)
!3012 = !DISubroutineType(types: !3013)
!3013 = !{!2527, !1690}
!3014 = !{!3010}
!3015 = !{!1153, !2863}
!3016 = !DILocation(line: 58, column: 26, scope: !3011, inlinedAt: !3017)
!3017 = distinct !DILocation(line: 1102, column: 9, scope: !3004, inlinedAt: !3008)
!3018 = !DILocation(line: 1080, column: 31, scope: !2867, inlinedAt: !3019)
!3019 = distinct !DILocation(line: 1102, column: 9, scope: !3004, inlinedAt: !3008)
!3020 = !DILocation(line: 1080, column: 37, scope: !2867, inlinedAt: !3019)
!3021 = !DILocation(line: 540, column: 34, scope: !2876, inlinedAt: !3022)
!3022 = distinct !DILocation(line: 1084, column: 9, scope: !2867, inlinedAt: !3019)
!3023 = !DILocation(line: 540, column: 40, scope: !2876, inlinedAt: !3022)
!3024 = !DILocation(line: 545, column: 18, scope: !2876, inlinedAt: !3022)
!3025 = !DILocation(line: 1102, column: 9, scope: !3004, inlinedAt: !3008)
!3026 = !DILocation(line: 91, column: 32, scope: !2965)
!3027 = !DILocation(line: 93, column: 25, scope: !2967)
!3028 = !DILocation(line: 93, column: 64, scope: !2967)
!3029 = !DILocation(line: 93, column: 13, scope: !2967)
!3030 = !DILocation(line: 95, column: 6, scope: !2961)
!3031 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfe110141a697e093E", scope: !1754, file: !2807, line: 84, type: !2799, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3032)
!3032 = !{!3033, !3034, !3036}
!3033 = !DILocalVariable(name: "slice", arg: 1, scope: !3031, file: !2807, line: 84, type: !1098)
!3034 = !DILocalVariable(name: "ptr", scope: !3035, file: !2807, line: 85, type: !1760, align: 8)
!3035 = distinct !DILexicalBlock(scope: !3031, file: !2807, line: 85, column: 9)
!3036 = !DILocalVariable(name: "end", scope: !3037, file: !2807, line: 90, type: !1760, align: 8)
!3037 = distinct !DILexicalBlock(scope: !3035, file: !2807, line: 90, column: 13)
!3038 = !DILocation(line: 84, column: 23, scope: !3031)
!3039 = !DILocation(line: 90, column: 17, scope: !3037)
!3040 = !DILocalVariable(name: "self", arg: 1, scope: !3041, file: !2773, line: 476, type: !1098)
!3041 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h0b94df1087e82491E", scope: !2774, file: !2773, line: 476, type: !3042, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3044)
!3042 = !DISubroutineType(types: !3043)
!3043 = !{!1760, !1098}
!3044 = !{!3040}
!3045 = !DILocation(line: 476, column: 25, scope: !3041, inlinedAt: !3046)
!3046 = distinct !DILocation(line: 85, column: 19, scope: !3031)
!3047 = !DILocation(line: 85, column: 19, scope: !3031)
!3048 = !DILocation(line: 85, column: 13, scope: !3035)
!3049 = !DILocation(line: 88, column: 21, scope: !3035)
!3050 = !DILocation(line: 88, column: 20, scope: !3035)
!3051 = !DILocation(line: 88, column: 13, scope: !3035)
!3052 = !DILocation(line: 91, column: 20, scope: !3035)
!3053 = !DILocalVariable(name: "self", arg: 1, scope: !3054, file: !2522, line: 915, type: !1760)
!3054 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hdd47e7915d45ed46E", scope: !2523, file: !2522, line: 915, type: !3055, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3057)
!3055 = !DISubroutineType(types: !3056)
!3056 = !{!1760, !1760, !9}
!3057 = !{!3053, !3058}
!3058 = !DILocalVariable(name: "count", arg: 2, scope: !3054, file: !2522, line: 915, type: !9)
!3059 = !DILocation(line: 915, column: 29, scope: !3054, inlinedAt: !3060)
!3060 = distinct !DILocation(line: 91, column: 76, scope: !3035)
!3061 = !DILocation(line: 915, column: 35, scope: !3054, inlinedAt: !3060)
!3062 = !DILocalVariable(name: "self", arg: 1, scope: !3063, file: !2522, line: 460, type: !1760)
!3063 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h14b23fec2da788ccE", scope: !2523, file: !2522, line: 460, type: !3064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3066)
!3064 = !DISubroutineType(types: !3065)
!3065 = !{!1760, !1760, !2842}
!3066 = !{!3062, !3067}
!3067 = !DILocalVariable(name: "count", arg: 2, scope: !3063, file: !2522, line: 460, type: !2842)
!3068 = !DILocation(line: 460, column: 32, scope: !3063, inlinedAt: !3069)
!3069 = distinct !DILocation(line: 920, column: 18, scope: !3054, inlinedAt: !3060)
!3070 = !DILocation(line: 460, column: 38, scope: !3063, inlinedAt: !3069)
!3071 = !DILocation(line: 465, column: 18, scope: !3063, inlinedAt: !3069)
!3072 = !DILocation(line: 91, column: 76, scope: !3035)
!3073 = !DILocalVariable(name: "self", arg: 1, scope: !3074, file: !2522, line: 1101, type: !1760)
!3074 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h1e31264e1c983d04E", scope: !2523, file: !2522, line: 1101, type: !3055, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3075)
!3075 = !{!3073, !3076}
!3076 = !DILocalVariable(name: "count", arg: 2, scope: !3074, file: !2522, line: 1101, type: !9)
!3077 = !DILocation(line: 1101, column: 36, scope: !3074, inlinedAt: !3078)
!3078 = distinct !DILocation(line: 91, column: 32, scope: !3035)
!3079 = !DILocation(line: 1101, column: 42, scope: !3074, inlinedAt: !3078)
!3080 = !DILocalVariable(name: "self", arg: 1, scope: !3081, file: !2522, line: 58, type: !1760)
!3081 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h0898c9f0ea032204E", scope: !2523, file: !2522, line: 58, type: !3082, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3085, retainedNodes: !3084)
!3082 = !DISubroutineType(types: !3083)
!3083 = !{!2527, !1760}
!3084 = !{!3080}
!3085 = !{!1073, !2863}
!3086 = !DILocation(line: 58, column: 26, scope: !3081, inlinedAt: !3087)
!3087 = distinct !DILocation(line: 1102, column: 9, scope: !3074, inlinedAt: !3078)
!3088 = !DILocation(line: 1080, column: 31, scope: !2867, inlinedAt: !3089)
!3089 = distinct !DILocation(line: 1102, column: 9, scope: !3074, inlinedAt: !3078)
!3090 = !DILocation(line: 1080, column: 37, scope: !2867, inlinedAt: !3089)
!3091 = !DILocation(line: 540, column: 34, scope: !2876, inlinedAt: !3092)
!3092 = distinct !DILocation(line: 1084, column: 9, scope: !2867, inlinedAt: !3089)
!3093 = !DILocation(line: 540, column: 40, scope: !2876, inlinedAt: !3092)
!3094 = !DILocation(line: 545, column: 18, scope: !2876, inlinedAt: !3092)
!3095 = !DILocation(line: 1102, column: 9, scope: !3074, inlinedAt: !3078)
!3096 = !DILocation(line: 91, column: 32, scope: !3035)
!3097 = !DILocation(line: 93, column: 25, scope: !3037)
!3098 = !DILocation(line: 93, column: 64, scope: !3037)
!3099 = !DILocation(line: 93, column: 13, scope: !3037)
!3100 = !DILocation(line: 95, column: 6, scope: !3031)
!3101 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1816a17e3b3f39b2E", scope: !3103, file: !3102, line: 18, type: !3105, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2734, retainedNodes: !3107)
!3102 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "1350c165f4aa6e79d8fe4fa0de29c328")
!3103 = !DINamespace(name: "{impl#0}", scope: !3104)
!3104 = !DINamespace(name: "index", scope: !1647)
!3105 = !DISubroutineType(types: !3106)
!3106 = !{!1098, !1098, !2708, !917}
!3107 = !{!3108, !3109}
!3108 = !DILocalVariable(name: "self", arg: 1, scope: !3101, file: !3102, line: 18, type: !1098)
!3109 = !DILocalVariable(name: "index", arg: 2, scope: !3101, file: !3102, line: 18, type: !2708)
!3110 = !DILocation(line: 18, column: 14, scope: !3101)
!3111 = !DILocation(line: 18, column: 21, scope: !3101)
!3112 = !DILocation(line: 19, column: 9, scope: !3101)
!3113 = !DILocation(line: 20, column: 6, scope: !3101)
!3114 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h1e60d7b2ba19bc35E", scope: !3103, file: !3102, line: 18, type: !3115, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !3117)
!3115 = !DISubroutineType(types: !3116)
!3116 = !{!1144, !1144, !2708, !917}
!3117 = !{!3118, !3119}
!3118 = !DILocalVariable(name: "self", arg: 1, scope: !3114, file: !3102, line: 18, type: !1144)
!3119 = !DILocalVariable(name: "index", arg: 2, scope: !3114, file: !3102, line: 18, type: !2708)
!3120 = !DILocation(line: 18, column: 14, scope: !3114)
!3121 = !DILocation(line: 18, column: 21, scope: !3114)
!3122 = !DILocation(line: 19, column: 9, scope: !3114)
!3123 = !DILocation(line: 20, column: 6, scope: !3114)
!3124 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h9056aaf21eb6629eE", scope: !3103, file: !3102, line: 18, type: !3125, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2767, retainedNodes: !3127)
!3125 = !DISubroutineType(types: !3126)
!3126 = !{!1507, !1507, !2708, !917}
!3127 = !{!3128, !3129}
!3128 = !DILocalVariable(name: "self", arg: 1, scope: !3124, file: !3102, line: 18, type: !1507)
!3129 = !DILocalVariable(name: "index", arg: 2, scope: !3124, file: !3102, line: 18, type: !2708)
!3130 = !DILocation(line: 18, column: 14, scope: !3124)
!3131 = !DILocation(line: 18, column: 21, scope: !3124)
!3132 = !DILocation(line: 19, column: 9, scope: !3124)
!3133 = !DILocation(line: 20, column: 6, scope: !3124)
!3134 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hb897519807b03a63E", scope: !3103, file: !3102, line: 18, type: !3135, scopeLine: 18, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2712, retainedNodes: !3137)
!3135 = !DISubroutineType(types: !3136)
!3136 = !{!1233, !1233, !2708, !917}
!3137 = !{!3138, !3139}
!3138 = !DILocalVariable(name: "self", arg: 1, scope: !3134, file: !3102, line: 18, type: !1233)
!3139 = !DILocalVariable(name: "index", arg: 2, scope: !3134, file: !3102, line: 18, type: !2708)
!3140 = !DILocation(line: 18, column: 14, scope: !3134)
!3141 = !DILocation(line: 18, column: 21, scope: !3134)
!3142 = !DILocation(line: 19, column: 9, scope: !3134)
!3143 = !DILocation(line: 20, column: 6, scope: !3134)
!3144 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h9a96c68f51adb306E", scope: !3146, file: !3145, line: 902, type: !3159, scopeLine: 902, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3152, retainedNodes: !3161)
!3145 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "d6f90b4fba5d6fbabc4ac99b183a8294")
!3146 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3147, templateParams: !19, identifier: "81479a5d1f569c96bfdae41835301b40")
!3147 = !{!3148}
!3148 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3146, file: !2, size: 8, align: 8, elements: !3149, templateParams: !19, identifier: "8921f43a59d383cad3bbe9f67116b9ff", discriminator: !3158)
!3149 = !{!3150, !3154}
!3150 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3148, file: !2, baseType: !3151, size: 8, align: 8, extraData: i64 4)
!3151 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3146, file: !2, size: 8, align: 8, elements: !19, templateParams: !3152, identifier: "60b44aa11834ebb5e3c2c89d3044268a")
!3152 = !{!3153}
!3153 = !DITemplateTypeParameter(name: "T", type: !781)
!3154 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3148, file: !2, baseType: !3155, size: 8, align: 8)
!3155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3146, file: !2, size: 8, align: 8, elements: !3156, templateParams: !3152, identifier: "cb83318d7974c0cfc845a7bba067feae")
!3156 = !{!3157}
!3157 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3155, file: !2, baseType: !781, size: 8, align: 8)
!3158 = !DIDerivedType(tag: DW_TAG_member, scope: !3146, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3159 = !DISubroutineType(types: !3160)
!3160 = !{!781, !3146, !115, !917}
!3161 = !{!3162, !3163, !3164}
!3162 = !DILocalVariable(name: "self", arg: 1, scope: !3144, file: !3145, line: 902, type: !3146)
!3163 = !DILocalVariable(name: "msg", arg: 2, scope: !3144, file: !3145, line: 902, type: !115)
!3164 = !DILocalVariable(name: "val", scope: !3165, file: !3145, line: 904, type: !781, align: 1)
!3165 = distinct !DILexicalBlock(scope: !3144, file: !3145, line: 904, column: 13)
!3166 = !DILocation(line: 902, column: 25, scope: !3144)
!3167 = !DILocation(line: 902, column: 31, scope: !3144)
!3168 = !DILocation(line: 903, column: 15, scope: !3144)
!3169 = !{i8 0, i8 5}
!3170 = !DILocation(line: 903, column: 9, scope: !3144)
!3171 = !DILocation(line: 905, column: 21, scope: !3144)
!3172 = !DILocation(line: 904, column: 18, scope: !3144)
!3173 = !{i8 0, i8 4}
!3174 = !DILocation(line: 904, column: 18, scope: !3165)
!3175 = !DILocation(line: 907, column: 6, scope: !3144)
!3176 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17he0201763d7db6d6cE", scope: !3177, file: !3145, line: 902, type: !3190, scopeLine: 902, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3183, retainedNodes: !3192)
!3177 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3178, templateParams: !19, identifier: "b49d3628c54ee092f5eca2de6813049a")
!3178 = !{!3179}
!3179 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3177, file: !2, size: 8, align: 8, elements: !3180, templateParams: !19, identifier: "1a30db49bbb69bc075fcf36265c12975", discriminator: !3189)
!3180 = !{!3181, !3185}
!3181 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3179, file: !2, baseType: !3182, size: 8, align: 8, extraData: i64 4)
!3182 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3177, file: !2, size: 8, align: 8, elements: !19, templateParams: !3183, identifier: "b9629f82f7bedc12e50e767c0ed62f71")
!3183 = !{!3184}
!3184 = !DITemplateTypeParameter(name: "T", type: !789)
!3185 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3179, file: !2, baseType: !3186, size: 8, align: 8)
!3186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3177, file: !2, size: 8, align: 8, elements: !3187, templateParams: !3183, identifier: "95220eddcb7b263d7ef25d017c230289")
!3187 = !{!3188}
!3188 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3186, file: !2, baseType: !789, size: 8, align: 8)
!3189 = !DIDerivedType(tag: DW_TAG_member, scope: !3177, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3190 = !DISubroutineType(types: !3191)
!3191 = !{!789, !3177, !115, !917}
!3192 = !{!3193, !3194, !3195}
!3193 = !DILocalVariable(name: "self", arg: 1, scope: !3176, file: !3145, line: 902, type: !3177)
!3194 = !DILocalVariable(name: "msg", arg: 2, scope: !3176, file: !3145, line: 902, type: !115)
!3195 = !DILocalVariable(name: "val", scope: !3196, file: !3145, line: 904, type: !789, align: 1)
!3196 = distinct !DILexicalBlock(scope: !3176, file: !3145, line: 904, column: 13)
!3197 = !DILocation(line: 902, column: 25, scope: !3176)
!3198 = !DILocation(line: 902, column: 31, scope: !3176)
!3199 = !DILocation(line: 903, column: 15, scope: !3176)
!3200 = !DILocation(line: 903, column: 9, scope: !3176)
!3201 = !DILocation(line: 905, column: 21, scope: !3176)
!3202 = !DILocation(line: 904, column: 18, scope: !3176)
!3203 = !DILocation(line: 904, column: 18, scope: !3196)
!3204 = !DILocation(line: 907, column: 6, scope: !3176)
!3205 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h6d99caebba193902E", scope: !1825, file: !3145, line: 939, type: !3206, scopeLine: 939, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !3208)
!3206 = !DISubroutineType(types: !3207)
!3207 = !{!18, !1825, !917}
!3208 = !{!3209, !3210}
!3209 = !DILocalVariable(name: "self", arg: 1, scope: !3205, file: !3145, line: 939, type: !1825)
!3210 = !DILocalVariable(name: "val", scope: !3211, file: !3145, line: 941, type: !18, align: 8)
!3211 = distinct !DILexicalBlock(scope: !3205, file: !3145, line: 941, column: 13)
!3212 = !DILocation(line: 939, column: 25, scope: !3205)
!3213 = !DILocation(line: 940, column: 15, scope: !3205)
!3214 = !DILocation(line: 940, column: 9, scope: !3205)
!3215 = !DILocation(line: 942, column: 21, scope: !3205)
!3216 = !DILocation(line: 941, column: 18, scope: !3205)
!3217 = !DILocation(line: 941, column: 18, scope: !3211)
!3218 = !DILocation(line: 944, column: 6, scope: !3205)
!3219 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17h70b4b5d2a68b4aecE", scope: !3220, file: !855, line: 636, type: !3239, scopeLine: 636, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3228, retainedNodes: !3241)
!3220 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3221, templateParams: !19, identifier: "84836f0bd557a711518af1749a2d0398")
!3221 = !{!3222}
!3222 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3220, file: !2, size: 128, align: 64, elements: !3223, templateParams: !19, identifier: "85bf12da2c6c8153c095e4f66f99c0c", discriminator: !3238)
!3223 = !{!3224, !3234}
!3224 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3222, file: !2, baseType: !3225, size: 128, align: 64, extraData: i64 0)
!3225 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3220, file: !2, size: 128, align: 64, elements: !3226, templateParams: !3228, identifier: "e5fcd1810712a683cf9f3da166faa726")
!3226 = !{!3227}
!3227 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3225, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!3228 = !{!1153, !3229}
!3229 = !DITemplateTypeParameter(name: "E", type: !3230)
!3230 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3231, file: !2, align: 8, elements: !3232, templateParams: !19, identifier: "d699bf2b45747113a8f7fb22ad91ecd")
!3231 = !DINamespace(name: "error", scope: !1822)
!3232 = !{!3233}
!3233 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3230, file: !2, baseType: !7, align: 8)
!3234 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3222, file: !2, baseType: !3235, size: 128, align: 64, extraData: i64 1)
!3235 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3220, file: !2, size: 128, align: 64, elements: !3236, templateParams: !3228, identifier: "c279921f1c20aae6caa0e837d29a71ea")
!3236 = !{!3237}
!3237 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3235, file: !2, baseType: !3230, align: 8, offset: 64)
!3238 = !DIDerivedType(tag: DW_TAG_member, scope: !3220, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3239 = !DISubroutineType(types: !3240)
!3240 = !{!1825, !3220}
!3241 = !{!3242, !3243, !3245}
!3242 = !DILocalVariable(name: "self", arg: 1, scope: !3219, file: !855, line: 636, type: !3220)
!3243 = !DILocalVariable(name: "x", scope: !3244, file: !855, line: 641, type: !18, align: 8)
!3244 = distinct !DILexicalBlock(scope: !3219, file: !855, line: 641, column: 13)
!3245 = !DILocalVariable(name: "x", scope: !3246, file: !855, line: 644, type: !3230, align: 1)
!3246 = distinct !DILexicalBlock(scope: !3219, file: !855, line: 644, column: 13)
!3247 = !DILocation(line: 636, column: 21, scope: !3219)
!3248 = !DILocation(line: 644, column: 17, scope: !3246)
!3249 = !DILocation(line: 640, column: 15, scope: !3219)
!3250 = !DILocation(line: 640, column: 9, scope: !3219)
!3251 = !DILocation(line: 641, column: 16, scope: !3219)
!3252 = !DILocation(line: 641, column: 16, scope: !3244)
!3253 = !DILocation(line: 641, column: 22, scope: !3244)
!3254 = !DILocation(line: 641, column: 28, scope: !3219)
!3255 = !DILocation(line: 644, column: 23, scope: !3246)
!3256 = !DILocation(line: 644, column: 26, scope: !3219)
!3257 = !DILocation(line: 646, column: 6, scope: !3219)
!3258 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h57b9a116654ed989E", scope: !3259, file: !855, line: 1041, type: !3274, scopeLine: 1041, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3267, retainedNodes: !3276)
!3259 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !3260, templateParams: !19, identifier: "7a2a1186ed5c695ac48946a276200428")
!3260 = !{!3261}
!3261 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3259, file: !2, size: 128, align: 64, elements: !3262, templateParams: !19, identifier: "6217806336789ca714d509546bf85fdf", discriminator: !3273)
!3262 = !{!3263, !3269}
!3263 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3261, file: !2, baseType: !3264, size: 128, align: 64, extraData: i64 0)
!3264 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3259, file: !2, size: 128, align: 64, elements: !3265, templateParams: !3267, identifier: "2ff20a0be450d8cbbee94ceb6091f3ce")
!3265 = !{!3266}
!3266 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3264, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!3267 = !{!1058, !3268}
!3268 = !DITemplateTypeParameter(name: "E", type: !96)
!3269 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3261, file: !2, baseType: !3270, size: 128, align: 64, extraData: i64 1)
!3270 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3259, file: !2, size: 128, align: 64, elements: !3271, templateParams: !3267, identifier: "b5610c88e5f38ea3d5bc42256d0fdf4e")
!3271 = !{!3272}
!3272 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3270, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3273 = !DIDerivedType(tag: DW_TAG_member, scope: !3259, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3274 = !DISubroutineType(types: !3275)
!3275 = !{!13, !3259, !115, !917}
!3276 = !{!3277, !3278, !3279, !3281}
!3277 = !DILocalVariable(name: "self", arg: 1, scope: !3258, file: !855, line: 1041, type: !3259)
!3278 = !DILocalVariable(name: "msg", arg: 2, scope: !3258, file: !855, line: 1041, type: !115)
!3279 = !DILocalVariable(name: "t", scope: !3280, file: !855, line: 1046, type: !13, align: 8)
!3280 = distinct !DILexicalBlock(scope: !3258, file: !855, line: 1046, column: 13)
!3281 = !DILocalVariable(name: "e", scope: !3282, file: !855, line: 1047, type: !96, align: 8)
!3282 = distinct !DILexicalBlock(scope: !3258, file: !855, line: 1047, column: 13)
!3283 = !DILocation(line: 1041, column: 19, scope: !3258)
!3284 = !DILocation(line: 1041, column: 25, scope: !3258)
!3285 = !DILocation(line: 1047, column: 17, scope: !3282)
!3286 = !DILocation(line: 1045, column: 15, scope: !3258)
!3287 = !DILocation(line: 1045, column: 9, scope: !3258)
!3288 = !DILocation(line: 1046, column: 16, scope: !3258)
!3289 = !DILocation(line: 1046, column: 16, scope: !3280)
!3290 = !DILocation(line: 1049, column: 6, scope: !3258)
!3291 = !DILocation(line: 1047, column: 17, scope: !3258)
!3292 = !DILocation(line: 1047, column: 23, scope: !3282)
!3293 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h18bec756fe6fec71E", scope: !3294, file: !855, line: 841, type: !3309, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3335, retainedNodes: !3328)
!3294 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !193, file: !2, size: 128, align: 64, elements: !3295, templateParams: !19, identifier: "f02822ccf16b9192c947e357cc27edfb")
!3295 = !{!3296}
!3296 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3294, file: !2, size: 128, align: 64, elements: !3297, templateParams: !19, identifier: "7232664f24a17d4f9849c2c44589fd7e", discriminator: !3308)
!3297 = !{!3298, !3304}
!3298 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3296, file: !2, baseType: !3299, size: 128, align: 64, extraData: i64 0)
!3299 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3294, file: !2, size: 128, align: 64, elements: !3300, templateParams: !3302, identifier: "d0fccebfc6b09dadcb03a7a0fa983806")
!3300 = !{!3301}
!3301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3299, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3302 = !{!1167, !3303}
!3303 = !DITemplateTypeParameter(name: "E", type: !795)
!3304 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3296, file: !2, baseType: !3305, size: 128, align: 64, extraData: i64 1)
!3305 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3294, file: !2, size: 128, align: 64, elements: !3306, templateParams: !3302, identifier: "9eba99f500a85e4a97e3705be0b056ac")
!3306 = !{!3307}
!3307 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3305, file: !2, baseType: !795, size: 8, align: 8, offset: 8)
!3308 = !DIDerivedType(tag: DW_TAG_member, scope: !3294, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3309 = !DISubroutineType(types: !3310)
!3310 = !{!3311, !3294, !3325}
!3311 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3312, templateParams: !19, identifier: "251b830660dcdd98e43be68e5d1762f6")
!3312 = !{!3313}
!3313 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3311, file: !2, size: 128, align: 64, elements: !3314, templateParams: !19, identifier: "1c399af5f7cd881322f17a4e78ed8cf", discriminator: !3324)
!3314 = !{!3315, !3320}
!3315 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3313, file: !2, baseType: !3316, size: 128, align: 64, extraData: i64 3)
!3316 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3311, file: !2, size: 128, align: 64, elements: !3317, templateParams: !3319, identifier: "bc7f8ecbfb9ac4d56308bc3af143f788")
!3317 = !{!3318}
!3318 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3316, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3319 = !{!1167, !880}
!3320 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3313, file: !2, baseType: !3321, size: 128, align: 64)
!3321 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3311, file: !2, size: 128, align: 64, elements: !3322, templateParams: !3319, identifier: "940f4f8b36b7831bef51281a0ae5c951")
!3322 = !{!3323}
!3323 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3321, file: !2, baseType: !881, size: 128, align: 64)
!3324 = !DIDerivedType(tag: DW_TAG_member, scope: !3311, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3325 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3326, file: !2, align: 8, elements: !19, identifier: "8ee5f76a31c5fe021c16931a5fe49907")
!3326 = !DINamespace(name: "unmap", scope: !3327)
!3327 = !DINamespace(name: "{impl#3}", scope: !810)
!3328 = !{!3329, !3330, !3331, !3333}
!3329 = !DILocalVariable(name: "self", arg: 1, scope: !3293, file: !855, line: 841, type: !3294)
!3330 = !DILocalVariable(name: "op", arg: 2, scope: !3293, file: !855, line: 841, type: !3325)
!3331 = !DILocalVariable(name: "t", scope: !3332, file: !855, line: 843, type: !664, align: 8)
!3332 = distinct !DILexicalBlock(scope: !3293, file: !855, line: 843, column: 13)
!3333 = !DILocalVariable(name: "e", scope: !3334, file: !855, line: 844, type: !795, align: 1)
!3334 = distinct !DILexicalBlock(scope: !3293, file: !855, line: 844, column: 13)
!3335 = !{!1167, !3303, !930, !3336}
!3336 = !DITemplateTypeParameter(name: "O", type: !3325)
!3337 = !DILocation(line: 841, column: 42, scope: !3293)
!3338 = !DILocation(line: 841, column: 48, scope: !3293)
!3339 = !DILocation(line: 843, column: 16, scope: !3332)
!3340 = !DILocation(line: 842, column: 15, scope: !3293)
!3341 = !DILocation(line: 842, column: 9, scope: !3293)
!3342 = !DILocation(line: 843, column: 16, scope: !3293)
!3343 = !DILocation(line: 843, column: 22, scope: !3332)
!3344 = !DILocation(line: 843, column: 26, scope: !3293)
!3345 = !DILocation(line: 844, column: 17, scope: !3293)
!3346 = !DILocation(line: 844, column: 17, scope: !3334)
!3347 = !DILocation(line: 844, column: 27, scope: !3334)
!3348 = !DILocation(line: 844, column: 23, scope: !3334)
!3349 = !DILocation(line: 844, column: 32, scope: !3293)
!3350 = !DILocation(line: 846, column: 5, scope: !3293)
!3351 = !DILocation(line: 846, column: 6, scope: !3293)
!3352 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h49ebb30442dfbeebE", scope: !3294, file: !855, line: 841, type: !3353, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3365, retainedNodes: !3358)
!3353 = !DISubroutineType(types: !3354)
!3354 = !{!3311, !3294, !3355}
!3355 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3356, file: !2, align: 8, elements: !19, identifier: "132fa7c74a52c0d155e1ab8f77df08fa")
!3356 = !DINamespace(name: "unmap", scope: !3357)
!3357 = !DINamespace(name: "{impl#2}", scope: !810)
!3358 = !{!3359, !3360, !3361, !3363}
!3359 = !DILocalVariable(name: "self", arg: 1, scope: !3352, file: !855, line: 841, type: !3294)
!3360 = !DILocalVariable(name: "op", arg: 2, scope: !3352, file: !855, line: 841, type: !3355)
!3361 = !DILocalVariable(name: "t", scope: !3362, file: !855, line: 843, type: !664, align: 8)
!3362 = distinct !DILexicalBlock(scope: !3352, file: !855, line: 843, column: 13)
!3363 = !DILocalVariable(name: "e", scope: !3364, file: !855, line: 844, type: !795, align: 1)
!3364 = distinct !DILexicalBlock(scope: !3352, file: !855, line: 844, column: 13)
!3365 = !{!1167, !3303, !930, !3366}
!3366 = !DITemplateTypeParameter(name: "O", type: !3355)
!3367 = !DILocation(line: 841, column: 42, scope: !3352)
!3368 = !DILocation(line: 841, column: 48, scope: !3352)
!3369 = !DILocation(line: 843, column: 16, scope: !3362)
!3370 = !DILocation(line: 842, column: 15, scope: !3352)
!3371 = !DILocation(line: 842, column: 9, scope: !3352)
!3372 = !DILocation(line: 843, column: 16, scope: !3352)
!3373 = !DILocation(line: 843, column: 22, scope: !3362)
!3374 = !DILocation(line: 843, column: 26, scope: !3352)
!3375 = !DILocation(line: 844, column: 17, scope: !3352)
!3376 = !DILocation(line: 844, column: 17, scope: !3364)
!3377 = !DILocation(line: 844, column: 27, scope: !3364)
!3378 = !DILocation(line: 844, column: 23, scope: !3364)
!3379 = !DILocation(line: 844, column: 32, scope: !3352)
!3380 = !DILocation(line: 846, column: 5, scope: !3352)
!3381 = !DILocation(line: 846, column: 6, scope: !3352)
!3382 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h57a62b5dee4032c7E", scope: !3294, file: !855, line: 841, type: !3383, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3393, retainedNodes: !3386)
!3383 = !DISubroutineType(types: !3384)
!3384 = !{!3311, !3294, !3385}
!3385 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3326, file: !2, align: 8, elements: !19, identifier: "8273b2dc7fc0808f83300b853cf92c43")
!3386 = !{!3387, !3388, !3389, !3391}
!3387 = !DILocalVariable(name: "self", arg: 1, scope: !3382, file: !855, line: 841, type: !3294)
!3388 = !DILocalVariable(name: "op", arg: 2, scope: !3382, file: !855, line: 841, type: !3385)
!3389 = !DILocalVariable(name: "t", scope: !3390, file: !855, line: 843, type: !664, align: 8)
!3390 = distinct !DILexicalBlock(scope: !3382, file: !855, line: 843, column: 13)
!3391 = !DILocalVariable(name: "e", scope: !3392, file: !855, line: 844, type: !795, align: 1)
!3392 = distinct !DILexicalBlock(scope: !3382, file: !855, line: 844, column: 13)
!3393 = !{!1167, !3303, !930, !3394}
!3394 = !DITemplateTypeParameter(name: "O", type: !3385)
!3395 = !DILocation(line: 841, column: 42, scope: !3382)
!3396 = !DILocation(line: 841, column: 48, scope: !3382)
!3397 = !DILocation(line: 843, column: 16, scope: !3390)
!3398 = !DILocation(line: 842, column: 15, scope: !3382)
!3399 = !DILocation(line: 842, column: 9, scope: !3382)
!3400 = !DILocation(line: 843, column: 16, scope: !3382)
!3401 = !DILocation(line: 843, column: 22, scope: !3390)
!3402 = !DILocation(line: 843, column: 26, scope: !3382)
!3403 = !DILocation(line: 844, column: 17, scope: !3382)
!3404 = !DILocation(line: 844, column: 17, scope: !3392)
!3405 = !DILocation(line: 844, column: 27, scope: !3392)
!3406 = !DILocation(line: 844, column: 23, scope: !3392)
!3407 = !DILocation(line: 844, column: 32, scope: !3382)
!3408 = !DILocation(line: 846, column: 5, scope: !3382)
!3409 = !DILocation(line: 846, column: 6, scope: !3382)
!3410 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5ca566b4aab01d7aE", scope: !3411, file: !855, line: 841, type: !3427, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3469, retainedNodes: !3462)
!3411 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3412, templateParams: !19, identifier: "d7a9e583f303a7ff4d5d48a9ed6e426c")
!3412 = !{!3413}
!3413 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3411, file: !2, size: 128, align: 64, elements: !3414, templateParams: !19, identifier: "a32e2694b62d6de4b3e75a445ff18548", discriminator: !3426)
!3414 = !{!3415, !3422}
!3415 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3413, file: !2, baseType: !3416, size: 128, align: 64, extraData: i64 0)
!3416 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3411, file: !2, size: 128, align: 64, elements: !3417, templateParams: !3419, identifier: "fe5c57f065b3e27d76d9a079fff65fbd")
!3417 = !{!3418}
!3418 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3416, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3419 = !{!1209, !3420}
!3420 = !DITemplateTypeParameter(name: "E", type: !3421)
!3421 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !673, file: !2, align: 8, elements: !19, identifier: "5e65c603e099eb322df8d44679c99376")
!3422 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3413, file: !2, baseType: !3423, size: 128, align: 64, extraData: i64 1)
!3423 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3411, file: !2, size: 128, align: 64, elements: !3424, templateParams: !3419, identifier: "41410c8e1638e0e98cf55839c47bea96")
!3424 = !{!3425}
!3425 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3423, file: !2, baseType: !3421, align: 8, offset: 64)
!3426 = !DIDerivedType(tag: DW_TAG_member, scope: !3411, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3427 = !DISubroutineType(types: !3428)
!3428 = !{!3429, !3411, !3457}
!3429 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3430, templateParams: !19, identifier: "33091580e4f6008e326a78b4cc846ad3")
!3430 = !{!3431}
!3431 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3429, file: !2, size: 128, align: 64, elements: !3432, templateParams: !19, identifier: "623a17be998717f41b24143631da65be", discriminator: !3456)
!3432 = !{!3433, !3452}
!3433 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3431, file: !2, baseType: !3434, size: 128, align: 64, extraData: i64 3)
!3434 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3429, file: !2, size: 128, align: 64, elements: !3435, templateParams: !3437, identifier: "83bc3be7d3c679f268952c27c9b8d603")
!3435 = !{!3436}
!3436 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3434, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3437 = !{!1209, !3438}
!3438 = !DITemplateTypeParameter(name: "E", type: !3439)
!3439 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !326, file: !2, size: 128, align: 64, elements: !3440, templateParams: !19, identifier: "e6436dabcf95738df3a7a2de6cadd01")
!3440 = !{!3441}
!3441 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3439, file: !2, size: 128, align: 64, elements: !3442, templateParams: !19, identifier: "e1602119b459edc1dd0d4f8996f866ab", discriminator: !3451)
!3442 = !{!3443, !3445, !3447}
!3443 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3441, file: !2, baseType: !3444, size: 128, align: 64, extraData: i64 0)
!3444 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3439, file: !2, size: 128, align: 64, elements: !19, identifier: "2f084dce3feb94f6740355b6ba432cf4")
!3445 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3441, file: !2, baseType: !3446, size: 128, align: 64, extraData: i64 1)
!3446 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3439, file: !2, size: 128, align: 64, elements: !19, identifier: "223f0ce39708c53dd066a1aaecad212f")
!3447 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3441, file: !2, baseType: !3448, size: 128, align: 64, extraData: i64 2)
!3448 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3439, file: !2, size: 128, align: 64, elements: !3449, templateParams: !19, identifier: "a88c1c92b61b246c51d9484fa1f575a5")
!3449 = !{!3450}
!3450 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3448, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!3451 = !DIDerivedType(tag: DW_TAG_member, scope: !3439, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3452 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3431, file: !2, baseType: !3453, size: 128, align: 64)
!3453 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3429, file: !2, size: 128, align: 64, elements: !3454, templateParams: !3437, identifier: "29699de6c4595169a65ecc6a3624d34c")
!3454 = !{!3455}
!3455 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3453, file: !2, baseType: !3439, size: 128, align: 64)
!3456 = !DIDerivedType(tag: DW_TAG_member, scope: !3429, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3457 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3458, file: !2, size: 64, align: 64, elements: !3460, templateParams: !19, identifier: "c8d82bcc45a5880cebfc23f8568f4525")
!3458 = !DINamespace(name: "translate_page", scope: !3459)
!3459 = !DINamespace(name: "{impl#1}", scope: !810)
!3460 = !{!3461}
!3461 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3457, file: !2, baseType: !1277, size: 64, align: 64)
!3462 = !{!3463, !3464, !3465, !3467}
!3463 = !DILocalVariable(name: "self", arg: 1, scope: !3410, file: !855, line: 841, type: !3411)
!3464 = !DILocalVariable(name: "op", arg: 2, scope: !3410, file: !855, line: 841, type: !3457)
!3465 = !DILocalVariable(name: "t", scope: !3466, file: !855, line: 843, type: !698, align: 8)
!3466 = distinct !DILexicalBlock(scope: !3410, file: !855, line: 843, column: 13)
!3467 = !DILocalVariable(name: "e", scope: !3468, file: !855, line: 844, type: !3421, align: 1)
!3468 = distinct !DILexicalBlock(scope: !3410, file: !855, line: 844, column: 13)
!3469 = !{!1209, !3420, !3470, !3471}
!3470 = !DITemplateTypeParameter(name: "F", type: !3439)
!3471 = !DITemplateTypeParameter(name: "O", type: !3457)
!3472 = !DILocation(line: 841, column: 42, scope: !3410)
!3473 = !DILocation(line: 841, column: 48, scope: !3410)
!3474 = !DILocation(line: 843, column: 16, scope: !3466)
!3475 = !DILocation(line: 844, column: 17, scope: !3468)
!3476 = !DILocation(line: 842, column: 15, scope: !3410)
!3477 = !DILocation(line: 842, column: 9, scope: !3410)
!3478 = !DILocation(line: 843, column: 16, scope: !3410)
!3479 = !DILocation(line: 843, column: 22, scope: !3466)
!3480 = !DILocation(line: 843, column: 26, scope: !3410)
!3481 = !DILocation(line: 844, column: 27, scope: !3468)
!3482 = !DILocation(line: 844, column: 23, scope: !3468)
!3483 = !DILocation(line: 844, column: 32, scope: !3410)
!3484 = !DILocation(line: 846, column: 5, scope: !3410)
!3485 = !DILocation(line: 846, column: 6, scope: !3410)
!3486 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6906445f62c9e653E", scope: !3294, file: !855, line: 841, type: !3487, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3498, retainedNodes: !3491)
!3487 = !DISubroutineType(types: !3488)
!3488 = !{!3311, !3294, !3489}
!3489 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3490, file: !2, align: 8, elements: !19, identifier: "c37e322a49ae4b89ef435ddbbfb62719")
!3490 = !DINamespace(name: "unmap", scope: !3459)
!3491 = !{!3492, !3493, !3494, !3496}
!3492 = !DILocalVariable(name: "self", arg: 1, scope: !3486, file: !855, line: 841, type: !3294)
!3493 = !DILocalVariable(name: "op", arg: 2, scope: !3486, file: !855, line: 841, type: !3489)
!3494 = !DILocalVariable(name: "t", scope: !3495, file: !855, line: 843, type: !664, align: 8)
!3495 = distinct !DILexicalBlock(scope: !3486, file: !855, line: 843, column: 13)
!3496 = !DILocalVariable(name: "e", scope: !3497, file: !855, line: 844, type: !795, align: 1)
!3497 = distinct !DILexicalBlock(scope: !3486, file: !855, line: 844, column: 13)
!3498 = !{!1167, !3303, !930, !3499}
!3499 = !DITemplateTypeParameter(name: "O", type: !3489)
!3500 = !DILocation(line: 841, column: 42, scope: !3486)
!3501 = !DILocation(line: 841, column: 48, scope: !3486)
!3502 = !DILocation(line: 843, column: 16, scope: !3495)
!3503 = !DILocation(line: 842, column: 15, scope: !3486)
!3504 = !DILocation(line: 842, column: 9, scope: !3486)
!3505 = !DILocation(line: 843, column: 16, scope: !3486)
!3506 = !DILocation(line: 843, column: 22, scope: !3495)
!3507 = !DILocation(line: 843, column: 26, scope: !3486)
!3508 = !DILocation(line: 844, column: 17, scope: !3486)
!3509 = !DILocation(line: 844, column: 17, scope: !3497)
!3510 = !DILocation(line: 844, column: 27, scope: !3497)
!3511 = !DILocation(line: 844, column: 23, scope: !3497)
!3512 = !DILocation(line: 844, column: 32, scope: !3486)
!3513 = !DILocation(line: 846, column: 5, scope: !3486)
!3514 = !DILocation(line: 846, column: 6, scope: !3486)
!3515 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h79d3c5879d3b2fb0E", scope: !3516, file: !855, line: 841, type: !3530, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3557, retainedNodes: !3550)
!3516 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3517, templateParams: !19, identifier: "443ca1db331ea9ab6f3576e9716409b5")
!3517 = !{!3518}
!3518 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3516, file: !2, size: 128, align: 64, elements: !3519, templateParams: !19, identifier: "89c16fdf27211422d04d157c653c3e19", discriminator: !3529)
!3519 = !{!3520, !3525}
!3520 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3518, file: !2, baseType: !3521, size: 128, align: 64, extraData: i64 0)
!3521 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3516, file: !2, size: 128, align: 64, elements: !3522, templateParams: !3524, identifier: "a911e09eada7a5761ee955927ca74115")
!3522 = !{!3523}
!3523 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3521, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3524 = !{!1296, !3420}
!3525 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3518, file: !2, baseType: !3526, size: 128, align: 64, extraData: i64 1)
!3526 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3516, file: !2, size: 128, align: 64, elements: !3527, templateParams: !3524, identifier: "196e6990791eee11f6005a18b9b2edcc")
!3527 = !{!3528}
!3528 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3526, file: !2, baseType: !3421, align: 8, offset: 64)
!3529 = !DIDerivedType(tag: DW_TAG_member, scope: !3516, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3530 = !DISubroutineType(types: !3531)
!3531 = !{!3532, !3516, !3546}
!3532 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3533, templateParams: !19, identifier: "144c8c26f9361b8b24e48930bda3b4b7")
!3533 = !{!3534}
!3534 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3532, file: !2, size: 128, align: 64, elements: !3535, templateParams: !19, identifier: "e9bfc3261c1fdd0afe246f79a0b2be5d", discriminator: !3545)
!3535 = !{!3536, !3541}
!3536 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3534, file: !2, baseType: !3537, size: 128, align: 64, extraData: i64 3)
!3537 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3532, file: !2, size: 128, align: 64, elements: !3538, templateParams: !3540, identifier: "457e284bd0c32e566ec93908113aef10")
!3538 = !{!3539}
!3539 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3537, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3540 = !{!1296, !3438}
!3541 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3534, file: !2, baseType: !3542, size: 128, align: 64)
!3542 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3532, file: !2, size: 128, align: 64, elements: !3543, templateParams: !3540, identifier: "31c01fda943a599159ee4974768e278c")
!3543 = !{!3544}
!3544 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3542, file: !2, baseType: !3439, size: 128, align: 64)
!3545 = !DIDerivedType(tag: DW_TAG_member, scope: !3532, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3546 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3547, file: !2, size: 64, align: 64, elements: !3548, templateParams: !19, identifier: "41846f3fe24bf7d3aeb5a5a31fdc4f8")
!3547 = !DINamespace(name: "translate_page", scope: !3357)
!3548 = !{!3549}
!3549 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3546, file: !2, baseType: !1277, size: 64, align: 64)
!3550 = !{!3551, !3552, !3553, !3555}
!3551 = !DILocalVariable(name: "self", arg: 1, scope: !3515, file: !855, line: 841, type: !3516)
!3552 = !DILocalVariable(name: "op", arg: 2, scope: !3515, file: !855, line: 841, type: !3546)
!3553 = !DILocalVariable(name: "t", scope: !3554, file: !855, line: 843, type: !682, align: 8)
!3554 = distinct !DILexicalBlock(scope: !3515, file: !855, line: 843, column: 13)
!3555 = !DILocalVariable(name: "e", scope: !3556, file: !855, line: 844, type: !3421, align: 1)
!3556 = distinct !DILexicalBlock(scope: !3515, file: !855, line: 844, column: 13)
!3557 = !{!1296, !3420, !3470, !3558}
!3558 = !DITemplateTypeParameter(name: "O", type: !3546)
!3559 = !DILocation(line: 841, column: 42, scope: !3515)
!3560 = !DILocation(line: 841, column: 48, scope: !3515)
!3561 = !DILocation(line: 843, column: 16, scope: !3554)
!3562 = !DILocation(line: 844, column: 17, scope: !3556)
!3563 = !DILocation(line: 842, column: 15, scope: !3515)
!3564 = !DILocation(line: 842, column: 9, scope: !3515)
!3565 = !DILocation(line: 843, column: 16, scope: !3515)
!3566 = !DILocation(line: 843, column: 22, scope: !3554)
!3567 = !DILocation(line: 843, column: 26, scope: !3515)
!3568 = !DILocation(line: 844, column: 27, scope: !3556)
!3569 = !DILocation(line: 844, column: 23, scope: !3556)
!3570 = !DILocation(line: 844, column: 32, scope: !3515)
!3571 = !DILocation(line: 846, column: 5, scope: !3515)
!3572 = !DILocation(line: 846, column: 6, scope: !3515)
!3573 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hae97b2cf9f10b115E", scope: !3574, file: !855, line: 841, type: !3588, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3615, retainedNodes: !3608)
!3574 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3575, templateParams: !19, identifier: "8d4dd879b9006d06c92692c898f1cec4")
!3575 = !{!3576}
!3576 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3574, file: !2, size: 128, align: 64, elements: !3577, templateParams: !19, identifier: "84d9b6fdd4a60b62c1c53284a8ec95fd", discriminator: !3587)
!3577 = !{!3578, !3583}
!3578 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3576, file: !2, baseType: !3579, size: 128, align: 64, extraData: i64 0)
!3579 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3574, file: !2, size: 128, align: 64, elements: !3580, templateParams: !3582, identifier: "5486db1afb950837e4118b6fa5e828be")
!3580 = !{!3581}
!3581 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3579, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3582 = !{!1167, !3420}
!3583 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3576, file: !2, baseType: !3584, size: 128, align: 64, extraData: i64 1)
!3584 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3574, file: !2, size: 128, align: 64, elements: !3585, templateParams: !3582, identifier: "b4c0334f6d6df2564573ccdfc03c9ccb")
!3585 = !{!3586}
!3586 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3584, file: !2, baseType: !3421, align: 8, offset: 64)
!3587 = !DIDerivedType(tag: DW_TAG_member, scope: !3574, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3588 = !DISubroutineType(types: !3589)
!3589 = !{!3590, !3574, !3604}
!3590 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3591, templateParams: !19, identifier: "56e10d4247275c0fd995cf6bc165ca02")
!3591 = !{!3592}
!3592 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3590, file: !2, size: 128, align: 64, elements: !3593, templateParams: !19, identifier: "2c5ad57d7fcaada5dd9874f7ca6c9128", discriminator: !3603)
!3593 = !{!3594, !3599}
!3594 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3592, file: !2, baseType: !3595, size: 128, align: 64, extraData: i64 3)
!3595 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3590, file: !2, size: 128, align: 64, elements: !3596, templateParams: !3598, identifier: "ff31dc7a460bfc6edf453220c12ea7ce")
!3596 = !{!3597}
!3597 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3595, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3598 = !{!1167, !3438}
!3599 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3592, file: !2, baseType: !3600, size: 128, align: 64)
!3600 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3590, file: !2, size: 128, align: 64, elements: !3601, templateParams: !3598, identifier: "fee99507437b9a7c8cc20fdcf50264b5")
!3601 = !{!3602}
!3602 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3600, file: !2, baseType: !3439, size: 128, align: 64)
!3603 = !DIDerivedType(tag: DW_TAG_member, scope: !3590, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3604 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3605, file: !2, size: 64, align: 64, elements: !3606, templateParams: !19, identifier: "b9550173cb47a4d5bf9a5a0f51f7fd91")
!3605 = !DINamespace(name: "translate_page", scope: !3327)
!3606 = !{!3607}
!3607 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3604, file: !2, baseType: !1277, size: 64, align: 64)
!3608 = !{!3609, !3610, !3611, !3613}
!3609 = !DILocalVariable(name: "self", arg: 1, scope: !3573, file: !855, line: 841, type: !3574)
!3610 = !DILocalVariable(name: "op", arg: 2, scope: !3573, file: !855, line: 841, type: !3604)
!3611 = !DILocalVariable(name: "t", scope: !3612, file: !855, line: 843, type: !664, align: 8)
!3612 = distinct !DILexicalBlock(scope: !3573, file: !855, line: 843, column: 13)
!3613 = !DILocalVariable(name: "e", scope: !3614, file: !855, line: 844, type: !3421, align: 1)
!3614 = distinct !DILexicalBlock(scope: !3573, file: !855, line: 844, column: 13)
!3615 = !{!1167, !3420, !3470, !3616}
!3616 = !DITemplateTypeParameter(name: "O", type: !3604)
!3617 = !DILocation(line: 841, column: 42, scope: !3573)
!3618 = !DILocation(line: 841, column: 48, scope: !3573)
!3619 = !DILocation(line: 843, column: 16, scope: !3612)
!3620 = !DILocation(line: 844, column: 17, scope: !3614)
!3621 = !DILocation(line: 842, column: 15, scope: !3573)
!3622 = !DILocation(line: 842, column: 9, scope: !3573)
!3623 = !DILocation(line: 843, column: 16, scope: !3573)
!3624 = !DILocation(line: 843, column: 22, scope: !3612)
!3625 = !DILocation(line: 843, column: 26, scope: !3573)
!3626 = !DILocation(line: 844, column: 27, scope: !3614)
!3627 = !DILocation(line: 844, column: 23, scope: !3614)
!3628 = !DILocation(line: 844, column: 32, scope: !3573)
!3629 = !DILocation(line: 846, column: 5, scope: !3573)
!3630 = !DILocation(line: 846, column: 6, scope: !3573)
!3631 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17haf6cc96142f0c82aE", scope: !3294, file: !855, line: 841, type: !3632, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3642, retainedNodes: !3635)
!3632 = !DISubroutineType(types: !3633)
!3633 = !{!3311, !3294, !3634}
!3634 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3326, file: !2, align: 8, elements: !19, identifier: "cfe4e7ca8086e7ae8be3184fc723a982")
!3635 = !{!3636, !3637, !3638, !3640}
!3636 = !DILocalVariable(name: "self", arg: 1, scope: !3631, file: !855, line: 841, type: !3294)
!3637 = !DILocalVariable(name: "op", arg: 2, scope: !3631, file: !855, line: 841, type: !3634)
!3638 = !DILocalVariable(name: "t", scope: !3639, file: !855, line: 843, type: !664, align: 8)
!3639 = distinct !DILexicalBlock(scope: !3631, file: !855, line: 843, column: 13)
!3640 = !DILocalVariable(name: "e", scope: !3641, file: !855, line: 844, type: !795, align: 1)
!3641 = distinct !DILexicalBlock(scope: !3631, file: !855, line: 844, column: 13)
!3642 = !{!1167, !3303, !930, !3643}
!3643 = !DITemplateTypeParameter(name: "O", type: !3634)
!3644 = !DILocation(line: 841, column: 42, scope: !3631)
!3645 = !DILocation(line: 841, column: 48, scope: !3631)
!3646 = !DILocation(line: 843, column: 16, scope: !3639)
!3647 = !DILocation(line: 842, column: 15, scope: !3631)
!3648 = !DILocation(line: 842, column: 9, scope: !3631)
!3649 = !DILocation(line: 843, column: 16, scope: !3631)
!3650 = !DILocation(line: 843, column: 22, scope: !3639)
!3651 = !DILocation(line: 843, column: 26, scope: !3631)
!3652 = !DILocation(line: 844, column: 17, scope: !3631)
!3653 = !DILocation(line: 844, column: 17, scope: !3641)
!3654 = !DILocation(line: 844, column: 27, scope: !3641)
!3655 = !DILocation(line: 844, column: 23, scope: !3641)
!3656 = !DILocation(line: 844, column: 32, scope: !3631)
!3657 = !DILocation(line: 846, column: 5, scope: !3631)
!3658 = !DILocation(line: 846, column: 6, scope: !3631)
!3659 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc067c7151225bd70E", scope: !3516, file: !855, line: 841, type: !3660, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3688, retainedNodes: !3681)
!3660 = !DISubroutineType(types: !3661)
!3661 = !{!3662, !3516, !3676}
!3662 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3663, templateParams: !19, identifier: "ca23c948eacf5e821de7e122287ded7")
!3663 = !{!3664}
!3664 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3662, file: !2, size: 128, align: 64, elements: !3665, templateParams: !19, identifier: "f73364c26ffdef6d318d313645f1f513", discriminator: !3675)
!3665 = !{!3666, !3671}
!3666 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3664, file: !2, baseType: !3667, size: 128, align: 64, extraData: i64 3)
!3667 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3662, file: !2, size: 128, align: 64, elements: !3668, templateParams: !3670, identifier: "450265064c9339eac14e7ada22cb3867")
!3668 = !{!3669}
!3669 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3667, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3670 = !{!1296, !880}
!3671 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3664, file: !2, baseType: !3672, size: 128, align: 64)
!3672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3662, file: !2, size: 128, align: 64, elements: !3673, templateParams: !3670, identifier: "6ef5457fa25540591ec77da324483191")
!3673 = !{!3674}
!3674 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3672, file: !2, baseType: !881, size: 128, align: 64)
!3675 = !DIDerivedType(tag: DW_TAG_member, scope: !3662, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3676 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3356, file: !2, size: 64, align: 64, elements: !3677, templateParams: !19, identifier: "89da0319ab9dd8a8b1bb4cdd14d84bb4")
!3677 = !{!3678}
!3678 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3676, file: !2, baseType: !3679, size: 64, align: 64)
!3679 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3680, size: 64, align: 64, dwarfAddressSpace: 0)
!3680 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!3681 = !{!3682, !3683, !3684, !3686}
!3682 = !DILocalVariable(name: "self", arg: 1, scope: !3659, file: !855, line: 841, type: !3516)
!3683 = !DILocalVariable(name: "op", arg: 2, scope: !3659, file: !855, line: 841, type: !3676)
!3684 = !DILocalVariable(name: "t", scope: !3685, file: !855, line: 843, type: !682, align: 8)
!3685 = distinct !DILexicalBlock(scope: !3659, file: !855, line: 843, column: 13)
!3686 = !DILocalVariable(name: "e", scope: !3687, file: !855, line: 844, type: !3421, align: 1)
!3687 = distinct !DILexicalBlock(scope: !3659, file: !855, line: 844, column: 13)
!3688 = !{!1296, !3420, !930, !3689}
!3689 = !DITemplateTypeParameter(name: "O", type: !3676)
!3690 = !DILocation(line: 841, column: 42, scope: !3659)
!3691 = !DILocation(line: 841, column: 48, scope: !3659)
!3692 = !DILocation(line: 843, column: 16, scope: !3685)
!3693 = !DILocation(line: 844, column: 17, scope: !3687)
!3694 = !DILocation(line: 842, column: 15, scope: !3659)
!3695 = !DILocation(line: 842, column: 9, scope: !3659)
!3696 = !DILocation(line: 843, column: 16, scope: !3659)
!3697 = !DILocation(line: 843, column: 22, scope: !3685)
!3698 = !DILocation(line: 843, column: 26, scope: !3659)
!3699 = !DILocation(line: 844, column: 27, scope: !3687)
!3700 = !DILocation(line: 844, column: 23, scope: !3687)
!3701 = !DILocation(line: 844, column: 32, scope: !3659)
!3702 = !DILocation(line: 846, column: 5, scope: !3659)
!3703 = !DILocation(line: 846, column: 6, scope: !3659)
!3704 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdce5a8783ca55ee6E", scope: !3294, file: !855, line: 841, type: !3705, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3715, retainedNodes: !3708)
!3705 = !DISubroutineType(types: !3706)
!3706 = !{!3311, !3294, !3707}
!3707 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3356, file: !2, align: 8, elements: !19, identifier: "ef90a2c6749db1a2a79dcac741cfbe8f")
!3708 = !{!3709, !3710, !3711, !3713}
!3709 = !DILocalVariable(name: "self", arg: 1, scope: !3704, file: !855, line: 841, type: !3294)
!3710 = !DILocalVariable(name: "op", arg: 2, scope: !3704, file: !855, line: 841, type: !3707)
!3711 = !DILocalVariable(name: "t", scope: !3712, file: !855, line: 843, type: !664, align: 8)
!3712 = distinct !DILexicalBlock(scope: !3704, file: !855, line: 843, column: 13)
!3713 = !DILocalVariable(name: "e", scope: !3714, file: !855, line: 844, type: !795, align: 1)
!3714 = distinct !DILexicalBlock(scope: !3704, file: !855, line: 844, column: 13)
!3715 = !{!1167, !3303, !930, !3716}
!3716 = !DITemplateTypeParameter(name: "O", type: !3707)
!3717 = !DILocation(line: 841, column: 42, scope: !3704)
!3718 = !DILocation(line: 841, column: 48, scope: !3704)
!3719 = !DILocation(line: 843, column: 16, scope: !3712)
!3720 = !DILocation(line: 842, column: 15, scope: !3704)
!3721 = !DILocation(line: 842, column: 9, scope: !3704)
!3722 = !DILocation(line: 843, column: 16, scope: !3704)
!3723 = !DILocation(line: 843, column: 22, scope: !3712)
!3724 = !DILocation(line: 843, column: 26, scope: !3704)
!3725 = !DILocation(line: 844, column: 17, scope: !3704)
!3726 = !DILocation(line: 844, column: 17, scope: !3714)
!3727 = !DILocation(line: 844, column: 27, scope: !3714)
!3728 = !DILocation(line: 844, column: 23, scope: !3714)
!3729 = !DILocation(line: 844, column: 32, scope: !3704)
!3730 = !DILocation(line: 846, column: 5, scope: !3704)
!3731 = !DILocation(line: 846, column: 6, scope: !3704)
!3732 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he5f5119404ebb2b2E", scope: !3411, file: !855, line: 841, type: !3733, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3759, retainedNodes: !3752)
!3733 = !DISubroutineType(types: !3734)
!3734 = !{!3735, !3411, !3749}
!3735 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3736, templateParams: !19, identifier: "5dd56d6f39d9580916d069007de5ebdc")
!3736 = !{!3737}
!3737 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3735, file: !2, size: 128, align: 64, elements: !3738, templateParams: !19, identifier: "246c31fb83aaade0eaff32b0bce8b33e", discriminator: !3748)
!3738 = !{!3739, !3744}
!3739 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3737, file: !2, baseType: !3740, size: 128, align: 64, extraData: i64 3)
!3740 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3735, file: !2, size: 128, align: 64, elements: !3741, templateParams: !3743, identifier: "9dde88fdfee648579de10d8ffe0752e")
!3741 = !{!3742}
!3742 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3740, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3743 = !{!1209, !880}
!3744 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3737, file: !2, baseType: !3745, size: 128, align: 64)
!3745 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3735, file: !2, size: 128, align: 64, elements: !3746, templateParams: !3743, identifier: "7977ab25d8f76c571351f1caabeb1d82")
!3746 = !{!3747}
!3747 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3745, file: !2, baseType: !881, size: 128, align: 64)
!3748 = !DIDerivedType(tag: DW_TAG_member, scope: !3735, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3749 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3490, file: !2, size: 64, align: 64, elements: !3750, templateParams: !19, identifier: "c4711ef53599259298e07f92f47eec07")
!3750 = !{!3751}
!3751 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3749, file: !2, baseType: !3679, size: 64, align: 64)
!3752 = !{!3753, !3754, !3755, !3757}
!3753 = !DILocalVariable(name: "self", arg: 1, scope: !3732, file: !855, line: 841, type: !3411)
!3754 = !DILocalVariable(name: "op", arg: 2, scope: !3732, file: !855, line: 841, type: !3749)
!3755 = !DILocalVariable(name: "t", scope: !3756, file: !855, line: 843, type: !698, align: 8)
!3756 = distinct !DILexicalBlock(scope: !3732, file: !855, line: 843, column: 13)
!3757 = !DILocalVariable(name: "e", scope: !3758, file: !855, line: 844, type: !3421, align: 1)
!3758 = distinct !DILexicalBlock(scope: !3732, file: !855, line: 844, column: 13)
!3759 = !{!1209, !3420, !930, !3760}
!3760 = !DITemplateTypeParameter(name: "O", type: !3749)
!3761 = !DILocation(line: 841, column: 42, scope: !3732)
!3762 = !DILocation(line: 841, column: 48, scope: !3732)
!3763 = !DILocation(line: 843, column: 16, scope: !3756)
!3764 = !DILocation(line: 844, column: 17, scope: !3758)
!3765 = !DILocation(line: 842, column: 15, scope: !3732)
!3766 = !DILocation(line: 842, column: 9, scope: !3732)
!3767 = !DILocation(line: 843, column: 16, scope: !3732)
!3768 = !DILocation(line: 843, column: 22, scope: !3756)
!3769 = !DILocation(line: 843, column: 26, scope: !3732)
!3770 = !DILocation(line: 844, column: 27, scope: !3758)
!3771 = !DILocation(line: 844, column: 23, scope: !3758)
!3772 = !DILocation(line: 844, column: 32, scope: !3732)
!3773 = !DILocation(line: 846, column: 5, scope: !3732)
!3774 = !DILocation(line: 846, column: 6, scope: !3732)
!3775 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf0e6512cba8cf504E", scope: !3294, file: !855, line: 841, type: !3776, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3786, retainedNodes: !3779)
!3776 = !DISubroutineType(types: !3777)
!3777 = !{!3311, !3294, !3778}
!3778 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3326, file: !2, align: 8, elements: !19, identifier: "8dfb43f5d38bd9fa987ad330e94e35b8")
!3779 = !{!3780, !3781, !3782, !3784}
!3780 = !DILocalVariable(name: "self", arg: 1, scope: !3775, file: !855, line: 841, type: !3294)
!3781 = !DILocalVariable(name: "op", arg: 2, scope: !3775, file: !855, line: 841, type: !3778)
!3782 = !DILocalVariable(name: "t", scope: !3783, file: !855, line: 843, type: !664, align: 8)
!3783 = distinct !DILexicalBlock(scope: !3775, file: !855, line: 843, column: 13)
!3784 = !DILocalVariable(name: "e", scope: !3785, file: !855, line: 844, type: !795, align: 1)
!3785 = distinct !DILexicalBlock(scope: !3775, file: !855, line: 844, column: 13)
!3786 = !{!1167, !3303, !930, !3787}
!3787 = !DITemplateTypeParameter(name: "O", type: !3778)
!3788 = !DILocation(line: 841, column: 42, scope: !3775)
!3789 = !DILocation(line: 841, column: 48, scope: !3775)
!3790 = !DILocation(line: 843, column: 16, scope: !3783)
!3791 = !DILocation(line: 842, column: 15, scope: !3775)
!3792 = !DILocation(line: 842, column: 9, scope: !3775)
!3793 = !DILocation(line: 843, column: 16, scope: !3775)
!3794 = !DILocation(line: 843, column: 22, scope: !3783)
!3795 = !DILocation(line: 843, column: 26, scope: !3775)
!3796 = !DILocation(line: 844, column: 17, scope: !3775)
!3797 = !DILocation(line: 844, column: 17, scope: !3785)
!3798 = !DILocation(line: 844, column: 27, scope: !3785)
!3799 = !DILocation(line: 844, column: 23, scope: !3785)
!3800 = !DILocation(line: 844, column: 32, scope: !3775)
!3801 = !DILocation(line: 846, column: 5, scope: !3775)
!3802 = !DILocation(line: 846, column: 6, scope: !3775)
!3803 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h39f867082a813ce9E", scope: !3805, file: !3804, line: 203, type: !3808, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !3824)
!3804 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "a4a9b089b86ec74888517cdccbe35dbc")
!3805 = !DINamespace(name: "{impl#21}", scope: !3806)
!3806 = !DINamespace(name: "ptr_try_from_impls", scope: !3807)
!3807 = !DINamespace(name: "num", scope: !908)
!3808 = !DISubroutineType(types: !3809)
!3809 = !{!3810, !18}
!3810 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3811, templateParams: !19, identifier: "e0ab979bafc30a8b6967c858d1e66da5")
!3811 = !{!3812}
!3812 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3810, file: !2, size: 128, align: 64, elements: !3813, templateParams: !19, identifier: "45968f82174f428ce0c3db85aa147727", discriminator: !3823)
!3813 = !{!3814, !3819}
!3814 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3812, file: !2, baseType: !3815, size: 128, align: 64, extraData: i64 0)
!3815 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3810, file: !2, size: 128, align: 64, elements: !3816, templateParams: !3818, identifier: "4122db351bb3a30fe36dfff0c55877b")
!3816 = !{!3817}
!3817 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3815, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3818 = !{!224, !3229}
!3819 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3812, file: !2, baseType: !3820, size: 128, align: 64, extraData: i64 1)
!3820 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3810, file: !2, size: 128, align: 64, elements: !3821, templateParams: !3818, identifier: "541133bf168aa57c4776b9a51a9cc00a")
!3821 = !{!3822}
!3822 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3820, file: !2, baseType: !3230, align: 8, offset: 64)
!3823 = !DIDerivedType(tag: DW_TAG_member, scope: !3810, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3824 = !{!3825}
!3825 = !DILocalVariable(name: "value", arg: 1, scope: !3803, file: !3804, line: 203, type: !18)
!3826 = !DILocation(line: 203, column: 25, scope: !3803)
!3827 = !DILocation(line: 204, column: 17, scope: !3803)
!3828 = !DILocation(line: 205, column: 14, scope: !3803)
!3829 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hcfdbdfe073428d4cE", scope: !3830, file: !3804, line: 203, type: !3831, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !3833)
!3830 = !DINamespace(name: "{impl#3}", scope: !3806)
!3831 = !DISubroutineType(types: !3832)
!3832 = !{!3220, !9}
!3833 = !{!3834}
!3834 = !DILocalVariable(name: "value", arg: 1, scope: !3829, file: !3804, line: 203, type: !9)
!3835 = !DILocation(line: 203, column: 25, scope: !3829)
!3836 = !DILocation(line: 204, column: 17, scope: !3829)
!3837 = !DILocation(line: 205, column: 14, scope: !3829)
!3838 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9894072a102c5fbdE", scope: !3839, file: !1037, line: 2400, type: !3840, scopeLine: 2400, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3845, retainedNodes: !3842)
!3839 = !DINamespace(name: "{impl#60}", scope: !108)
!3840 = !DISubroutineType(types: !3841)
!3841 = !{!192, !589, !210}
!3842 = !{!3843, !3844}
!3843 = !DILocalVariable(name: "self", arg: 1, scope: !3838, file: !1037, line: 2400, type: !589)
!3844 = !DILocalVariable(name: "f", arg: 2, scope: !3838, file: !1037, line: 2400, type: !210)
!3845 = !{!3846}
!3846 = !DITemplateTypeParameter(name: "T", type: !591)
!3847 = !DILocation(line: 2400, column: 20, scope: !3838)
!3848 = !DILocation(line: 2400, column: 27, scope: !3838)
!3849 = !DILocation(line: 2400, column: 71, scope: !3838)
!3850 = !{i64 4096}
!3851 = !DILocation(line: 2400, column: 62, scope: !3838)
!3852 = !DILocation(line: 2400, column: 84, scope: !3838)
!3853 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h6c4d55213804c763E", scope: !3854, file: !937, line: 725, type: !3855, scopeLine: 725, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3859, retainedNodes: !3857)
!3854 = !DINamespace(name: "{impl#3}", scope: !908)
!3855 = !DISubroutineType(types: !3856)
!3856 = !{!18, !18}
!3857 = !{!3858}
!3858 = !DILocalVariable(name: "self", arg: 1, scope: !3853, file: !937, line: 725, type: !18)
!3859 = !{!1153, !2558}
!3860 = !DILocation(line: 725, column: 13, scope: !3853)
!3861 = !DILocalVariable(name: "t", arg: 1, scope: !3862, file: !937, line: 736, type: !18)
!3862 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h1852f2080afdd3edE", scope: !938, file: !937, line: 736, type: !3855, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !3863)
!3863 = !{!3861}
!3864 = !DILocation(line: 736, column: 13, scope: !3862, inlinedAt: !3865)
!3865 = distinct !DILocation(line: 726, column: 9, scope: !3853)
!3866 = !DILocation(line: 727, column: 6, scope: !3853)
!3867 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h066fa46a58284848E", scope: !3869, file: !3868, line: 272, type: !3873, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3877, retainedNodes: !3875)
!3868 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "697d559cdba63f105535b8b53d6ea422")
!3869 = !DINamespace(name: "{impl#0}", scope: !3870)
!3870 = !DINamespace(name: "collect", scope: !3871)
!3871 = !DINamespace(name: "traits", scope: !3872)
!3872 = !DINamespace(name: "iter", scope: !70)
!3873 = !DISubroutineType(types: !3874)
!3874 = !{!1684, !1684}
!3875 = !{!3876}
!3876 = !DILocalVariable(name: "self", arg: 1, scope: !3867, file: !3868, line: 272, type: !1684)
!3877 = !{!1705}
!3878 = !DILocation(line: 272, column: 18, scope: !3867)
!3879 = !DILocation(line: 274, column: 6, scope: !3867)
!3880 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h5d152ae74601dc4cE", scope: !3869, file: !3868, line: 272, type: !3881, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3885, retainedNodes: !3883)
!3881 = !DISubroutineType(types: !3882)
!3882 = !{!1754, !1754}
!3883 = !{!3884}
!3884 = !DILocalVariable(name: "self", arg: 1, scope: !3880, file: !3868, line: 272, type: !1754)
!3885 = !{!1775}
!3886 = !DILocation(line: 272, column: 18, scope: !3880)
!3887 = !DILocation(line: 274, column: 6, scope: !3880)
!3888 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h9f49b46b7e9c3696E", scope: !3869, file: !3868, line: 272, type: !3889, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3893, retainedNodes: !3891)
!3889 = !DISubroutineType(types: !3890)
!3890 = !{!1719, !1719}
!3891 = !{!3892}
!3892 = !DILocalVariable(name: "self", arg: 1, scope: !3888, file: !3868, line: 272, type: !1719)
!3893 = !{!1740}
!3894 = !DILocation(line: 272, column: 18, scope: !3888)
!3895 = !DILocation(line: 274, column: 6, scope: !3888)
!3896 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hd55faba3b6830202E", scope: !3869, file: !3868, line: 272, type: !3897, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3901, retainedNodes: !3899)
!3897 = !DISubroutineType(types: !3898)
!3898 = !{!1645, !1645}
!3899 = !{!3900}
!3900 = !DILocalVariable(name: "self", arg: 1, scope: !3896, file: !3868, line: 272, type: !1645)
!3901 = !{!1670}
!3902 = !DILocation(line: 272, column: 18, scope: !3896)
!3903 = !DILocation(line: 274, column: 6, scope: !3896)
!3904 = distinct !DISubprogram(name: "branch<u64>", linkageName: "_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h5061a97eb8649d27E", scope: !3905, file: !3145, line: 2541, type: !3906, scopeLine: 2541, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !3936)
!3905 = !DINamespace(name: "{impl#40}", scope: !124)
!3906 = !DISubroutineType(types: !3907)
!3907 = !{!3908, !1825}
!3908 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::option::Option<core::convert::Infallible>, u64>", scope: !3909, file: !2, size: 128, align: 64, elements: !3910, templateParams: !19, identifier: "a4f431c9bf4ebd789c2ce0bb8f1e197b")
!3909 = !DINamespace(name: "control_flow", scope: !1310)
!3910 = !{!3911}
!3911 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3908, file: !2, size: 128, align: 64, elements: !3912, templateParams: !19, identifier: "1fa9e61ad6b312a52b11f37c55b4dfe0", discriminator: !3935)
!3912 = !{!3913, !3931}
!3913 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3911, file: !2, baseType: !3914, size: 128, align: 64, extraData: i64 0)
!3914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3908, file: !2, size: 128, align: 64, elements: !3915, templateParams: !3917, identifier: "39f8a641461159dbf95e84f5ec5aa79d")
!3915 = !{!3916}
!3916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3914, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!3917 = !{!3918, !3930}
!3918 = !DITemplateTypeParameter(name: "B", type: !3919)
!3919 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3920, templateParams: !19, identifier: "408b6a901854cc394e9e4390e3d2eee3")
!3920 = !{!3921}
!3921 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3919, file: !2, align: 8, elements: !3922, templateParams: !19, identifier: "b6ebf9bbaddf871fdece39eacd5de71")
!3922 = !{!3923, !3926}
!3923 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3921, file: !2, baseType: !3924, align: 8)
!3924 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3919, file: !2, align: 8, elements: !19, templateParams: !3925, identifier: "bfb087e65ff07b860c0abc55afcaac6")
!3925 = !{!912}
!3926 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3921, file: !2, baseType: !3927, align: 8)
!3927 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3919, file: !2, align: 8, elements: !3928, templateParams: !3925, identifier: "5d285ae0a3e85ced404295514279bea9")
!3928 = !{!3929}
!3929 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3927, file: !2, baseType: !907, align: 8)
!3930 = !DITemplateTypeParameter(name: "C", type: !18)
!3931 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3911, file: !2, baseType: !3932, size: 128, align: 64, extraData: i64 1)
!3932 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3908, file: !2, size: 128, align: 64, elements: !3933, templateParams: !3917, identifier: "ee8137c0c1cc3a5e812cadbe751ac2bf")
!3933 = !{!3934}
!3934 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3932, file: !2, baseType: !3919, align: 8, offset: 64)
!3935 = !DIDerivedType(tag: DW_TAG_member, scope: !3908, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3936 = !{!3937, !3938}
!3937 = !DILocalVariable(name: "self", arg: 1, scope: !3904, file: !3145, line: 2541, type: !1825)
!3938 = !DILocalVariable(name: "v", scope: !3939, file: !3145, line: 2543, type: !18, align: 8)
!3939 = distinct !DILexicalBlock(scope: !3904, file: !3145, line: 2543, column: 13)
!3940 = !DILocation(line: 2541, column: 15, scope: !3904)
!3941 = !DILocation(line: 2542, column: 15, scope: !3904)
!3942 = !DILocation(line: 2542, column: 9, scope: !3904)
!3943 = !DILocation(line: 2544, column: 21, scope: !3904)
!3944 = !DILocation(line: 2544, column: 44, scope: !3904)
!3945 = !DILocation(line: 2543, column: 18, scope: !3904)
!3946 = !DILocation(line: 2543, column: 18, scope: !3939)
!3947 = !DILocation(line: 2543, column: 24, scope: !3939)
!3948 = !DILocation(line: 2546, column: 5, scope: !3904)
!3949 = !DILocation(line: 2546, column: 6, scope: !3904)
!3950 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h0ba7e52f8f31b049E", scope: !3951, file: !855, line: 2048, type: !3952, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3743, retainedNodes: !3970)
!3951 = !DINamespace(name: "{impl#26}", scope: !193)
!3952 = !DISubroutineType(types: !3953)
!3953 = !{!3954, !3735}
!3954 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3909, file: !2, size: 128, align: 64, elements: !3955, templateParams: !19, identifier: "db63fc0ee114b851f902991624d7842d")
!3955 = !{!3956}
!3956 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3954, file: !2, size: 128, align: 64, elements: !3957, templateParams: !19, identifier: "c5bf92253cb4161d9554fe46192eab1", discriminator: !3969)
!3957 = !{!3958, !3965}
!3958 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3956, file: !2, baseType: !3959, size: 128, align: 64, extraData: i64 3)
!3959 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3954, file: !2, size: 128, align: 64, elements: !3960, templateParams: !3962, identifier: "7d77706b16e72961b66dc0bc8b5896fe")
!3960 = !{!3961}
!3961 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3959, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3962 = !{!3963, !3964}
!3963 = !DITemplateTypeParameter(name: "B", type: !899)
!3964 = !DITemplateTypeParameter(name: "C", type: !698)
!3965 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3956, file: !2, baseType: !3966, size: 128, align: 64)
!3966 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3954, file: !2, size: 128, align: 64, elements: !3967, templateParams: !3962, identifier: "9af78daec3b7cc78eed50357449de880")
!3967 = !{!3968}
!3968 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3966, file: !2, baseType: !899, size: 128, align: 64)
!3969 = !DIDerivedType(tag: DW_TAG_member, scope: !3954, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3970 = !{!3971, !3972, !3974}
!3971 = !DILocalVariable(name: "self", arg: 1, scope: !3950, file: !855, line: 2048, type: !3735)
!3972 = !DILocalVariable(name: "v", scope: !3973, file: !855, line: 2050, type: !698, align: 8)
!3973 = distinct !DILexicalBlock(scope: !3950, file: !855, line: 2050, column: 13)
!3974 = !DILocalVariable(name: "e", scope: !3975, file: !855, line: 2051, type: !881, align: 8)
!3975 = distinct !DILexicalBlock(scope: !3950, file: !855, line: 2051, column: 13)
!3976 = !DILocation(line: 2048, column: 15, scope: !3950)
!3977 = !DILocation(line: 2050, column: 16, scope: !3973)
!3978 = !DILocation(line: 2049, column: 15, scope: !3950)
!3979 = !{i64 0, i64 4}
!3980 = !DILocation(line: 2049, column: 9, scope: !3950)
!3981 = !DILocation(line: 2050, column: 16, scope: !3950)
!3982 = !DILocation(line: 2050, column: 22, scope: !3973)
!3983 = !DILocation(line: 2050, column: 45, scope: !3950)
!3984 = !DILocation(line: 2051, column: 17, scope: !3950)
!3985 = !DILocation(line: 2051, column: 17, scope: !3975)
!3986 = !DILocation(line: 2051, column: 42, scope: !3975)
!3987 = !DILocation(line: 2051, column: 23, scope: !3975)
!3988 = !DILocation(line: 2051, column: 48, scope: !3950)
!3989 = !DILocation(line: 2053, column: 6, scope: !3950)
!3990 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h95fb77acb25a3c9cE", scope: !3951, file: !855, line: 2048, type: !3991, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3670, retainedNodes: !4008)
!3991 = !DISubroutineType(types: !3992)
!3992 = !{!3993, !3662}
!3993 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3909, file: !2, size: 128, align: 64, elements: !3994, templateParams: !19, identifier: "a9961e696aabe9be699792ec4bbfea73")
!3994 = !{!3995}
!3995 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3993, file: !2, size: 128, align: 64, elements: !3996, templateParams: !19, identifier: "a7397d8a9891c056b23c8ddf080b2df", discriminator: !4007)
!3996 = !{!3997, !4003}
!3997 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3995, file: !2, baseType: !3998, size: 128, align: 64, extraData: i64 3)
!3998 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3993, file: !2, size: 128, align: 64, elements: !3999, templateParams: !4001, identifier: "2a0728d0ae5bcd1767a930ad8206dbc6")
!3999 = !{!4000}
!4000 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3998, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!4001 = !{!3963, !4002}
!4002 = !DITemplateTypeParameter(name: "C", type: !682)
!4003 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3995, file: !2, baseType: !4004, size: 128, align: 64)
!4004 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3993, file: !2, size: 128, align: 64, elements: !4005, templateParams: !4001, identifier: "f43572b23b56877633e233b8f3e207b9")
!4005 = !{!4006}
!4006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4004, file: !2, baseType: !899, size: 128, align: 64)
!4007 = !DIDerivedType(tag: DW_TAG_member, scope: !3993, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4008 = !{!4009, !4010, !4012}
!4009 = !DILocalVariable(name: "self", arg: 1, scope: !3990, file: !855, line: 2048, type: !3662)
!4010 = !DILocalVariable(name: "v", scope: !4011, file: !855, line: 2050, type: !682, align: 8)
!4011 = distinct !DILexicalBlock(scope: !3990, file: !855, line: 2050, column: 13)
!4012 = !DILocalVariable(name: "e", scope: !4013, file: !855, line: 2051, type: !881, align: 8)
!4013 = distinct !DILexicalBlock(scope: !3990, file: !855, line: 2051, column: 13)
!4014 = !DILocation(line: 2048, column: 15, scope: !3990)
!4015 = !DILocation(line: 2050, column: 16, scope: !4011)
!4016 = !DILocation(line: 2049, column: 15, scope: !3990)
!4017 = !DILocation(line: 2049, column: 9, scope: !3990)
!4018 = !DILocation(line: 2050, column: 16, scope: !3990)
!4019 = !DILocation(line: 2050, column: 22, scope: !4011)
!4020 = !DILocation(line: 2050, column: 45, scope: !3990)
!4021 = !DILocation(line: 2051, column: 17, scope: !3990)
!4022 = !DILocation(line: 2051, column: 17, scope: !4013)
!4023 = !DILocation(line: 2051, column: 42, scope: !4013)
!4024 = !DILocation(line: 2051, column: 23, scope: !4013)
!4025 = !DILocation(line: 2051, column: 48, scope: !3990)
!4026 = !DILocation(line: 2053, column: 6, scope: !3990)
!4027 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdfbdadcb6d0ccc18E", scope: !3951, file: !855, line: 2048, type: !4028, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3319, retainedNodes: !4045)
!4028 = !DISubroutineType(types: !4029)
!4029 = !{!4030, !3311}
!4030 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3909, file: !2, size: 128, align: 64, elements: !4031, templateParams: !19, identifier: "6ac971057b6e33daf6f1ac422195478b")
!4031 = !{!4032}
!4032 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4030, file: !2, size: 128, align: 64, elements: !4033, templateParams: !19, identifier: "86e550d7c3697d7dce3ae01b6abf50", discriminator: !4044)
!4033 = !{!4034, !4040}
!4034 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !4032, file: !2, baseType: !4035, size: 128, align: 64, extraData: i64 3)
!4035 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !4030, file: !2, size: 128, align: 64, elements: !4036, templateParams: !4038, identifier: "c11572675e95cbb6e5f39525e6e7271c")
!4036 = !{!4037}
!4037 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4035, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!4038 = !{!3963, !4039}
!4039 = !DITemplateTypeParameter(name: "C", type: !664)
!4040 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !4032, file: !2, baseType: !4041, size: 128, align: 64)
!4041 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !4030, file: !2, size: 128, align: 64, elements: !4042, templateParams: !4038, identifier: "cbebd119a926bad0202877c4fb7bfa9e")
!4042 = !{!4043}
!4043 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4041, file: !2, baseType: !899, size: 128, align: 64)
!4044 = !DIDerivedType(tag: DW_TAG_member, scope: !4030, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4045 = !{!4046, !4047, !4049}
!4046 = !DILocalVariable(name: "self", arg: 1, scope: !4027, file: !855, line: 2048, type: !3311)
!4047 = !DILocalVariable(name: "v", scope: !4048, file: !855, line: 2050, type: !664, align: 8)
!4048 = distinct !DILexicalBlock(scope: !4027, file: !855, line: 2050, column: 13)
!4049 = !DILocalVariable(name: "e", scope: !4050, file: !855, line: 2051, type: !881, align: 8)
!4050 = distinct !DILexicalBlock(scope: !4027, file: !855, line: 2051, column: 13)
!4051 = !DILocation(line: 2048, column: 15, scope: !4027)
!4052 = !DILocation(line: 2050, column: 16, scope: !4048)
!4053 = !DILocation(line: 2049, column: 15, scope: !4027)
!4054 = !DILocation(line: 2049, column: 9, scope: !4027)
!4055 = !DILocation(line: 2050, column: 16, scope: !4027)
!4056 = !DILocation(line: 2050, column: 22, scope: !4048)
!4057 = !DILocation(line: 2050, column: 45, scope: !4027)
!4058 = !DILocation(line: 2051, column: 17, scope: !4027)
!4059 = !DILocation(line: 2051, column: 17, scope: !4050)
!4060 = !DILocation(line: 2051, column: 42, scope: !4050)
!4061 = !DILocation(line: 2051, column: 23, scope: !4050)
!4062 = !DILocation(line: 2051, column: 48, scope: !4027)
!4063 = !DILocation(line: 2053, column: 6, scope: !4027)
!4064 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4ae32e4da87f5707E", scope: !4065, file: !3145, line: 2553, type: !4066, scopeLine: 2553, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4079)
!4065 = !DINamespace(name: "{impl#41}", scope: !124)
!4066 = !DISubroutineType(types: !4067)
!4067 = !{!4068, !3919}
!4068 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !4069, templateParams: !19, identifier: "5e6fd9948fa33ab2a2325f24acad711d")
!4069 = !{!4070}
!4070 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4068, file: !2, size: 128, align: 64, elements: !4071, templateParams: !19, identifier: "f1d5032d2a9d4fd9810a6df3b374deb5", discriminator: !4078)
!4071 = !{!4072, !4074}
!4072 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4070, file: !2, baseType: !4073, size: 128, align: 64, extraData: i64 0)
!4073 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4068, file: !2, size: 128, align: 64, elements: !19, templateParams: !1057, identifier: "2ff917bc26c8d9d389404623a998591")
!4074 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4070, file: !2, baseType: !4075, size: 128, align: 64, extraData: i64 1)
!4075 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4068, file: !2, size: 128, align: 64, elements: !4076, templateParams: !1057, identifier: "9b60171f0965733242be0a6a72c137cc")
!4076 = !{!4077}
!4077 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4075, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!4078 = !DIDerivedType(tag: DW_TAG_member, scope: !4068, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4079 = !{!4080}
!4080 = !DILocalVariable(name: "residual", arg: 1, scope: !4064, file: !3145, line: 2553, type: !3919)
!4081 = !DILocation(line: 2553, column: 22, scope: !4064)
!4082 = !DILocation(line: 2555, column: 21, scope: !4064)
!4083 = !DILocation(line: 2557, column: 6, scope: !4064)
!4084 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hb098ea98c1ed3a7bE", scope: !4086, file: !4085, line: 874, type: !4087, scopeLine: 874, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4105)
!4085 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "c1aecaf6a5b28eb8d294ea6247bce985")
!4086 = !DINamespace(name: "{impl#18}", scope: !1309)
!4087 = !DISubroutineType(types: !4088)
!4088 = !{!4089, !4104}
!4089 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !4090, templateParams: !19, identifier: "297957fdc3c9fcddb47688261bf50df")
!4090 = !{!4091}
!4091 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4089, file: !2, size: 128, align: 64, elements: !4092, templateParams: !19, identifier: "e5ca5bc375c54aed3fd46d211b80b019", discriminator: !4103)
!4092 = !{!4093, !4097, !4101}
!4093 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !4091, file: !2, baseType: !4094, size: 128, align: 64, extraData: i64 0)
!4094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !4089, file: !2, size: 128, align: 64, elements: !4095, templateParams: !2093, identifier: "d77642b16c9bea1e21217df123a6c346")
!4095 = !{!4096}
!4096 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4094, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4097 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !4091, file: !2, baseType: !4098, size: 128, align: 64, extraData: i64 1)
!4098 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !4089, file: !2, size: 128, align: 64, elements: !4099, templateParams: !2093, identifier: "11f1308c92c75dc17a75fd3d1cf5bce7")
!4099 = !{!4100}
!4100 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4098, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4101 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !4091, file: !2, baseType: !4102, size: 128, align: 64, extraData: i64 2)
!4102 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !4089, file: !2, size: 128, align: 64, elements: !19, templateParams: !2093, identifier: "632745e7ad53886973cae8aef6414f10")
!4103 = !DIDerivedType(tag: DW_TAG_member, scope: !4089, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4104 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1308, size: 64, align: 64, dwarfAddressSpace: 0)
!4105 = !{!4106}
!4106 = !DILocalVariable(name: "self", arg: 1, scope: !4084, file: !4085, line: 874, type: !4104)
!4107 = !DILocation(line: 874, column: 20, scope: !4084)
!4108 = !DILocation(line: 875, column: 9, scope: !4084)
!4109 = !DILocation(line: 876, column: 6, scope: !4084)
!4110 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hf886312f13a784feE", scope: !4086, file: !4085, line: 877, type: !4087, scopeLine: 877, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4111)
!4111 = !{!4112}
!4112 = !DILocalVariable(name: "self", arg: 1, scope: !4110, file: !4085, line: 877, type: !4104)
!4113 = !DILocation(line: 877, column: 18, scope: !4110)
!4114 = !DILocation(line: 878, column: 18, scope: !4110)
!4115 = !DILocation(line: 878, column: 9, scope: !4110)
!4116 = !DILocation(line: 879, column: 6, scope: !4110)
!4117 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h16517f46d4064815E", scope: !4119, file: !4118, line: 124, type: !4120, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4134)
!4118 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "471ba458e4027bbd8c4174bbeafb0c53")
!4119 = !DINamespace(name: "{impl#181}", scope: !1646)
!4120 = !DISubroutineType(types: !4121)
!4121 = !{!4122, !4133}
!4122 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4123, templateParams: !19, identifier: "867e1ae2d23890d24e686ae85a8d51c")
!4123 = !{!4124}
!4124 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4122, file: !2, size: 64, align: 64, elements: !4125, templateParams: !19, identifier: "4f5c72824d54c86bfb3404dd4f259077", discriminator: !4132)
!4125 = !{!4126, !4128}
!4126 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4124, file: !2, baseType: !4127, size: 64, align: 64, extraData: i64 0)
!4127 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4122, file: !2, size: 64, align: 64, elements: !19, templateParams: !1729, identifier: "312e7c3121dc5835d5a3fb8f14531632")
!4128 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4124, file: !2, baseType: !4129, size: 64, align: 64)
!4129 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4122, file: !2, size: 64, align: 64, elements: !4130, templateParams: !1729, identifier: "559ed1e091997d6d42beb88fd5652726")
!4130 = !{!4131}
!4131 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4129, file: !2, baseType: !37, size: 64, align: 64)
!4132 = !DIDerivedType(tag: DW_TAG_member, scope: !4122, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4133 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1719, size: 64, align: 64, dwarfAddressSpace: 0)
!4134 = !{!4135}
!4135 = !DILocalVariable(name: "self", arg: 1, scope: !4117, file: !4118, line: 124, type: !4133)
!4136 = !DILocation(line: 124, column: 21, scope: !4117)
!4137 = !DILocation(line: 132, column: 29, scope: !4117)
!4138 = !DILocalVariable(name: "self", arg: 1, scope: !4139, file: !2431, line: 325, type: !1722)
!4139 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h9dfa89b9ac680d74E", scope: !1722, file: !2431, line: 325, type: !4140, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4142)
!4140 = !DISubroutineType(types: !4141)
!4141 = !{!2320, !1722}
!4142 = !{!4138}
!4143 = !DILocation(line: 325, column: 25, scope: !4139, inlinedAt: !4144)
!4144 = distinct !DILocation(line: 132, column: 29, scope: !4117)
!4145 = !DILocation(line: 132, column: 28, scope: !4117)
!4146 = !DILocation(line: 132, column: 21, scope: !4117)
!4147 = !DILocation(line: 133, column: 24, scope: !4117)
!4148 = !DILocation(line: 136, column: 24, scope: !4117)
!4149 = !DILocation(line: 325, column: 25, scope: !4139, inlinedAt: !4150)
!4150 = distinct !DILocation(line: 136, column: 24, scope: !4117)
!4151 = !DILocation(line: 134, column: 33, scope: !4117)
!4152 = !DILocation(line: 134, column: 32, scope: !4117)
!4153 = !DILocation(line: 134, column: 25, scope: !4117)
!4154 = !DILocation(line: 133, column: 21, scope: !4117)
!4155 = !DILocalVariable(name: "self", arg: 1, scope: !4156, file: !4118, line: 75, type: !4133)
!4156 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17ha41eb7218ba550a0E", scope: !1719, file: !4118, line: 75, type: !4157, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4159)
!4157 = !DISubroutineType(types: !4158)
!4158 = !{!1725, !4133, !9}
!4159 = !{!4155, !4160, !4161}
!4160 = !DILocalVariable(name: "offset", arg: 2, scope: !4156, file: !4118, line: 75, type: !9)
!4161 = !DILocalVariable(name: "old", scope: !4162, file: !4118, line: 80, type: !2320, align: 8)
!4162 = distinct !DILexicalBlock(scope: !4156, file: !4118, line: 80, column: 21)
!4163 = !DILocation(line: 75, column: 38, scope: !4156, inlinedAt: !4164)
!4164 = distinct !DILocation(line: 139, column: 30, scope: !4117)
!4165 = !DILocation(line: 75, column: 49, scope: !4156, inlinedAt: !4164)
!4166 = !DILocation(line: 80, column: 31, scope: !4156, inlinedAt: !4164)
!4167 = !DILocation(line: 325, column: 25, scope: !4139, inlinedAt: !4168)
!4168 = distinct !DILocation(line: 80, column: 31, scope: !4156, inlinedAt: !4164)
!4169 = !DILocation(line: 80, column: 25, scope: !4162, inlinedAt: !4164)
!4170 = !DILocation(line: 83, column: 64, scope: !4162, inlinedAt: !4164)
!4171 = !DILocation(line: 325, column: 25, scope: !4139, inlinedAt: !4172)
!4172 = distinct !DILocation(line: 83, column: 64, scope: !4162, inlinedAt: !4164)
!4173 = !DILocalVariable(name: "self", arg: 1, scope: !4174, file: !2267, line: 1015, type: !2320)
!4174 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2d4d4d51db5633a9E", scope: !2269, file: !2267, line: 1015, type: !4175, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4177)
!4175 = !DISubroutineType(types: !4176)
!4176 = !{!2320, !2320, !9}
!4177 = !{!4173, !4178}
!4178 = !DILocalVariable(name: "count", arg: 2, scope: !4174, file: !2267, line: 1015, type: !9)
!4179 = !DILocation(line: 1015, column: 29, scope: !4174, inlinedAt: !4180)
!4180 = distinct !DILocation(line: 83, column: 64, scope: !4162, inlinedAt: !4164)
!4181 = !DILocation(line: 1015, column: 35, scope: !4174, inlinedAt: !4180)
!4182 = !DILocalVariable(name: "self", arg: 1, scope: !4183, file: !2267, line: 472, type: !2320)
!4183 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he55e44308d059f31E", scope: !2269, file: !2267, line: 472, type: !4184, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4186)
!4184 = !DISubroutineType(types: !4185)
!4185 = !{!2320, !2320, !2842}
!4186 = !{!4182, !4187}
!4187 = !DILocalVariable(name: "count", arg: 2, scope: !4183, file: !2267, line: 472, type: !2842)
!4188 = !DILocation(line: 472, column: 32, scope: !4183, inlinedAt: !4189)
!4189 = distinct !DILocation(line: 1020, column: 18, scope: !4174, inlinedAt: !4180)
!4190 = !DILocation(line: 472, column: 38, scope: !4183, inlinedAt: !4189)
!4191 = !DILocation(line: 479, column: 18, scope: !4183, inlinedAt: !4189)
!4192 = !DILocation(line: 83, column: 41, scope: !4162, inlinedAt: !4164)
!4193 = !DILocation(line: 83, column: 21, scope: !4162, inlinedAt: !4164)
!4194 = !DILocation(line: 84, column: 21, scope: !4162, inlinedAt: !4164)
!4195 = !DILocation(line: 86, column: 14, scope: !4156, inlinedAt: !4164)
!4196 = !DILocation(line: 139, column: 25, scope: !4117)
!4197 = !DILocation(line: 136, column: 21, scope: !4117)
!4198 = !DILocation(line: 137, column: 25, scope: !4117)
!4199 = !DILocation(line: 142, column: 14, scope: !4117)
!4200 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h58e3c4801bc80c91E", scope: !4119, file: !4118, line: 124, type: !4201, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4215)
!4201 = !DISubroutineType(types: !4202)
!4202 = !{!4203, !4214}
!4203 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4204, templateParams: !19, identifier: "414de75f9773133b893dc1d19bd05702")
!4204 = !{!4205}
!4205 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4203, file: !2, size: 64, align: 64, elements: !4206, templateParams: !19, identifier: "917e9004a36674f7e0632a56e4e29f32", discriminator: !4213)
!4206 = !{!4207, !4209}
!4207 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4205, file: !2, baseType: !4208, size: 64, align: 64, extraData: i64 0)
!4208 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4203, file: !2, size: 64, align: 64, elements: !19, templateParams: !1764, identifier: "f55e43b4c997a09d484cd33709196d82")
!4209 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4205, file: !2, baseType: !4210, size: 64, align: 64)
!4210 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4203, file: !2, size: 64, align: 64, elements: !4211, templateParams: !1764, identifier: "be3b2a215d68ef4fff66b3a2bdfd3d7c")
!4211 = !{!4212}
!4212 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4210, file: !2, baseType: !52, size: 64, align: 64)
!4213 = !DIDerivedType(tag: DW_TAG_member, scope: !4203, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4214 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1754, size: 64, align: 64, dwarfAddressSpace: 0)
!4215 = !{!4216}
!4216 = !DILocalVariable(name: "self", arg: 1, scope: !4200, file: !4118, line: 124, type: !4214)
!4217 = !DILocation(line: 124, column: 21, scope: !4200)
!4218 = !DILocation(line: 132, column: 29, scope: !4200)
!4219 = !DILocalVariable(name: "self", arg: 1, scope: !4220, file: !2431, line: 325, type: !1757)
!4220 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hd1bbbb5a791afc69E", scope: !1757, file: !2431, line: 325, type: !4221, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4223)
!4221 = !DISubroutineType(types: !4222)
!4222 = !{!1945, !1757}
!4223 = !{!4219}
!4224 = !DILocation(line: 325, column: 25, scope: !4220, inlinedAt: !4225)
!4225 = distinct !DILocation(line: 132, column: 29, scope: !4200)
!4226 = !DILocation(line: 132, column: 28, scope: !4200)
!4227 = !DILocation(line: 132, column: 21, scope: !4200)
!4228 = !DILocation(line: 133, column: 24, scope: !4200)
!4229 = !DILocation(line: 136, column: 24, scope: !4200)
!4230 = !DILocation(line: 325, column: 25, scope: !4220, inlinedAt: !4231)
!4231 = distinct !DILocation(line: 136, column: 24, scope: !4200)
!4232 = !DILocation(line: 134, column: 33, scope: !4200)
!4233 = !DILocation(line: 134, column: 32, scope: !4200)
!4234 = !DILocation(line: 134, column: 25, scope: !4200)
!4235 = !DILocation(line: 133, column: 21, scope: !4200)
!4236 = !DILocalVariable(name: "self", arg: 1, scope: !4237, file: !4118, line: 75, type: !4214)
!4237 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h41af38742922f9b0E", scope: !1754, file: !4118, line: 75, type: !4238, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4240)
!4238 = !DISubroutineType(types: !4239)
!4239 = !{!1760, !4214, !9}
!4240 = !{!4236, !4241, !4242}
!4241 = !DILocalVariable(name: "offset", arg: 2, scope: !4237, file: !4118, line: 75, type: !9)
!4242 = !DILocalVariable(name: "old", scope: !4243, file: !4118, line: 80, type: !1945, align: 8)
!4243 = distinct !DILexicalBlock(scope: !4237, file: !4118, line: 80, column: 21)
!4244 = !DILocation(line: 75, column: 38, scope: !4237, inlinedAt: !4245)
!4245 = distinct !DILocation(line: 139, column: 30, scope: !4200)
!4246 = !DILocation(line: 75, column: 49, scope: !4237, inlinedAt: !4245)
!4247 = !DILocation(line: 80, column: 31, scope: !4237, inlinedAt: !4245)
!4248 = !DILocation(line: 325, column: 25, scope: !4220, inlinedAt: !4249)
!4249 = distinct !DILocation(line: 80, column: 31, scope: !4237, inlinedAt: !4245)
!4250 = !DILocation(line: 80, column: 25, scope: !4243, inlinedAt: !4245)
!4251 = !DILocation(line: 83, column: 64, scope: !4243, inlinedAt: !4245)
!4252 = !DILocation(line: 325, column: 25, scope: !4220, inlinedAt: !4253)
!4253 = distinct !DILocation(line: 83, column: 64, scope: !4243, inlinedAt: !4245)
!4254 = !DILocalVariable(name: "self", arg: 1, scope: !4255, file: !2267, line: 1015, type: !1945)
!4255 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hc92e9335cde15859E", scope: !2269, file: !2267, line: 1015, type: !4256, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4258)
!4256 = !DISubroutineType(types: !4257)
!4257 = !{!1945, !1945, !9}
!4258 = !{!4254, !4259}
!4259 = !DILocalVariable(name: "count", arg: 2, scope: !4255, file: !2267, line: 1015, type: !9)
!4260 = !DILocation(line: 1015, column: 29, scope: !4255, inlinedAt: !4261)
!4261 = distinct !DILocation(line: 83, column: 64, scope: !4243, inlinedAt: !4245)
!4262 = !DILocation(line: 1015, column: 35, scope: !4255, inlinedAt: !4261)
!4263 = !DILocalVariable(name: "self", arg: 1, scope: !4264, file: !2267, line: 472, type: !1945)
!4264 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h22f342275e478668E", scope: !2269, file: !2267, line: 472, type: !4265, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4267)
!4265 = !DISubroutineType(types: !4266)
!4266 = !{!1945, !1945, !2842}
!4267 = !{!4263, !4268}
!4268 = !DILocalVariable(name: "count", arg: 2, scope: !4264, file: !2267, line: 472, type: !2842)
!4269 = !DILocation(line: 472, column: 32, scope: !4264, inlinedAt: !4270)
!4270 = distinct !DILocation(line: 1020, column: 18, scope: !4255, inlinedAt: !4261)
!4271 = !DILocation(line: 472, column: 38, scope: !4264, inlinedAt: !4270)
!4272 = !DILocation(line: 479, column: 18, scope: !4264, inlinedAt: !4270)
!4273 = !DILocation(line: 83, column: 41, scope: !4243, inlinedAt: !4245)
!4274 = !DILocation(line: 83, column: 21, scope: !4243, inlinedAt: !4245)
!4275 = !DILocation(line: 84, column: 21, scope: !4243, inlinedAt: !4245)
!4276 = !DILocation(line: 86, column: 14, scope: !4237, inlinedAt: !4245)
!4277 = !DILocation(line: 139, column: 25, scope: !4200)
!4278 = !DILocation(line: 136, column: 21, scope: !4200)
!4279 = !DILocation(line: 137, column: 25, scope: !4200)
!4280 = !DILocation(line: 142, column: 14, scope: !4200)
!4281 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c6505a5bd93aff1E", scope: !4119, file: !4118, line: 124, type: !4282, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4296)
!4282 = !DISubroutineType(types: !4283)
!4283 = !{!4284, !4295}
!4284 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4285, templateParams: !19, identifier: "4dc30520569d5c9afe465e5ff4e06026")
!4285 = !{!4286}
!4286 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4284, file: !2, size: 64, align: 64, elements: !4287, templateParams: !19, identifier: "83b0b1bb50ff8f6dc5edb369e686fbcc", discriminator: !4294)
!4287 = !{!4288, !4290}
!4288 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4286, file: !2, baseType: !4289, size: 64, align: 64, extraData: i64 0)
!4289 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4284, file: !2, size: 64, align: 64, elements: !19, templateParams: !1694, identifier: "91e7110c2c49ee613c16607e6db3efa5")
!4290 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4286, file: !2, baseType: !4291, size: 64, align: 64)
!4291 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4284, file: !2, size: 64, align: 64, elements: !4292, templateParams: !1694, identifier: "6adb193d19955162b7669eca08abda20")
!4292 = !{!4293}
!4293 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4291, file: !2, baseType: !28, size: 64, align: 64)
!4294 = !DIDerivedType(tag: DW_TAG_member, scope: !4284, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4295 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1684, size: 64, align: 64, dwarfAddressSpace: 0)
!4296 = !{!4297}
!4297 = !DILocalVariable(name: "self", arg: 1, scope: !4281, file: !4118, line: 124, type: !4295)
!4298 = !DILocation(line: 124, column: 21, scope: !4281)
!4299 = !DILocation(line: 132, column: 29, scope: !4281)
!4300 = !DILocalVariable(name: "self", arg: 1, scope: !4301, file: !2431, line: 325, type: !1687)
!4301 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h4bd76e86d4d54fe3E", scope: !1687, file: !2431, line: 325, type: !4302, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4304)
!4302 = !DISubroutineType(types: !4303)
!4303 = !{!2049, !1687}
!4304 = !{!4300}
!4305 = !DILocation(line: 325, column: 25, scope: !4301, inlinedAt: !4306)
!4306 = distinct !DILocation(line: 132, column: 29, scope: !4281)
!4307 = !DILocation(line: 132, column: 28, scope: !4281)
!4308 = !DILocation(line: 132, column: 21, scope: !4281)
!4309 = !DILocation(line: 133, column: 24, scope: !4281)
!4310 = !DILocation(line: 136, column: 24, scope: !4281)
!4311 = !DILocation(line: 325, column: 25, scope: !4301, inlinedAt: !4312)
!4312 = distinct !DILocation(line: 136, column: 24, scope: !4281)
!4313 = !DILocation(line: 134, column: 33, scope: !4281)
!4314 = !DILocation(line: 134, column: 32, scope: !4281)
!4315 = !DILocation(line: 134, column: 25, scope: !4281)
!4316 = !DILocation(line: 133, column: 21, scope: !4281)
!4317 = !DILocalVariable(name: "self", arg: 1, scope: !4318, file: !4118, line: 75, type: !4295)
!4318 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h117fbe7807637090E", scope: !1684, file: !4118, line: 75, type: !4319, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4321)
!4319 = !DISubroutineType(types: !4320)
!4320 = !{!1690, !4295, !9}
!4321 = !{!4317, !4322, !4323}
!4322 = !DILocalVariable(name: "offset", arg: 2, scope: !4318, file: !4118, line: 75, type: !9)
!4323 = !DILocalVariable(name: "old", scope: !4324, file: !4118, line: 80, type: !2049, align: 8)
!4324 = distinct !DILexicalBlock(scope: !4318, file: !4118, line: 80, column: 21)
!4325 = !DILocation(line: 75, column: 38, scope: !4318, inlinedAt: !4326)
!4326 = distinct !DILocation(line: 139, column: 30, scope: !4281)
!4327 = !DILocation(line: 75, column: 49, scope: !4318, inlinedAt: !4326)
!4328 = !DILocation(line: 80, column: 31, scope: !4318, inlinedAt: !4326)
!4329 = !DILocation(line: 325, column: 25, scope: !4301, inlinedAt: !4330)
!4330 = distinct !DILocation(line: 80, column: 31, scope: !4318, inlinedAt: !4326)
!4331 = !DILocation(line: 80, column: 25, scope: !4324, inlinedAt: !4326)
!4332 = !DILocation(line: 83, column: 64, scope: !4324, inlinedAt: !4326)
!4333 = !DILocation(line: 325, column: 25, scope: !4301, inlinedAt: !4334)
!4334 = distinct !DILocation(line: 83, column: 64, scope: !4324, inlinedAt: !4326)
!4335 = !DILocalVariable(name: "self", arg: 1, scope: !4336, file: !2267, line: 1015, type: !2049)
!4336 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h0acea04e4220ded2E", scope: !2269, file: !2267, line: 1015, type: !4337, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4339)
!4337 = !DISubroutineType(types: !4338)
!4338 = !{!2049, !2049, !9}
!4339 = !{!4335, !4340}
!4340 = !DILocalVariable(name: "count", arg: 2, scope: !4336, file: !2267, line: 1015, type: !9)
!4341 = !DILocation(line: 1015, column: 29, scope: !4336, inlinedAt: !4342)
!4342 = distinct !DILocation(line: 83, column: 64, scope: !4324, inlinedAt: !4326)
!4343 = !DILocation(line: 1015, column: 35, scope: !4336, inlinedAt: !4342)
!4344 = !DILocalVariable(name: "self", arg: 1, scope: !4345, file: !2267, line: 472, type: !2049)
!4345 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3cbbc2e7671b7c98E", scope: !2269, file: !2267, line: 472, type: !4346, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4348)
!4346 = !DISubroutineType(types: !4347)
!4347 = !{!2049, !2049, !2842}
!4348 = !{!4344, !4349}
!4349 = !DILocalVariable(name: "count", arg: 2, scope: !4345, file: !2267, line: 472, type: !2842)
!4350 = !DILocation(line: 472, column: 32, scope: !4345, inlinedAt: !4351)
!4351 = distinct !DILocation(line: 1020, column: 18, scope: !4336, inlinedAt: !4342)
!4352 = !DILocation(line: 472, column: 38, scope: !4345, inlinedAt: !4351)
!4353 = !DILocation(line: 479, column: 18, scope: !4345, inlinedAt: !4351)
!4354 = !DILocation(line: 83, column: 41, scope: !4324, inlinedAt: !4326)
!4355 = !DILocation(line: 83, column: 21, scope: !4324, inlinedAt: !4326)
!4356 = !DILocation(line: 84, column: 21, scope: !4324, inlinedAt: !4326)
!4357 = !DILocation(line: 86, column: 14, scope: !4318, inlinedAt: !4326)
!4358 = !DILocation(line: 139, column: 25, scope: !4281)
!4359 = !DILocation(line: 136, column: 21, scope: !4281)
!4360 = !DILocation(line: 137, column: 25, scope: !4281)
!4361 = !DILocation(line: 142, column: 14, scope: !4281)
!4362 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h70793fd7e2e25ebcE", scope: !4119, file: !4118, line: 124, type: !4363, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4377)
!4363 = !DISubroutineType(types: !4364)
!4364 = !{!4365, !4376}
!4365 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4366, templateParams: !19, identifier: "8e7c0c9965ff351138c62c209d079420")
!4366 = !{!4367}
!4367 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4365, file: !2, size: 64, align: 64, elements: !4368, templateParams: !19, identifier: "64d26bb1918132a33edf499b4dabef25", discriminator: !4375)
!4368 = !{!4369, !4371}
!4369 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4367, file: !2, baseType: !4370, size: 64, align: 64, extraData: i64 0)
!4370 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4365, file: !2, size: 64, align: 64, elements: !19, templateParams: !1659, identifier: "15973c62a0efe62ec83e31b44d56b43")
!4371 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4367, file: !2, baseType: !4372, size: 64, align: 64)
!4372 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4365, file: !2, size: 64, align: 64, elements: !4373, templateParams: !1659, identifier: "c9eb4e5dcaece10d536c5356b370e20e")
!4373 = !{!4374}
!4374 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4372, file: !2, baseType: !12, size: 64, align: 64)
!4375 = !DIDerivedType(tag: DW_TAG_member, scope: !4365, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4376 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1645, size: 64, align: 64, dwarfAddressSpace: 0)
!4377 = !{!4378}
!4378 = !DILocalVariable(name: "self", arg: 1, scope: !4362, file: !4118, line: 124, type: !4376)
!4379 = !DILocation(line: 124, column: 21, scope: !4362)
!4380 = !DILocation(line: 132, column: 29, scope: !4362)
!4381 = !DILocalVariable(name: "self", arg: 1, scope: !4382, file: !2431, line: 325, type: !1650)
!4382 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17heaa2c9fdc1d3094cE", scope: !1650, file: !2431, line: 325, type: !4383, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4385)
!4383 = !DISubroutineType(types: !4384)
!4384 = !{!2133, !1650}
!4385 = !{!4381}
!4386 = !DILocation(line: 325, column: 25, scope: !4382, inlinedAt: !4387)
!4387 = distinct !DILocation(line: 132, column: 29, scope: !4362)
!4388 = !DILocation(line: 132, column: 28, scope: !4362)
!4389 = !DILocation(line: 132, column: 21, scope: !4362)
!4390 = !DILocation(line: 133, column: 24, scope: !4362)
!4391 = !DILocation(line: 136, column: 24, scope: !4362)
!4392 = !DILocation(line: 325, column: 25, scope: !4382, inlinedAt: !4393)
!4393 = distinct !DILocation(line: 136, column: 24, scope: !4362)
!4394 = !DILocation(line: 134, column: 33, scope: !4362)
!4395 = !DILocation(line: 134, column: 32, scope: !4362)
!4396 = !DILocation(line: 134, column: 25, scope: !4362)
!4397 = !DILocation(line: 133, column: 21, scope: !4362)
!4398 = !DILocalVariable(name: "self", arg: 1, scope: !4399, file: !4118, line: 75, type: !4376)
!4399 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17he18f26ee2fded62dE", scope: !1645, file: !4118, line: 75, type: !4400, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4402)
!4400 = !DISubroutineType(types: !4401)
!4401 = !{!1655, !4376, !9}
!4402 = !{!4398, !4403, !4404}
!4403 = !DILocalVariable(name: "offset", arg: 2, scope: !4399, file: !4118, line: 75, type: !9)
!4404 = !DILocalVariable(name: "old", scope: !4405, file: !4118, line: 80, type: !2133, align: 8)
!4405 = distinct !DILexicalBlock(scope: !4399, file: !4118, line: 80, column: 21)
!4406 = !DILocation(line: 75, column: 38, scope: !4399, inlinedAt: !4407)
!4407 = distinct !DILocation(line: 139, column: 30, scope: !4362)
!4408 = !DILocation(line: 75, column: 49, scope: !4399, inlinedAt: !4407)
!4409 = !DILocation(line: 80, column: 31, scope: !4399, inlinedAt: !4407)
!4410 = !DILocation(line: 325, column: 25, scope: !4382, inlinedAt: !4411)
!4411 = distinct !DILocation(line: 80, column: 31, scope: !4399, inlinedAt: !4407)
!4412 = !DILocation(line: 80, column: 25, scope: !4405, inlinedAt: !4407)
!4413 = !DILocation(line: 83, column: 64, scope: !4405, inlinedAt: !4407)
!4414 = !DILocation(line: 325, column: 25, scope: !4382, inlinedAt: !4415)
!4415 = distinct !DILocation(line: 83, column: 64, scope: !4405, inlinedAt: !4407)
!4416 = !DILocalVariable(name: "self", arg: 1, scope: !4417, file: !2267, line: 1015, type: !2133)
!4417 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h5723a2f6700f4658E", scope: !2269, file: !2267, line: 1015, type: !4418, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4420)
!4418 = !DISubroutineType(types: !4419)
!4419 = !{!2133, !2133, !9}
!4420 = !{!4416, !4421}
!4421 = !DILocalVariable(name: "count", arg: 2, scope: !4417, file: !2267, line: 1015, type: !9)
!4422 = !DILocation(line: 1015, column: 29, scope: !4417, inlinedAt: !4423)
!4423 = distinct !DILocation(line: 83, column: 64, scope: !4405, inlinedAt: !4407)
!4424 = !DILocation(line: 1015, column: 35, scope: !4417, inlinedAt: !4423)
!4425 = !DILocalVariable(name: "self", arg: 1, scope: !4426, file: !2267, line: 472, type: !2133)
!4426 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h53d85d71e15f1219E", scope: !2269, file: !2267, line: 472, type: !4427, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4429)
!4427 = !DISubroutineType(types: !4428)
!4428 = !{!2133, !2133, !2842}
!4429 = !{!4425, !4430}
!4430 = !DILocalVariable(name: "count", arg: 2, scope: !4426, file: !2267, line: 472, type: !2842)
!4431 = !DILocation(line: 472, column: 32, scope: !4426, inlinedAt: !4432)
!4432 = distinct !DILocation(line: 1020, column: 18, scope: !4417, inlinedAt: !4423)
!4433 = !DILocation(line: 472, column: 38, scope: !4426, inlinedAt: !4432)
!4434 = !DILocation(line: 479, column: 18, scope: !4426, inlinedAt: !4432)
!4435 = !DILocation(line: 83, column: 41, scope: !4405, inlinedAt: !4407)
!4436 = !DILocation(line: 83, column: 21, scope: !4405, inlinedAt: !4407)
!4437 = !DILocation(line: 84, column: 21, scope: !4405, inlinedAt: !4407)
!4438 = !DILocation(line: 86, column: 14, scope: !4399, inlinedAt: !4407)
!4439 = !DILocation(line: 139, column: 25, scope: !4362)
!4440 = !DILocation(line: 136, column: 21, scope: !4362)
!4441 = !DILocation(line: 137, column: 25, scope: !4362)
!4442 = !DILocation(line: 142, column: 14, scope: !4362)
!4443 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h2b9d0700392fc5dbE", scope: !4444, file: !4085, line: 852, type: !4445, scopeLine: 852, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4448)
!4444 = !DINamespace(name: "{impl#16}", scope: !1309)
!4445 = !DISubroutineType(types: !4446)
!4446 = !{!4089, !4447}
!4447 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1385, size: 64, align: 64, dwarfAddressSpace: 0)
!4448 = !{!4449}
!4449 = !DILocalVariable(name: "self", arg: 1, scope: !4443, file: !4085, line: 852, type: !4447)
!4450 = !DILocation(line: 852, column: 20, scope: !4443)
!4451 = !DILocation(line: 853, column: 9, scope: !4443)
!4452 = !DILocation(line: 854, column: 6, scope: !4443)
!4453 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h33c7e60c2a8c466dE", scope: !4444, file: !4085, line: 855, type: !4445, scopeLine: 855, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4454)
!4454 = !{!4455}
!4455 = !DILocalVariable(name: "self", arg: 1, scope: !4453, file: !4085, line: 855, type: !4447)
!4456 = !DILocation(line: 855, column: 18, scope: !4453)
!4457 = !DILocation(line: 856, column: 9, scope: !4453)
!4458 = !DILocation(line: 857, column: 6, scope: !4453)
!4459 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79b6f584f156b491E", scope: !4460, file: !3102, line: 539, type: !4461, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4463)
!4460 = !DINamespace(name: "{impl#7}", scope: !3104)
!4461 = !DISubroutineType(types: !4462)
!4462 = !{!1507, !2708, !1507, !917}
!4463 = !{!4464, !4465}
!4464 = !DILocalVariable(name: "self", arg: 1, scope: !4459, file: !3102, line: 539, type: !2708)
!4465 = !DILocalVariable(name: "slice", arg: 2, scope: !4459, file: !3102, line: 539, type: !1507)
!4466 = !DILocation(line: 539, column: 14, scope: !4459)
!4467 = !DILocation(line: 539, column: 20, scope: !4459)
!4468 = !DILocation(line: 541, column: 6, scope: !4459)
!4469 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h7acd75b06ab3586fE", scope: !4460, file: !3102, line: 539, type: !4470, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1152, retainedNodes: !4472)
!4470 = !DISubroutineType(types: !4471)
!4471 = !{!1144, !2708, !1144, !917}
!4472 = !{!4473, !4474}
!4473 = !DILocalVariable(name: "self", arg: 1, scope: !4469, file: !3102, line: 539, type: !2708)
!4474 = !DILocalVariable(name: "slice", arg: 2, scope: !4469, file: !3102, line: 539, type: !1144)
!4475 = !DILocation(line: 539, column: 14, scope: !4469)
!4476 = !DILocation(line: 539, column: 20, scope: !4469)
!4477 = !DILocation(line: 541, column: 6, scope: !4469)
!4478 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb917216870f8b2dfE", scope: !4460, file: !3102, line: 539, type: !4479, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4481)
!4479 = !DISubroutineType(types: !4480)
!4480 = !{!1098, !2708, !1098, !917}
!4481 = !{!4482, !4483}
!4482 = !DILocalVariable(name: "self", arg: 1, scope: !4478, file: !3102, line: 539, type: !2708)
!4483 = !DILocalVariable(name: "slice", arg: 2, scope: !4478, file: !3102, line: 539, type: !1098)
!4484 = !DILocation(line: 539, column: 14, scope: !4478)
!4485 = !DILocation(line: 539, column: 20, scope: !4478)
!4486 = !DILocation(line: 541, column: 6, scope: !4478)
!4487 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd4f2f1e71f8009eaE", scope: !4460, file: !3102, line: 539, type: !4488, scopeLine: 539, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4490)
!4488 = !DISubroutineType(types: !4489)
!4489 = !{!1233, !2708, !1233, !917}
!4490 = !{!4491, !4492}
!4491 = !DILocalVariable(name: "self", arg: 1, scope: !4487, file: !3102, line: 539, type: !2708)
!4492 = !DILocalVariable(name: "slice", arg: 2, scope: !4487, file: !3102, line: 539, type: !1233)
!4493 = !DILocation(line: 539, column: 14, scope: !4487)
!4494 = !DILocation(line: 539, column: 20, scope: !4487)
!4495 = !DILocation(line: 541, column: 6, scope: !4487)
!4496 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hb83513bf66fb14feE", scope: !1305, file: !1303, line: 361, type: !4497, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !4499)
!4497 = !DISubroutineType(types: !4498)
!4498 = !{!1308, !4104, !9}
!4499 = !{!4500, !4501, !4502, !4504, !4506, !4508, !4510, !4512}
!4500 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4496, file: !1303, line: 361, type: !4104)
!4501 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4496, file: !1303, line: 361, type: !9)
!4502 = !DILocalVariable(name: "start", scope: !4503, file: !1303, line: 362, type: !9, align: 8)
!4503 = distinct !DILexicalBlock(scope: !4496, file: !1303, line: 362, column: 5)
!4504 = !DILocalVariable(name: "value", scope: !4505, file: !1303, line: 363, type: !9, align: 8)
!4505 = distinct !DILexicalBlock(scope: !4496, file: !1303, line: 363, column: 9)
!4506 = !DILocalVariable(name: "value", scope: !4507, file: !1303, line: 364, type: !9, align: 8)
!4507 = distinct !DILexicalBlock(scope: !4496, file: !1303, line: 364, column: 9)
!4508 = !DILocalVariable(name: "end", scope: !4509, file: !1303, line: 367, type: !9, align: 8)
!4509 = distinct !DILexicalBlock(scope: !4503, file: !1303, line: 367, column: 5)
!4510 = !DILocalVariable(name: "value", scope: !4511, file: !1303, line: 368, type: !9, align: 8)
!4511 = distinct !DILexicalBlock(scope: !4503, file: !1303, line: 368, column: 9)
!4512 = !DILocalVariable(name: "value", scope: !4513, file: !1303, line: 369, type: !9, align: 8)
!4513 = distinct !DILexicalBlock(scope: !4503, file: !1303, line: 369, column: 9)
!4514 = !DILocation(line: 361, column: 44, scope: !4496)
!4515 = !DILocation(line: 361, column: 62, scope: !4496)
!4516 = !DILocation(line: 362, column: 9, scope: !4503)
!4517 = !DILocation(line: 367, column: 9, scope: !4509)
!4518 = !DILocation(line: 362, column: 23, scope: !4496)
!4519 = !DILocation(line: 362, column: 17, scope: !4496)
!4520 = !DILocation(line: 364, column: 26, scope: !4496)
!4521 = !DILocation(line: 364, column: 26, scope: !4507)
!4522 = !DILocation(line: 364, column: 36, scope: !4507)
!4523 = !DILocation(line: 364, column: 40, scope: !4496)
!4524 = !DILocation(line: 363, column: 26, scope: !4496)
!4525 = !DILocation(line: 363, column: 26, scope: !4505)
!4526 = !DILocation(line: 363, column: 36, scope: !4505)
!4527 = !DILocation(line: 365, column: 29, scope: !4496)
!4528 = !DILocation(line: 367, column: 21, scope: !4503)
!4529 = !DILocation(line: 367, column: 15, scope: !4503)
!4530 = !DILocation(line: 363, column: 44, scope: !4496)
!4531 = !DILocation(line: 369, column: 26, scope: !4503)
!4532 = !DILocation(line: 369, column: 26, scope: !4513)
!4533 = !DILocation(line: 369, column: 36, scope: !4513)
!4534 = !DILocation(line: 368, column: 26, scope: !4503)
!4535 = !DILocation(line: 368, column: 26, scope: !4511)
!4536 = !DILocation(line: 368, column: 36, scope: !4511)
!4537 = !DILocation(line: 368, column: 40, scope: !4503)
!4538 = !DILocation(line: 370, column: 29, scope: !4503)
!4539 = !DILocation(line: 373, column: 5, scope: !4509)
!4540 = !DILocation(line: 373, column: 12, scope: !4509)
!4541 = !DILocation(line: 374, column: 2, scope: !4496)
!4542 = !DILocation(line: 369, column: 44, scope: !4503)
!4543 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hc5ea871fe368e296E", scope: !1305, file: !1303, line: 361, type: !4544, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !4546)
!4544 = !DISubroutineType(types: !4545)
!4545 = !{!1308, !4447, !9}
!4546 = !{!4547, !4548, !4549, !4551, !4553, !4555, !4557, !4559}
!4547 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4543, file: !1303, line: 361, type: !4447)
!4548 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4543, file: !1303, line: 361, type: !9)
!4549 = !DILocalVariable(name: "start", scope: !4550, file: !1303, line: 362, type: !9, align: 8)
!4550 = distinct !DILexicalBlock(scope: !4543, file: !1303, line: 362, column: 5)
!4551 = !DILocalVariable(name: "value", scope: !4552, file: !1303, line: 363, type: !9, align: 8)
!4552 = distinct !DILexicalBlock(scope: !4543, file: !1303, line: 363, column: 9)
!4553 = !DILocalVariable(name: "value", scope: !4554, file: !1303, line: 364, type: !9, align: 8)
!4554 = distinct !DILexicalBlock(scope: !4543, file: !1303, line: 364, column: 9)
!4555 = !DILocalVariable(name: "end", scope: !4556, file: !1303, line: 367, type: !9, align: 8)
!4556 = distinct !DILexicalBlock(scope: !4550, file: !1303, line: 367, column: 5)
!4557 = !DILocalVariable(name: "value", scope: !4558, file: !1303, line: 368, type: !9, align: 8)
!4558 = distinct !DILexicalBlock(scope: !4550, file: !1303, line: 368, column: 9)
!4559 = !DILocalVariable(name: "value", scope: !4560, file: !1303, line: 369, type: !9, align: 8)
!4560 = distinct !DILexicalBlock(scope: !4550, file: !1303, line: 369, column: 9)
!4561 = !DILocation(line: 361, column: 44, scope: !4543)
!4562 = !DILocation(line: 361, column: 62, scope: !4543)
!4563 = !DILocation(line: 362, column: 9, scope: !4550)
!4564 = !DILocation(line: 367, column: 9, scope: !4556)
!4565 = !DILocation(line: 362, column: 23, scope: !4543)
!4566 = !DILocation(line: 362, column: 17, scope: !4543)
!4567 = !DILocation(line: 364, column: 26, scope: !4543)
!4568 = !DILocation(line: 364, column: 26, scope: !4554)
!4569 = !DILocation(line: 364, column: 36, scope: !4554)
!4570 = !DILocation(line: 364, column: 40, scope: !4543)
!4571 = !DILocation(line: 363, column: 26, scope: !4543)
!4572 = !DILocation(line: 363, column: 26, scope: !4552)
!4573 = !DILocation(line: 363, column: 36, scope: !4552)
!4574 = !DILocation(line: 365, column: 29, scope: !4543)
!4575 = !DILocation(line: 367, column: 21, scope: !4550)
!4576 = !DILocation(line: 367, column: 15, scope: !4550)
!4577 = !DILocation(line: 363, column: 44, scope: !4543)
!4578 = !DILocation(line: 369, column: 26, scope: !4550)
!4579 = !DILocation(line: 369, column: 26, scope: !4560)
!4580 = !DILocation(line: 369, column: 36, scope: !4560)
!4581 = !DILocation(line: 368, column: 26, scope: !4550)
!4582 = !DILocation(line: 368, column: 26, scope: !4558)
!4583 = !DILocation(line: 368, column: 36, scope: !4558)
!4584 = !DILocation(line: 368, column: 40, scope: !4550)
!4585 = !DILocation(line: 370, column: 29, scope: !4550)
!4586 = !DILocation(line: 373, column: 5, scope: !4556)
!4587 = !DILocation(line: 373, column: 12, scope: !4556)
!4588 = !DILocation(line: 374, column: 2, scope: !4543)
!4589 = !DILocation(line: 369, column: 44, scope: !4550)
!4590 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h303774d2cd46327dE", scope: !4592, file: !4591, line: 55, type: !4593, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4596)
!4591 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4592 = !DINamespace(name: "{impl#0}", scope: !14)
!4593 = !DISubroutineType(types: !4594)
!4594 = !{!192, !4595, !210}
!4595 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4596 = !{!4597, !4598}
!4597 = !DILocalVariable(name: "self", arg: 1, scope: !4590, file: !4591, line: 55, type: !4595)
!4598 = !DILocalVariable(name: "f", arg: 2, scope: !4590, file: !4591, line: 55, type: !210)
!4599 = !DILocation(line: 55, column: 12, scope: !4590)
!4600 = !DILocation(line: 55, column: 19, scope: !4590)
!4601 = !DILocation(line: 56, column: 9, scope: !4590)
!4602 = !DILocation(line: 57, column: 21, scope: !4590)
!4603 = !DILocalVariable(name: "position", arg: 1, scope: !4604, file: !1575, line: 28, type: !9)
!4604 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt2v18Argument3new17h29f28116e0adeefbE", scope: !136, file: !1575, line: 27, type: !4605, scopeLine: 27, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4607)
!4605 = !DISubroutineType(types: !4606)
!4606 = !{!136, !9, !145, !147, !65, !155, !155}
!4607 = !{!4603, !4608, !4609, !4610, !4611, !4612}
!4608 = !DILocalVariable(name: "fill", arg: 2, scope: !4604, file: !1575, line: 29, type: !145)
!4609 = !DILocalVariable(name: "align", arg: 3, scope: !4604, file: !1575, line: 30, type: !147)
!4610 = !DILocalVariable(name: "flags", arg: 4, scope: !4604, file: !1575, line: 31, type: !65)
!4611 = !DILocalVariable(name: "precision", arg: 5, scope: !4604, file: !1575, line: 32, type: !155)
!4612 = !DILocalVariable(name: "width", arg: 6, scope: !4604, file: !1575, line: 33, type: !155)
!4613 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !4614)
!4614 = distinct !DILocation(line: 57, column: 21, scope: !4590)
!4615 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !4614)
!4616 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !4614)
!4617 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !4614)
!4618 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !4614)
!4619 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !4614)
!4620 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !4614)
!4621 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !4614)
!4622 = !DILocation(line: 59, column: 6, scope: !4590)
!4623 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h83c917d58e6fa262E", scope: !13, file: !4591, line: 71, type: !4624, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4626)
!4624 = !DISubroutineType(types: !4625)
!4625 = !{!13, !18}
!4626 = !{!4627}
!4627 = !DILocalVariable(name: "addr", arg: 1, scope: !4623, file: !4591, line: 71, type: !18)
!4628 = !DILocation(line: 71, column: 16, scope: !4623)
!4629 = !DILocation(line: 72, column: 9, scope: !4623)
!4630 = !DILocation(line: 76, column: 6, scope: !4623)
!4631 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h41fc79f9442e94f2E", scope: !13, file: !4591, line: 85, type: !4632, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4634)
!4632 = !DISubroutineType(types: !4633)
!4633 = !{!3259, !18}
!4634 = !{!4635}
!4635 = !DILocalVariable(name: "addr", arg: 1, scope: !4631, file: !4591, line: 85, type: !18)
!4636 = !DILocation(line: 85, column: 20, scope: !4631)
!4637 = !DILocation(line: 86, column: 29, scope: !4631)
!4638 = !DILocation(line: 86, column: 15, scope: !4631)
!4639 = !DILocation(line: 86, column: 9, scope: !4631)
!4640 = !DILocation(line: 89, column: 22, scope: !4631)
!4641 = !DILocation(line: 89, column: 18, scope: !4631)
!4642 = !DILocation(line: 89, column: 44, scope: !4631)
!4643 = !DILocation(line: 87, column: 31, scope: !4631)
!4644 = !DILocation(line: 87, column: 28, scope: !4631)
!4645 = !DILocation(line: 87, column: 45, scope: !4631)
!4646 = !DILocation(line: 88, column: 21, scope: !4631)
!4647 = !DILocation(line: 88, column: 18, scope: !4631)
!4648 = !DILocation(line: 88, column: 49, scope: !4631)
!4649 = !DILocation(line: 91, column: 6, scope: !4631)
!4650 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h0d40028517b7807cE", scope: !13, file: !4591, line: 99, type: !4624, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4651)
!4651 = !{!4652}
!4652 = !DILocalVariable(name: "addr", arg: 1, scope: !4650, file: !4591, line: 99, type: !18)
!4653 = !DILocation(line: 99, column: 31, scope: !4650)
!4654 = !DILocation(line: 102, column: 19, scope: !4650)
!4655 = !DILocation(line: 102, column: 18, scope: !4650)
!4656 = !DILocation(line: 102, column: 9, scope: !4650)
!4657 = !DILocation(line: 103, column: 6, scope: !4650)
!4658 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h95ba90a322eff89cE", scope: !13, file: !4591, line: 111, type: !4624, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4659)
!4659 = !{!4660}
!4660 = !DILocalVariable(name: "addr", arg: 1, scope: !4658, file: !4591, line: 111, type: !18)
!4661 = !DILocation(line: 111, column: 36, scope: !4658)
!4662 = !DILocation(line: 112, column: 9, scope: !4658)
!4663 = !DILocation(line: 113, column: 6, scope: !4658)
!4664 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h0497155149a371efE", scope: !13, file: !4591, line: 123, type: !4665, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4667)
!4665 = !DISubroutineType(types: !4666)
!4666 = !{!18, !13}
!4667 = !{!4668}
!4668 = !DILocalVariable(name: "self", arg: 1, scope: !4664, file: !4591, line: 123, type: !13)
!4669 = !DILocation(line: 123, column: 25, scope: !4664)
!4670 = !DILocation(line: 125, column: 6, scope: !4664)
!4671 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h5973f84f1b5a9267E", scope: !13, file: !4591, line: 141, type: !4672, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3845, retainedNodes: !4675)
!4672 = !DISubroutineType(types: !4673)
!4673 = !{!4674, !13}
!4674 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4675 = !{!4676}
!4676 = !DILocalVariable(name: "self", arg: 1, scope: !4671, file: !4591, line: 141, type: !13)
!4677 = !DILocation(line: 141, column: 28, scope: !4671)
!4678 = !DILocation(line: 142, column: 9, scope: !4671)
!4679 = !DILocation(line: 143, column: 6, scope: !4671)
!4680 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h8ade7a3b7c2e42a1E", scope: !13, file: !4591, line: 148, type: !4681, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3845, retainedNodes: !4684)
!4681 = !DISubroutineType(types: !4682)
!4682 = !{!4683, !13}
!4683 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4684 = !{!4685}
!4685 = !DILocalVariable(name: "self", arg: 1, scope: !4680, file: !4591, line: 148, type: !13)
!4686 = !DILocation(line: 148, column: 32, scope: !4680)
!4687 = !DILocation(line: 149, column: 9, scope: !4680)
!4688 = !DILocation(line: 150, column: 6, scope: !4680)
!4689 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hcc43e2b85a81eb09E", scope: !13, file: !4591, line: 178, type: !4690, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4695, retainedNodes: !4692)
!4690 = !DISubroutineType(types: !4691)
!4691 = !{!13, !13, !18}
!4692 = !{!4693, !4694}
!4693 = !DILocalVariable(name: "self", arg: 1, scope: !4689, file: !4591, line: 178, type: !13)
!4694 = !DILocalVariable(name: "align", arg: 2, scope: !4689, file: !4591, line: 178, type: !18)
!4695 = !{!2558}
!4696 = !DILocation(line: 178, column: 26, scope: !4689)
!4697 = !DILocation(line: 178, column: 32, scope: !4689)
!4698 = !DILocation(line: 182, column: 51, scope: !4689)
!4699 = !DILocation(line: 182, column: 32, scope: !4689)
!4700 = !DILocation(line: 182, column: 9, scope: !4689)
!4701 = !DILocation(line: 183, column: 6, scope: !4689)
!4702 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17hcf1986fe50cfe31cE", scope: !13, file: !4591, line: 196, type: !4703, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4708)
!4703 = !DISubroutineType(types: !4704)
!4704 = !{!4705, !13}
!4705 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !39, file: !2, size: 16, align: 16, elements: !4706, templateParams: !19, identifier: "4b9a11a0942ced873ebb922cf88a46cf")
!4706 = !{!4707}
!4707 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4705, file: !2, baseType: !57, size: 16, align: 16)
!4708 = !{!4709}
!4709 = !DILocalVariable(name: "self", arg: 1, scope: !4702, file: !4591, line: 196, type: !13)
!4710 = !DILocation(line: 196, column: 30, scope: !4702)
!4711 = !DILocation(line: 197, column: 34, scope: !4702)
!4712 = !DILocation(line: 197, column: 9, scope: !4702)
!4713 = !DILocation(line: 198, column: 6, scope: !4702)
!4714 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17hd23921bdd163352fE", scope: !13, file: !4591, line: 202, type: !4715, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4717)
!4715 = !DISubroutineType(types: !4716)
!4716 = !{!636, !13}
!4717 = !{!4718}
!4718 = !DILocalVariable(name: "self", arg: 1, scope: !4714, file: !4591, line: 202, type: !13)
!4719 = !DILocation(line: 202, column: 27, scope: !4714)
!4720 = !DILocation(line: 203, column: 38, scope: !4714)
!4721 = !DILocation(line: 203, column: 9, scope: !4714)
!4722 = !DILocation(line: 204, column: 6, scope: !4714)
!4723 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h769b11e9bc8043ebE", scope: !13, file: !4591, line: 208, type: !4715, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4724)
!4724 = !{!4725}
!4725 = !DILocalVariable(name: "self", arg: 1, scope: !4723, file: !4591, line: 208, type: !13)
!4726 = !DILocation(line: 208, column: 27, scope: !4723)
!4727 = !DILocation(line: 209, column: 39, scope: !4723)
!4728 = !DILocation(line: 209, column: 38, scope: !4723)
!4729 = !DILocation(line: 209, column: 9, scope: !4723)
!4730 = !DILocation(line: 210, column: 6, scope: !4723)
!4731 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h5c4281896c85477dE", scope: !13, file: !4591, line: 214, type: !4715, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4732)
!4732 = !{!4733}
!4733 = !DILocalVariable(name: "self", arg: 1, scope: !4731, file: !4591, line: 214, type: !13)
!4734 = !DILocation(line: 214, column: 27, scope: !4731)
!4735 = !DILocation(line: 215, column: 39, scope: !4731)
!4736 = !DILocation(line: 215, column: 38, scope: !4731)
!4737 = !DILocation(line: 215, column: 9, scope: !4731)
!4738 = !DILocation(line: 216, column: 6, scope: !4731)
!4739 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h5e0190f16b6f0580E", scope: !13, file: !4591, line: 220, type: !4715, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4740)
!4740 = !{!4741}
!4741 = !DILocalVariable(name: "self", arg: 1, scope: !4739, file: !4591, line: 220, type: !13)
!4742 = !DILocation(line: 220, column: 27, scope: !4739)
!4743 = !DILocation(line: 221, column: 39, scope: !4739)
!4744 = !DILocation(line: 221, column: 38, scope: !4739)
!4745 = !DILocation(line: 221, column: 9, scope: !4739)
!4746 = !DILocation(line: 222, column: 6, scope: !4739)
!4747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h4918f1f6f115b371E", scope: !4748, file: !4591, line: 232, type: !1562, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4749)
!4748 = !DINamespace(name: "{impl#2}", scope: !14)
!4749 = !{!4750, !4751}
!4750 = !DILocalVariable(name: "self", arg: 1, scope: !4747, file: !4591, line: 232, type: !12)
!4751 = !DILocalVariable(name: "f", arg: 2, scope: !4747, file: !4591, line: 232, type: !210)
!4752 = !DILocation(line: 232, column: 12, scope: !4747)
!4753 = !DILocation(line: 232, column: 19, scope: !4747)
!4754 = !DILocation(line: 233, column: 9, scope: !4747)
!4755 = !DILocation(line: 234, column: 21, scope: !4747)
!4756 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !4757)
!4757 = distinct !DILocation(line: 234, column: 21, scope: !4747)
!4758 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !4757)
!4759 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !4757)
!4760 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !4757)
!4761 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !4757)
!4762 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !4757)
!4763 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !4757)
!4764 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !4757)
!4765 = !DILocation(line: 236, column: 6, scope: !4747)
!4766 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hded98a6c6a90dc61E", scope: !4767, file: !4591, line: 248, type: !1562, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4768)
!4767 = !DINamespace(name: "{impl#4}", scope: !14)
!4768 = !{!4769, !4770}
!4769 = !DILocalVariable(name: "self", arg: 1, scope: !4766, file: !4591, line: 248, type: !12)
!4770 = !DILocalVariable(name: "f", arg: 2, scope: !4766, file: !4591, line: 248, type: !210)
!4771 = !DILocation(line: 248, column: 12, scope: !4766)
!4772 = !DILocation(line: 248, column: 19, scope: !4766)
!4773 = !DILocation(line: 249, column: 9, scope: !4766)
!4774 = !DILocation(line: 250, column: 6, scope: !4766)
!4775 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hab9efb6d113e68f1E", scope: !4776, file: !4591, line: 277, type: !4690, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4777)
!4776 = !DINamespace(name: "{impl#8}", scope: !14)
!4777 = !{!4778, !4779}
!4778 = !DILocalVariable(name: "self", arg: 1, scope: !4775, file: !4591, line: 277, type: !13)
!4779 = !DILocalVariable(name: "rhs", arg: 2, scope: !4775, file: !4591, line: 277, type: !18)
!4780 = !DILocation(line: 277, column: 12, scope: !4775)
!4781 = !DILocation(line: 277, column: 18, scope: !4775)
!4782 = !DILocation(line: 278, column: 23, scope: !4775)
!4783 = !DILocation(line: 278, column: 9, scope: !4775)
!4784 = !DILocation(line: 279, column: 6, scope: !4775)
!4785 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17he4f3adf627ad8ae1E", scope: !4786, file: !4591, line: 348, type: !4787, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4789)
!4786 = !DINamespace(name: "{impl#17}", scope: !14)
!4787 = !DISubroutineType(types: !4788)
!4788 = !{!217, !12, !12}
!4789 = !{!4790, !4791, !4792, !4794, !4796}
!4790 = !DILocalVariable(name: "start", arg: 1, scope: !4785, file: !4591, line: 348, type: !12)
!4791 = !DILocalVariable(name: "end", arg: 2, scope: !4785, file: !4591, line: 348, type: !12)
!4792 = !DILocalVariable(name: "steps", scope: !4793, file: !4591, line: 349, type: !18, align: 8)
!4793 = distinct !DILexicalBlock(scope: !4785, file: !4591, line: 349, column: 9)
!4794 = !DILocalVariable(name: "residual", scope: !4795, file: !4591, line: 349, type: !3919, align: 1)
!4795 = distinct !DILexicalBlock(scope: !4785, file: !4591, line: 349, column: 51)
!4796 = !DILocalVariable(name: "val", scope: !4797, file: !4591, line: 349, type: !18, align: 8)
!4797 = distinct !DILexicalBlock(scope: !4785, file: !4591, line: 349, column: 25)
!4798 = !DILocation(line: 348, column: 22, scope: !4785)
!4799 = !DILocation(line: 348, column: 36, scope: !4785)
!4800 = !DILocation(line: 349, column: 13, scope: !4793)
!4801 = !DILocation(line: 349, column: 51, scope: !4795)
!4802 = !DILocation(line: 349, column: 25, scope: !4785)
!4803 = !DILocation(line: 349, column: 43, scope: !4785)
!4804 = !DILocation(line: 349, column: 25, scope: !4797)
!4805 = !DILocation(line: 352, column: 12, scope: !4793)
!4806 = !DILocation(line: 349, column: 25, scope: !4795)
!4807 = !DILocation(line: 357, column: 6, scope: !4785)
!4808 = !DILocation(line: 352, column: 34, scope: !4793)
!4809 = !DILocation(line: 352, column: 33, scope: !4793)
!4810 = !DILocation(line: 356, column: 25, scope: !4793)
!4811 = !DILocation(line: 356, column: 9, scope: !4793)
!4812 = !DILocation(line: 353, column: 21, scope: !4793)
!4813 = !DILocation(line: 353, column: 13, scope: !4793)
!4814 = !DILocation(line: 352, column: 9, scope: !4793)
!4815 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h18265574d339702fE", scope: !4786, file: !4591, line: 359, type: !4816, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4818)
!4816 = !DISubroutineType(types: !4817)
!4817 = !{!4068, !13, !9}
!4818 = !{!4819, !4820, !4821, !4823, !4825, !4827, !4829, !4831}
!4819 = !DILocalVariable(name: "start", arg: 1, scope: !4815, file: !4591, line: 359, type: !13)
!4820 = !DILocalVariable(name: "count", arg: 2, scope: !4815, file: !4591, line: 359, type: !9)
!4821 = !DILocalVariable(name: "offset", scope: !4822, file: !4591, line: 360, type: !18, align: 8)
!4822 = distinct !DILexicalBlock(scope: !4815, file: !4591, line: 360, column: 9)
!4823 = !DILocalVariable(name: "residual", scope: !4824, file: !4591, line: 360, type: !3919, align: 1)
!4824 = distinct !DILexicalBlock(scope: !4815, file: !4591, line: 360, column: 47)
!4825 = !DILocalVariable(name: "val", scope: !4826, file: !4591, line: 360, type: !18, align: 8)
!4826 = distinct !DILexicalBlock(scope: !4815, file: !4591, line: 360, column: 22)
!4827 = !DILocalVariable(name: "addr", scope: !4828, file: !4591, line: 365, type: !18, align: 8)
!4828 = distinct !DILexicalBlock(scope: !4822, file: !4591, line: 365, column: 9)
!4829 = !DILocalVariable(name: "residual", scope: !4830, file: !4591, line: 365, type: !3919, align: 1)
!4830 = distinct !DILexicalBlock(scope: !4822, file: !4591, line: 365, column: 51)
!4831 = !DILocalVariable(name: "val", scope: !4832, file: !4591, line: 365, type: !18, align: 8)
!4832 = distinct !DILexicalBlock(scope: !4822, file: !4591, line: 365, column: 24)
!4833 = !DILocation(line: 359, column: 24, scope: !4815)
!4834 = !DILocation(line: 359, column: 37, scope: !4815)
!4835 = !DILocation(line: 360, column: 47, scope: !4824)
!4836 = !DILocation(line: 365, column: 13, scope: !4828)
!4837 = !DILocation(line: 365, column: 51, scope: !4830)
!4838 = !DILocation(line: 360, column: 22, scope: !4815)
!4839 = !DILocation(line: 360, column: 13, scope: !4822)
!4840 = !DILocation(line: 360, column: 22, scope: !4826)
!4841 = !DILocation(line: 361, column: 12, scope: !4822)
!4842 = !DILocation(line: 360, column: 22, scope: !4824)
!4843 = !DILocation(line: 380, column: 6, scope: !4815)
!4844 = !DILocation(line: 365, column: 24, scope: !4822)
!4845 = !DILocation(line: 362, column: 20, scope: !4822)
!4846 = !DILocation(line: 1, column: 1, scope: !4847)
!4847 = !DILexicalBlockFile(scope: !4822, file: !4848, discriminator: 0)
!4848 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4849 = !DILocation(line: 365, column: 24, scope: !4832)
!4850 = !DILocation(line: 367, column: 15, scope: !4828)
!4851 = !DILocation(line: 367, column: 9, scope: !4828)
!4852 = !DILocation(line: 365, column: 24, scope: !4830)
!4853 = !DILocation(line: 379, column: 24, scope: !4828)
!4854 = !DILocation(line: 379, column: 14, scope: !4828)
!4855 = !DILocation(line: 379, column: 9, scope: !4828)
!4856 = !DILocation(line: 370, column: 17, scope: !4828)
!4857 = !DILocation(line: 374, column: 24, scope: !4828)
!4858 = !DILocation(line: 1, column: 1, scope: !4859)
!4859 = !DILexicalBlockFile(scope: !4828, file: !4848, discriminator: 0)
!4860 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17ha71e7e805ed10b62E", scope: !4786, file: !4591, line: 382, type: !4816, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4861)
!4861 = !{!4862, !4863, !4864, !4866, !4868, !4870, !4872, !4874}
!4862 = !DILocalVariable(name: "start", arg: 1, scope: !4860, file: !4591, line: 382, type: !13)
!4863 = !DILocalVariable(name: "count", arg: 2, scope: !4860, file: !4591, line: 382, type: !9)
!4864 = !DILocalVariable(name: "offset", scope: !4865, file: !4591, line: 383, type: !18, align: 8)
!4865 = distinct !DILexicalBlock(scope: !4860, file: !4591, line: 383, column: 9)
!4866 = !DILocalVariable(name: "residual", scope: !4867, file: !4591, line: 383, type: !3919, align: 1)
!4867 = distinct !DILexicalBlock(scope: !4860, file: !4591, line: 383, column: 47)
!4868 = !DILocalVariable(name: "val", scope: !4869, file: !4591, line: 383, type: !18, align: 8)
!4869 = distinct !DILexicalBlock(scope: !4860, file: !4591, line: 383, column: 22)
!4870 = !DILocalVariable(name: "addr", scope: !4871, file: !4591, line: 388, type: !18, align: 8)
!4871 = distinct !DILexicalBlock(scope: !4865, file: !4591, line: 388, column: 9)
!4872 = !DILocalVariable(name: "residual", scope: !4873, file: !4591, line: 388, type: !3919, align: 1)
!4873 = distinct !DILexicalBlock(scope: !4865, file: !4591, line: 388, column: 51)
!4874 = !DILocalVariable(name: "val", scope: !4875, file: !4591, line: 388, type: !18, align: 8)
!4875 = distinct !DILexicalBlock(scope: !4865, file: !4591, line: 388, column: 24)
!4876 = !DILocation(line: 382, column: 25, scope: !4860)
!4877 = !DILocation(line: 382, column: 38, scope: !4860)
!4878 = !DILocation(line: 383, column: 47, scope: !4867)
!4879 = !DILocation(line: 388, column: 13, scope: !4871)
!4880 = !DILocation(line: 388, column: 51, scope: !4873)
!4881 = !DILocation(line: 383, column: 22, scope: !4860)
!4882 = !DILocation(line: 383, column: 13, scope: !4865)
!4883 = !DILocation(line: 383, column: 22, scope: !4869)
!4884 = !DILocation(line: 384, column: 12, scope: !4865)
!4885 = !DILocation(line: 383, column: 22, scope: !4867)
!4886 = !DILocation(line: 403, column: 6, scope: !4860)
!4887 = !DILocation(line: 388, column: 24, scope: !4865)
!4888 = !DILocation(line: 385, column: 20, scope: !4865)
!4889 = !DILocation(line: 1, column: 1, scope: !4890)
!4890 = !DILexicalBlockFile(scope: !4865, file: !4848, discriminator: 0)
!4891 = !DILocation(line: 388, column: 24, scope: !4875)
!4892 = !DILocation(line: 390, column: 15, scope: !4871)
!4893 = !DILocation(line: 390, column: 9, scope: !4871)
!4894 = !DILocation(line: 388, column: 24, scope: !4873)
!4895 = !DILocation(line: 402, column: 24, scope: !4871)
!4896 = !DILocation(line: 402, column: 14, scope: !4871)
!4897 = !DILocation(line: 402, column: 9, scope: !4871)
!4898 = !DILocation(line: 393, column: 17, scope: !4871)
!4899 = !DILocation(line: 397, column: 24, scope: !4871)
!4900 = !DILocation(line: 1, column: 1, scope: !4901)
!4901 = !DILexicalBlockFile(scope: !4871, file: !4848, discriminator: 0)
!4902 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h3b75690b49ddb184E", scope: !4903, file: !4591, line: 414, type: !4904, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4910)
!4903 = !DINamespace(name: "{impl#18}", scope: !14)
!4904 = !DISubroutineType(types: !4905)
!4905 = !{!192, !4906, !210}
!4906 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4907, size: 64, align: 64, dwarfAddressSpace: 0)
!4907 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !4908, templateParams: !19, identifier: "79d10525680b188efd436261fac3cf3a")
!4908 = !{!4909}
!4909 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4907, file: !2, baseType: !18, size: 64, align: 64)
!4910 = !{!4911, !4912}
!4911 = !DILocalVariable(name: "self", arg: 1, scope: !4902, file: !4591, line: 414, type: !4906)
!4912 = !DILocalVariable(name: "f", arg: 2, scope: !4902, file: !4591, line: 414, type: !210)
!4913 = !DILocation(line: 414, column: 12, scope: !4902)
!4914 = !DILocation(line: 414, column: 19, scope: !4902)
!4915 = !DILocation(line: 415, column: 9, scope: !4902)
!4916 = !DILocation(line: 416, column: 21, scope: !4902)
!4917 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !4918)
!4918 = distinct !DILocation(line: 416, column: 21, scope: !4902)
!4919 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !4918)
!4920 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !4918)
!4921 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !4918)
!4922 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !4918)
!4923 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !4918)
!4924 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !4918)
!4925 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !4918)
!4926 = !DILocation(line: 418, column: 6, scope: !4902)
!4927 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17hd5615c17f7b864b9E", scope: !355, file: !4591, line: 428, type: !4928, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4930)
!4928 = !DISubroutineType(types: !4929)
!4929 = !{!355, !18}
!4930 = !{!4931, !4932}
!4931 = !DILocalVariable(name: "addr", arg: 1, scope: !4927, file: !4591, line: 428, type: !18)
!4932 = !DILocalVariable(name: "p", scope: !4933, file: !4591, line: 431, type: !355, align: 8)
!4933 = distinct !DILexicalBlock(scope: !4927, file: !4591, line: 431, column: 13)
!4934 = !DILocation(line: 428, column: 22, scope: !4927)
!4935 = !DILocation(line: 430, column: 15, scope: !4927)
!4936 = !DILocation(line: 430, column: 9, scope: !4927)
!4937 = !DILocation(line: 431, column: 16, scope: !4927)
!4938 = !DILocation(line: 431, column: 16, scope: !4933)
!4939 = !DILocation(line: 434, column: 6, scope: !4927)
!4940 = !DILocation(line: 432, column: 23, scope: !4927)
!4941 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h4285993a8b0638deE", scope: !355, file: !4591, line: 438, type: !4928, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4942)
!4942 = !{!4943}
!4943 = !DILocalVariable(name: "addr", arg: 1, scope: !4941, file: !4591, line: 438, type: !18)
!4944 = !DILocation(line: 438, column: 31, scope: !4941)
!4945 = !DILocation(line: 439, column: 18, scope: !4941)
!4946 = !DILocation(line: 439, column: 9, scope: !4941)
!4947 = !DILocation(line: 440, column: 6, scope: !4941)
!4948 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17hcf1d27e92ac8b59eE", scope: !355, file: !4591, line: 456, type: !4949, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4966)
!4949 = !DISubroutineType(types: !4950)
!4950 = !{!4951, !18}
!4951 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !4952, templateParams: !19, identifier: "d3a1c43348f055461d6d0257f3110d5")
!4952 = !{!4953}
!4953 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4951, file: !2, size: 128, align: 64, elements: !4954, templateParams: !19, identifier: "c65adcc2b90fa47ae2483d14515af858", discriminator: !4965)
!4954 = !{!4955, !4961}
!4955 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4953, file: !2, baseType: !4956, size: 128, align: 64, extraData: i64 0)
!4956 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4951, file: !2, size: 128, align: 64, elements: !4957, templateParams: !4959, identifier: "349bf54a01bae1316e564dc07526de21")
!4957 = !{!4958}
!4958 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4956, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!4959 = !{!1119, !4960}
!4960 = !DITemplateTypeParameter(name: "E", type: !4907)
!4961 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4953, file: !2, baseType: !4962, size: 128, align: 64, extraData: i64 1)
!4962 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4951, file: !2, size: 128, align: 64, elements: !4963, templateParams: !4959, identifier: "bd267f5138cb92059601064493b0aca6")
!4963 = !{!4964}
!4964 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4962, file: !2, baseType: !4907, size: 64, align: 64, offset: 64)
!4965 = !DIDerivedType(tag: DW_TAG_member, scope: !4951, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4966 = !{!4967, !4968}
!4967 = !DILocalVariable(name: "addr", arg: 1, scope: !4948, file: !4591, line: 456, type: !18)
!4968 = !DILocalVariable(name: "p", scope: !4969, file: !4591, line: 457, type: !355, align: 8)
!4969 = distinct !DILexicalBlock(scope: !4948, file: !4591, line: 457, column: 9)
!4970 = !DILocation(line: 456, column: 26, scope: !4948)
!4971 = !DILocation(line: 457, column: 17, scope: !4948)
!4972 = !DILocation(line: 457, column: 13, scope: !4969)
!4973 = !DILocation(line: 458, column: 12, scope: !4969)
!4974 = !DILocation(line: 461, column: 17, scope: !4969)
!4975 = !DILocation(line: 461, column: 13, scope: !4969)
!4976 = !DILocation(line: 458, column: 9, scope: !4969)
!4977 = !DILocation(line: 459, column: 13, scope: !4969)
!4978 = !DILocation(line: 463, column: 6, scope: !4948)
!4979 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h5877eb03736f3a94E", scope: !355, file: !4591, line: 473, type: !4980, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4982)
!4980 = !DISubroutineType(types: !4981)
!4981 = !{!18, !355}
!4982 = !{!4983}
!4983 = !DILocalVariable(name: "self", arg: 1, scope: !4979, file: !4591, line: 473, type: !355)
!4984 = !DILocation(line: 473, column: 25, scope: !4979)
!4985 = !DILocation(line: 475, column: 6, scope: !4979)
!4986 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h571a93c5787042e4E", scope: !355, file: !4591, line: 503, type: !4987, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4695, retainedNodes: !4989)
!4987 = !DISubroutineType(types: !4988)
!4988 = !{!355, !355, !18}
!4989 = !{!4990, !4991}
!4990 = !DILocalVariable(name: "self", arg: 1, scope: !4986, file: !4591, line: 503, type: !355)
!4991 = !DILocalVariable(name: "align", arg: 2, scope: !4986, file: !4591, line: 503, type: !18)
!4992 = !DILocation(line: 503, column: 26, scope: !4986)
!4993 = !DILocation(line: 503, column: 32, scope: !4986)
!4994 = !DILocation(line: 507, column: 37, scope: !4986)
!4995 = !DILocation(line: 507, column: 18, scope: !4986)
!4996 = !DILocation(line: 507, column: 9, scope: !4986)
!4997 = !DILocation(line: 508, column: 6, scope: !4986)
!4998 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hd0f7129a49a2da69E", scope: !355, file: !4591, line: 512, type: !4999, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4695, retainedNodes: !5001)
!4999 = !DISubroutineType(types: !5000)
!5000 = !{!310, !355, !18}
!5001 = !{!5002, !5003}
!5002 = !DILocalVariable(name: "self", arg: 1, scope: !4998, file: !4591, line: 512, type: !355)
!5003 = !DILocalVariable(name: "align", arg: 2, scope: !4998, file: !4591, line: 512, type: !18)
!5004 = !DILocation(line: 512, column: 26, scope: !4998)
!5005 = !DILocation(line: 512, column: 32, scope: !4998)
!5006 = !DILocation(line: 516, column: 9, scope: !4998)
!5007 = !DILocation(line: 517, column: 6, scope: !4998)
!5008 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h2fadfbaf28534c59E", scope: !5009, file: !4591, line: 521, type: !5010, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5012)
!5009 = !DINamespace(name: "{impl#20}", scope: !14)
!5010 = !DISubroutineType(types: !5011)
!5011 = !{!192, !647, !210}
!5012 = !{!5013, !5014}
!5013 = !DILocalVariable(name: "self", arg: 1, scope: !5008, file: !4591, line: 521, type: !647)
!5014 = !DILocalVariable(name: "f", arg: 2, scope: !5008, file: !4591, line: 521, type: !210)
!5015 = !DILocation(line: 521, column: 12, scope: !5008)
!5016 = !DILocation(line: 521, column: 19, scope: !5008)
!5017 = !DILocation(line: 522, column: 9, scope: !5008)
!5018 = !DILocation(line: 523, column: 21, scope: !5008)
!5019 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5020)
!5020 = distinct !DILocation(line: 523, column: 21, scope: !5008)
!5021 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5020)
!5022 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5020)
!5023 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5020)
!5024 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5020)
!5025 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5020)
!5026 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5020)
!5027 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5020)
!5028 = !DILocation(line: 525, column: 6, scope: !5008)
!5029 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h9fc642ac5060fd78E", scope: !14, file: !4591, line: 641, type: !5030, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5032)
!5030 = !DISubroutineType(types: !5031)
!5031 = !{!18, !18, !18}
!5032 = !{!5033, !5034}
!5033 = !DILocalVariable(name: "addr", arg: 1, scope: !5029, file: !4591, line: 641, type: !18)
!5034 = !DILocalVariable(name: "align", arg: 2, scope: !5029, file: !4591, line: 641, type: !18)
!5035 = !DILocation(line: 641, column: 25, scope: !5029)
!5036 = !DILocation(line: 641, column: 36, scope: !5029)
!5037 = !DILocalVariable(name: "self", arg: 1, scope: !5038, file: !1820, line: 2170, type: !18)
!5038 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17h72dc4b5c80b664d2E", scope: !1821, file: !1820, line: 2170, type: !5039, scopeLine: 2170, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5041)
!5039 = !DISubroutineType(types: !5040)
!5040 = !{!310, !18}
!5041 = !{!5037}
!5042 = !DILocation(line: 2170, column: 38, scope: !5038, inlinedAt: !5043)
!5043 = distinct !DILocation(line: 642, column: 13, scope: !5029)
!5044 = !DILocalVariable(name: "self", arg: 1, scope: !5045, file: !1820, line: 106, type: !18)
!5045 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hac859b919f22267eE", scope: !1821, file: !1820, line: 106, type: !5046, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5048)
!5046 = !DISubroutineType(types: !5047)
!5047 = !{!65, !18}
!5048 = !{!5044}
!5049 = !DILocation(line: 106, column: 33, scope: !5045, inlinedAt: !5050)
!5050 = distinct !DILocation(line: 2171, column: 13, scope: !5038, inlinedAt: !5043)
!5051 = !DILocation(line: 107, column: 13, scope: !5045, inlinedAt: !5050)
!5052 = !DILocation(line: 2171, column: 13, scope: !5038, inlinedAt: !5043)
!5053 = !DILocation(line: 642, column: 5, scope: !5029)
!5054 = !DILocation(line: 643, column: 13, scope: !5029)
!5055 = !DILocation(line: 643, column: 12, scope: !5029)
!5056 = !DILocation(line: 643, column: 5, scope: !5029)
!5057 = !DILocation(line: 644, column: 2, scope: !5029)
!5058 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hdb17a9acd185d4e4E", scope: !5060, file: !5059, line: 69, type: !5062, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5068)
!5059 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!5060 = !DINamespace(name: "{impl#0}", scope: !5061)
!5061 = !DINamespace(name: "segmentation", scope: !389)
!5062 = !DISubroutineType(types: !5063)
!5063 = !{null, !5064}
!5064 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !5065, file: !2, size: 16, align: 16, elements: !5066, templateParams: !19, identifier: "a252949a75b53b822ab798491a908c89")
!5065 = !DINamespace(name: "segmentation", scope: !783)
!5066 = !{!5067}
!5067 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5064, file: !2, baseType: !57, size: 16, align: 16)
!5068 = !{!5069}
!5069 = !DILocalVariable(name: "sel", arg: 1, scope: !5058, file: !5059, line: 69, type: !5064)
!5070 = !DILocation(line: 69, column: 23, scope: !5058)
!5071 = !DILocalVariable(name: "small", arg: 1, scope: !5072, file: !3804, line: 53, type: !57)
!5072 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17h3811cb8e5e457f30E", scope: !5073, file: !3804, line: 53, type: !5074, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5076)
!5073 = !DINamespace(name: "{impl#46}", scope: !3807)
!5074 = !DISubroutineType(types: !5075)
!5075 = !{!18, !57}
!5076 = !{!5071}
!5077 = !DILocation(line: 53, column: 21, scope: !5072, inlinedAt: !5078)
!5078 = distinct !DILocation(line: 77, column: 31, scope: !5058)
!5079 = !DILocation(line: 54, column: 17, scope: !5072, inlinedAt: !5078)
!5080 = !DILocation(line: 71, column: 13, scope: !5058)
!5081 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5082 = !DILocation(line: 82, column: 6, scope: !5058)
!5083 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hdf943950424d0317E", scope: !5084, file: !5059, line: 100, type: !5085, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!5084 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !5065, file: !2, align: 8, elements: !19, identifier: "e5aeca33fba5565bbb9c3f4578bf9365")
!5085 = !DISubroutineType(types: !5086)
!5086 = !{null}
!5087 = !DILocation(line: 102, column: 13, scope: !5083)
!5088 = !{i32 43256}
!5089 = !DILocation(line: 104, column: 6, scope: !5083)
!5090 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17he5150d91e84f80f7E", scope: !387, file: !5091, line: 55, type: !5092, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5109)
!5091 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5092 = !DISubroutineType(types: !5093)
!5093 = !{!5094, !57}
!5094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !193, file: !2, size: 128, align: 64, elements: !5095, templateParams: !19, identifier: "ae4c116dbbaec724a95ba390b095738c")
!5095 = !{!5096}
!5096 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5094, file: !2, size: 128, align: 64, elements: !5097, templateParams: !19, identifier: "196cc9af3c18691993c2b133bf56caad", discriminator: !5108)
!5097 = !{!5098, !5104}
!5098 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5096, file: !2, baseType: !5099, size: 128, align: 64, extraData: i64 0)
!5099 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5094, file: !2, size: 128, align: 64, elements: !5100, templateParams: !5102, identifier: "1bf79fc226007d6f90324259f47eec54")
!5100 = !{!5101}
!5101 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5099, file: !2, baseType: !387, size: 16, align: 16, offset: 64)
!5102 = !{!1181, !5103}
!5103 = !DITemplateTypeParameter(name: "E", type: !115)
!5104 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5096, file: !2, baseType: !5105, size: 128, align: 64)
!5105 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5094, file: !2, size: 128, align: 64, elements: !5106, templateParams: !5102, identifier: "7706452d26ed67fa4b719e6c28739c3d")
!5106 = !{!5107}
!5107 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5105, file: !2, baseType: !115, size: 128, align: 64)
!5108 = !DIDerivedType(tag: DW_TAG_member, scope: !5094, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5109 = !{!5110}
!5110 = !DILocalVariable(name: "pcid", arg: 1, scope: !5090, file: !5091, line: 55, type: !57)
!5111 = !DILocation(line: 55, column: 22, scope: !5090)
!5112 = !DILocation(line: 56, column: 12, scope: !5090)
!5113 = !DILocation(line: 59, column: 16, scope: !5090)
!5114 = !DILocation(line: 59, column: 13, scope: !5090)
!5115 = !DILocation(line: 56, column: 9, scope: !5090)
!5116 = !DILocation(line: 57, column: 13, scope: !5090)
!5117 = !DILocation(line: 61, column: 6, scope: !5090)
!5118 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h159c9f699e8dc2bcE", scope: !387, file: !5091, line: 64, type: !5119, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5121)
!5119 = !DISubroutineType(types: !5120)
!5120 = !{!57, !386}
!5121 = !{!5122}
!5122 = !DILocalVariable(name: "self", arg: 1, scope: !5118, file: !5091, line: 64, type: !386)
!5123 = !DILocation(line: 64, column: 24, scope: !5118)
!5124 = !DILocation(line: 65, column: 9, scope: !5118)
!5125 = !DILocation(line: 66, column: 6, scope: !5118)
!5126 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h2c3bd57f4c4ca0d9E", scope: !799, file: !5127, line: 83, type: !5128, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5143)
!5127 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5128 = !DISubroutineType(types: !5129)
!5129 = !{!5130, !119}
!5130 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5131, templateParams: !19, identifier: "c4991c28fb27291dbf9257b5fb56220d")
!5131 = !{!5132}
!5132 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5130, file: !2, size: 8, align: 8, elements: !5133, templateParams: !19, identifier: "40bd29882323ec65231e0f331453168c", discriminator: !5142)
!5133 = !{!5134, !5138}
!5134 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5132, file: !2, baseType: !5135, size: 8, align: 8, extraData: i64 4)
!5135 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5130, file: !2, size: 8, align: 8, elements: !19, templateParams: !5136, identifier: "921cb3180a14114d51582a9341d54254")
!5136 = !{!5137}
!5137 = !DITemplateTypeParameter(name: "T", type: !799)
!5138 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5132, file: !2, baseType: !5139, size: 8, align: 8)
!5139 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5130, file: !2, size: 8, align: 8, elements: !5140, templateParams: !5136, identifier: "159f47088a4f0358ce53d917417c0594")
!5140 = !{!5141}
!5141 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5139, file: !2, baseType: !799, size: 8, align: 8)
!5142 = !DIDerivedType(tag: DW_TAG_member, scope: !5130, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5143 = !{!5144}
!5144 = !DILocalVariable(name: "n", arg: 1, scope: !5126, file: !5127, line: 83, type: !119)
!5145 = !DILocation(line: 83, column: 22, scope: !5126)
!5146 = !DILocation(line: 84, column: 9, scope: !5126)
!5147 = !DILocation(line: 89, column: 18, scope: !5126)
!5148 = !DILocation(line: 85, column: 18, scope: !5126)
!5149 = !DILocation(line: 85, column: 32, scope: !5126)
!5150 = !DILocation(line: 86, column: 18, scope: !5126)
!5151 = !DILocation(line: 86, column: 32, scope: !5126)
!5152 = !DILocation(line: 87, column: 18, scope: !5126)
!5153 = !DILocation(line: 87, column: 32, scope: !5126)
!5154 = !DILocation(line: 88, column: 18, scope: !5126)
!5155 = !DILocation(line: 88, column: 32, scope: !5126)
!5156 = !DILocation(line: 91, column: 6, scope: !5126)
!5157 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2c1fb48e59370e99E", scope: !799, file: !5127, line: 94, type: !5158, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5160)
!5158 = !DISubroutineType(types: !5159)
!5159 = !{!119, !799}
!5160 = !{!5161}
!5161 = !DILocalVariable(name: "self", arg: 1, scope: !5157, file: !5127, line: 94, type: !799)
!5162 = !DILocation(line: 94, column: 22, scope: !5157)
!5163 = !DILocation(line: 95, column: 15, scope: !5157)
!5164 = !DILocation(line: 95, column: 9, scope: !5157)
!5165 = !DILocation(line: 96, column: 26, scope: !5157)
!5166 = !DILocation(line: 97, column: 26, scope: !5157)
!5167 = !DILocation(line: 98, column: 26, scope: !5157)
!5168 = !DILocation(line: 99, column: 26, scope: !5157)
!5169 = !DILocation(line: 101, column: 6, scope: !5157)
!5170 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17h23b8417e80073666E", scope: !5171, file: !5127, line: 153, type: !5174, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5176)
!5171 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5172, templateParams: !19, identifier: "74a7f9a9cdc2572fb96ce0f621f93f0e")
!5172 = !{!5173}
!5173 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5171, file: !2, baseType: !18, size: 64, align: 64)
!5174 = !DISubroutineType(types: !5175)
!5175 = !{!5171, !799}
!5176 = !{!5177}
!5177 = !DILocalVariable(name: "n", arg: 1, scope: !5170, file: !5127, line: 153, type: !799)
!5178 = !DILocation(line: 153, column: 17, scope: !5170)
!5179 = !DILocation(line: 154, column: 15, scope: !5170)
!5180 = !DILocation(line: 154, column: 9, scope: !5170)
!5181 = !DILocation(line: 155, column: 48, scope: !5170)
!5182 = !DILocation(line: 156, column: 48, scope: !5170)
!5183 = !DILocation(line: 157, column: 48, scope: !5170)
!5184 = !DILocation(line: 158, column: 48, scope: !5170)
!5185 = !DILocation(line: 160, column: 6, scope: !5170)
!5186 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h4428b6d5b44400fbE", scope: !5187, file: !5127, line: 215, type: !5190, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5192)
!5187 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5188, templateParams: !19, identifier: "f14f69addd2762e445bfcd1104edb490")
!5188 = !{!5189}
!5189 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5187, file: !2, baseType: !18, size: 64, align: 64)
!5190 = !DISubroutineType(types: !5191)
!5191 = !{!5187, !799}
!5192 = !{!5193}
!5193 = !DILocalVariable(name: "n", arg: 1, scope: !5186, file: !5127, line: 215, type: !799)
!5194 = !DILocation(line: 215, column: 36, scope: !5186)
!5195 = !DILocation(line: 216, column: 15, scope: !5186)
!5196 = !DILocation(line: 216, column: 9, scope: !5186)
!5197 = !DILocation(line: 217, column: 48, scope: !5186)
!5198 = !DILocation(line: 218, column: 48, scope: !5186)
!5199 = !DILocation(line: 219, column: 48, scope: !5186)
!5200 = !DILocation(line: 220, column: 48, scope: !5186)
!5201 = !DILocation(line: 222, column: 6, scope: !5186)
!5202 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h850cec3f3205ee30E", scope: !5187, file: !5127, line: 225, type: !5190, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5203)
!5203 = !{!5204}
!5204 = !DILocalVariable(name: "n", arg: 1, scope: !5202, file: !5127, line: 225, type: !799)
!5205 = !DILocation(line: 225, column: 37, scope: !5202)
!5206 = !DILocation(line: 226, column: 15, scope: !5202)
!5207 = !DILocation(line: 226, column: 9, scope: !5202)
!5208 = !DILocation(line: 227, column: 48, scope: !5202)
!5209 = !DILocation(line: 228, column: 48, scope: !5202)
!5210 = !DILocation(line: 229, column: 48, scope: !5202)
!5211 = !DILocation(line: 230, column: 48, scope: !5202)
!5212 = !DILocation(line: 232, column: 6, scope: !5202)
!5213 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17ha3c644e30678fa10E", scope: !781, file: !5127, line: 254, type: !5214, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5216)
!5214 = !DISubroutineType(types: !5215)
!5215 = !{!3146, !18}
!5216 = !{!5217}
!5217 = !DILocalVariable(name: "bits", arg: 1, scope: !5213, file: !5127, line: 254, type: !18)
!5218 = !DILocation(line: 254, column: 28, scope: !5213)
!5219 = !DILocation(line: 255, column: 9, scope: !5213)
!5220 = !DILocation(line: 260, column: 18, scope: !5213)
!5221 = !DILocation(line: 256, column: 21, scope: !5213)
!5222 = !DILocation(line: 256, column: 52, scope: !5213)
!5223 = !DILocation(line: 257, column: 21, scope: !5213)
!5224 = !DILocation(line: 257, column: 42, scope: !5213)
!5225 = !DILocation(line: 258, column: 21, scope: !5213)
!5226 = !DILocation(line: 258, column: 45, scope: !5213)
!5227 = !DILocation(line: 259, column: 21, scope: !5213)
!5228 = !DILocation(line: 259, column: 47, scope: !5213)
!5229 = !DILocation(line: 262, column: 6, scope: !5213)
!5230 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h9f53c3fe6535aa48E", scope: !781, file: !5127, line: 264, type: !5231, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5233)
!5231 = !DISubroutineType(types: !5232)
!5232 = !{!1308, !799}
!5233 = !{!5234, !5235}
!5234 = !DILocalVariable(name: "n", arg: 1, scope: !5230, file: !5127, line: 264, type: !799)
!5235 = !DILocalVariable(name: "lsb", scope: !5236, file: !5127, line: 265, type: !9, align: 8)
!5236 = distinct !DILexicalBlock(scope: !5230, file: !5127, line: 265, column: 9)
!5237 = !DILocation(line: 264, column: 24, scope: !5230)
!5238 = !DILocation(line: 265, column: 29, scope: !5230)
!5239 = !DILocation(line: 265, column: 25, scope: !5230)
!5240 = !DILocation(line: 265, column: 19, scope: !5230)
!5241 = !DILocation(line: 265, column: 13, scope: !5236)
!5242 = !DILocation(line: 266, column: 14, scope: !5236)
!5243 = !DILocation(line: 266, column: 9, scope: !5236)
!5244 = !DILocation(line: 267, column: 6, scope: !5230)
!5245 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h509d26753cfadcc5E", scope: !789, file: !5127, line: 289, type: !5246, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5248)
!5246 = !DISubroutineType(types: !5247)
!5247 = !{!3177, !9}
!5248 = !{!5249}
!5249 = !DILocalVariable(name: "size", arg: 1, scope: !5245, file: !5127, line: 289, type: !9)
!5250 = !DILocation(line: 289, column: 22, scope: !5245)
!5251 = !DILocation(line: 290, column: 9, scope: !5245)
!5252 = !DILocation(line: 295, column: 18, scope: !5245)
!5253 = !DILocation(line: 291, column: 18, scope: !5245)
!5254 = !DILocation(line: 291, column: 37, scope: !5245)
!5255 = !DILocation(line: 292, column: 18, scope: !5245)
!5256 = !DILocation(line: 292, column: 37, scope: !5245)
!5257 = !DILocation(line: 293, column: 18, scope: !5245)
!5258 = !DILocation(line: 293, column: 37, scope: !5245)
!5259 = !DILocation(line: 294, column: 18, scope: !5245)
!5260 = !DILocation(line: 294, column: 37, scope: !5245)
!5261 = !DILocation(line: 297, column: 6, scope: !5245)
!5262 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4540679dafc2f596E", scope: !789, file: !5127, line: 300, type: !5263, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5265)
!5263 = !DISubroutineType(types: !5264)
!5264 = !{!3177, !18}
!5265 = !{!5266}
!5266 = !DILocalVariable(name: "bits", arg: 1, scope: !5262, file: !5127, line: 300, type: !18)
!5267 = !DILocation(line: 300, column: 28, scope: !5262)
!5268 = !DILocation(line: 301, column: 9, scope: !5262)
!5269 = !DILocation(line: 306, column: 18, scope: !5262)
!5270 = !DILocation(line: 302, column: 21, scope: !5262)
!5271 = !DILocation(line: 302, column: 40, scope: !5262)
!5272 = !DILocation(line: 303, column: 21, scope: !5262)
!5273 = !DILocation(line: 303, column: 40, scope: !5262)
!5274 = !DILocation(line: 304, column: 21, scope: !5262)
!5275 = !DILocation(line: 304, column: 40, scope: !5262)
!5276 = !DILocation(line: 305, column: 21, scope: !5262)
!5277 = !DILocation(line: 305, column: 40, scope: !5262)
!5278 = !DILocation(line: 308, column: 6, scope: !5262)
!5279 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h0d0f085812b78932E", scope: !789, file: !5127, line: 310, type: !5231, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5280)
!5280 = !{!5281, !5282}
!5281 = !DILocalVariable(name: "n", arg: 1, scope: !5279, file: !5127, line: 310, type: !799)
!5282 = !DILocalVariable(name: "lsb", scope: !5283, file: !5127, line: 311, type: !9, align: 8)
!5283 = distinct !DILexicalBlock(scope: !5279, file: !5127, line: 311, column: 9)
!5284 = !DILocation(line: 310, column: 24, scope: !5279)
!5285 = !DILocation(line: 311, column: 29, scope: !5279)
!5286 = !DILocation(line: 311, column: 25, scope: !5279)
!5287 = !DILocation(line: 311, column: 19, scope: !5279)
!5288 = !DILocation(line: 311, column: 13, scope: !5283)
!5289 = !DILocation(line: 312, column: 14, scope: !5283)
!5290 = !DILocation(line: 312, column: 9, scope: !5283)
!5291 = !DILocation(line: 313, column: 6, scope: !5279)
!5292 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h2882fc9ec74fb6f5E", scope: !5293, file: !5127, line: 326, type: !5294, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5299)
!5293 = !DINamespace(name: "{impl#5}", scope: !782)
!5294 = !DISubroutineType(types: !5295)
!5295 = !{!5296, !5187}
!5296 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !782, file: !2, size: 64, align: 64, elements: !5297, templateParams: !19, identifier: "ea0ca4e433b33c96f2db8dbffcd49ac5")
!5297 = !{!5298}
!5298 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5296, file: !2, baseType: !18, size: 64, align: 64)
!5299 = !{!5300}
!5300 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5292, file: !5127, line: 326, type: !5187)
!5301 = !DILocation(line: 326, column: 13, scope: !5292)
!5302 = !DILocation(line: 327, column: 34, scope: !5292)
!5303 = !DILocation(line: 327, column: 9, scope: !5292)
!5304 = !DILocation(line: 328, column: 6, scope: !5292)
!5305 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h73070af8ced93f2dE", scope: !5296, file: !5127, line: 332, type: !5306, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5308)
!5306 = !DISubroutineType(types: !5307)
!5307 = !{!18}
!5308 = !{!5309, !5311}
!5309 = !DILocalVariable(name: "field_valid_bits", scope: !5310, file: !5127, line: 333, type: !18, align: 8)
!5310 = distinct !DILexicalBlock(scope: !5305, file: !5127, line: 333, column: 9)
!5311 = !DILocalVariable(name: "flag_valid_bits", scope: !5312, file: !5127, line: 334, type: !18, align: 8)
!5312 = distinct !DILexicalBlock(scope: !5310, file: !5127, line: 334, column: 9)
!5313 = !DILocation(line: 333, column: 32, scope: !5305)
!5314 = !DILocation(line: 333, column: 13, scope: !5310)
!5315 = !DILocation(line: 334, column: 31, scope: !5310)
!5316 = !DILocation(line: 334, column: 13, scope: !5312)
!5317 = !DILocation(line: 335, column: 9, scope: !5312)
!5318 = !DILocation(line: 336, column: 6, scope: !5305)
!5319 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h346e5b61a8834c14E", scope: !5296, file: !5127, line: 350, type: !5320, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5322)
!5320 = !DISubroutineType(types: !5321)
!5321 = !{!5296, !18}
!5322 = !{!5323}
!5323 = !DILocalVariable(name: "bits", arg: 1, scope: !5319, file: !5127, line: 350, type: !18)
!5324 = !DILocation(line: 350, column: 37, scope: !5319)
!5325 = !DILocation(line: 352, column: 26, scope: !5319)
!5326 = !DILocation(line: 352, column: 19, scope: !5319)
!5327 = !DILocation(line: 351, column: 9, scope: !5319)
!5328 = !DILocation(line: 354, column: 6, scope: !5319)
!5329 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17ha5e1aa8f07f113c9E", scope: !5296, file: !5127, line: 407, type: !5330, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5333)
!5330 = !DISubroutineType(types: !5331)
!5331 = !{!781, !5332, !799}
!5332 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5296, size: 64, align: 64, dwarfAddressSpace: 0)
!5333 = !{!5334, !5335, !5336}
!5334 = !DILocalVariable(name: "self", arg: 1, scope: !5329, file: !5127, line: 407, type: !5332)
!5335 = !DILocalVariable(name: "n", arg: 2, scope: !5329, file: !5127, line: 407, type: !799)
!5336 = !DILocalVariable(name: "condition", scope: !5337, file: !5127, line: 408, type: !18, align: 8)
!5337 = distinct !DILexicalBlock(scope: !5329, file: !5127, line: 408, column: 9)
!5338 = !DILocation(line: 407, column: 22, scope: !5329)
!5339 = !DILocation(line: 407, column: 29, scope: !5329)
!5340 = !DILocation(line: 408, column: 44, scope: !5329)
!5341 = !DILocation(line: 408, column: 25, scope: !5329)
!5342 = !DILocation(line: 408, column: 13, scope: !5337)
!5343 = !DILocation(line: 409, column: 9, scope: !5337)
!5344 = !DILocation(line: 410, column: 6, scope: !5329)
!5345 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17hcb41b70a3be7e295E", scope: !5296, file: !5127, line: 413, type: !5346, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5349)
!5346 = !DISubroutineType(types: !5347)
!5347 = !{null, !5348, !799, !781}
!5348 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5296, size: 64, align: 64, dwarfAddressSpace: 0)
!5349 = !{!5350, !5351, !5352}
!5350 = !DILocalVariable(name: "self", arg: 1, scope: !5345, file: !5127, line: 413, type: !5348)
!5351 = !DILocalVariable(name: "n", arg: 2, scope: !5345, file: !5127, line: 413, type: !799)
!5352 = !DILocalVariable(name: "condition", arg: 3, scope: !5345, file: !5127, line: 413, type: !781)
!5353 = !DILocation(line: 413, column: 26, scope: !5345)
!5354 = !DILocation(line: 413, column: 37, scope: !5345)
!5355 = !DILocation(line: 413, column: 68, scope: !5345)
!5356 = !DILocation(line: 415, column: 23, scope: !5345)
!5357 = !DILocation(line: 415, column: 58, scope: !5345)
!5358 = !DILocation(line: 414, column: 9, scope: !5345)
!5359 = !DILocation(line: 416, column: 6, scope: !5345)
!5360 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17hb0f0898ea7976d38E", scope: !5296, file: !5127, line: 419, type: !5361, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5363)
!5361 = !DISubroutineType(types: !5362)
!5362 = !{!789, !5332, !799}
!5363 = !{!5364, !5365, !5366}
!5364 = !DILocalVariable(name: "self", arg: 1, scope: !5360, file: !5127, line: 419, type: !5332)
!5365 = !DILocalVariable(name: "n", arg: 2, scope: !5360, file: !5127, line: 419, type: !799)
!5366 = !DILocalVariable(name: "size", scope: !5367, file: !5127, line: 420, type: !18, align: 8)
!5367 = distinct !DILexicalBlock(scope: !5360, file: !5127, line: 420, column: 9)
!5368 = !DILocation(line: 419, column: 17, scope: !5360)
!5369 = !DILocation(line: 419, column: 24, scope: !5360)
!5370 = !DILocation(line: 420, column: 39, scope: !5360)
!5371 = !DILocation(line: 420, column: 20, scope: !5360)
!5372 = !DILocation(line: 420, column: 13, scope: !5367)
!5373 = !DILocation(line: 421, column: 9, scope: !5367)
!5374 = !DILocation(line: 422, column: 6, scope: !5360)
!5375 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h5971f66998f859daE", scope: !5296, file: !5127, line: 425, type: !5376, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5378)
!5376 = !DISubroutineType(types: !5377)
!5377 = !{null, !5348, !799, !789}
!5378 = !{!5379, !5380, !5381}
!5379 = !DILocalVariable(name: "self", arg: 1, scope: !5375, file: !5127, line: 425, type: !5348)
!5380 = !DILocalVariable(name: "n", arg: 2, scope: !5375, file: !5127, line: 425, type: !799)
!5381 = !DILocalVariable(name: "size", arg: 3, scope: !5375, file: !5127, line: 425, type: !789)
!5382 = !DILocation(line: 425, column: 21, scope: !5375)
!5383 = !DILocation(line: 425, column: 32, scope: !5375)
!5384 = !DILocation(line: 425, column: 63, scope: !5375)
!5385 = !DILocation(line: 427, column: 23, scope: !5375)
!5386 = !DILocation(line: 427, column: 53, scope: !5375)
!5387 = !DILocation(line: 426, column: 9, scope: !5375)
!5388 = !DILocation(line: 428, column: 6, scope: !5375)
!5389 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17h0a515fc13488090aE", scope: !5064, file: !5390, line: 88, type: !5391, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5393)
!5390 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5391 = !DISubroutineType(types: !5392)
!5392 = !{!57, !5064}
!5393 = !{!5394}
!5394 = !DILocalVariable(name: "self", arg: 1, scope: !5389, file: !5390, line: 88, type: !5064)
!5395 = !DILocation(line: 88, column: 18, scope: !5389)
!5396 = !DILocation(line: 89, column: 9, scope: !5389)
!5397 = !DILocation(line: 90, column: 6, scope: !5389)
!5398 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h1d804711cb17c8cbE", scope: !5064, file: !5390, line: 94, type: !5399, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5401)
!5399 = !DISubroutineType(types: !5400)
!5400 = !{!259, !5064}
!5401 = !{!5402}
!5402 = !DILocalVariable(name: "self", arg: 1, scope: !5398, file: !5390, line: 94, type: !5064)
!5403 = !DILocation(line: 94, column: 16, scope: !5398)
!5404 = !DILocation(line: 95, column: 50, scope: !5398)
!5405 = !DILocation(line: 95, column: 34, scope: !5398)
!5406 = !DILocation(line: 95, column: 9, scope: !5398)
!5407 = !DILocation(line: 96, column: 6, scope: !5398)
!5408 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bb5f723410704c6E", scope: !5409, file: !5390, line: 106, type: !5410, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5413)
!5409 = !DINamespace(name: "{impl#1}", scope: !5065)
!5410 = !DISubroutineType(types: !5411)
!5411 = !{!192, !5412, !210}
!5412 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !5064, size: 64, align: 64, dwarfAddressSpace: 0)
!5413 = !{!5414, !5415, !5416}
!5414 = !DILocalVariable(name: "self", arg: 1, scope: !5408, file: !5390, line: 106, type: !5412)
!5415 = !DILocalVariable(name: "f", arg: 2, scope: !5408, file: !5390, line: 106, type: !210)
!5416 = !DILocalVariable(name: "s", scope: !5417, file: !5390, line: 107, type: !5418, align: 8)
!5417 = distinct !DILexicalBlock(scope: !5408, file: !5390, line: 107, column: 9)
!5418 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1634, file: !2, size: 128, align: 64, elements: !5419, templateParams: !19, identifier: "cca77e85636704edfdce5994e82a5153")
!5419 = !{!5420, !5421, !5422}
!5420 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5418, file: !2, baseType: !210, size: 64, align: 64)
!5421 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5418, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!5422 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5418, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!5423 = !DILocation(line: 106, column: 12, scope: !5408)
!5424 = !DILocation(line: 106, column: 19, scope: !5408)
!5425 = !DILocation(line: 107, column: 13, scope: !5417)
!5426 = !DILocation(line: 107, column: 21, scope: !5408)
!5427 = !DILocation(line: 108, column: 27, scope: !5417)
!5428 = !DILocation(line: 108, column: 9, scope: !5417)
!5429 = !DILocation(line: 109, column: 25, scope: !5417)
!5430 = !DILocation(line: 109, column: 9, scope: !5417)
!5431 = !DILocation(line: 110, column: 9, scope: !5417)
!5432 = !DILocation(line: 111, column: 6, scope: !5408)
!5433 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hfdad5726fb726458E", scope: !5435, file: !5434, line: 177, type: !5440, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5447)
!5434 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5435 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5436, file: !2, size: 576, align: 64, elements: !5437, templateParams: !19, identifier: "4575b718dacd31c98577f115101e3e4e")
!5436 = !DINamespace(name: "gdt", scope: !41)
!5437 = !{!5438, !5439}
!5438 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5435, file: !2, baseType: !418, size: 512, align: 64)
!5439 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5435, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5440 = !DISubroutineType(types: !5441)
!5441 = !{!5442, !5446}
!5442 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !41, file: !2, size: 80, align: 16, elements: !5443, templateParams: !19, identifier: "c3584e97b3165b0165552239d13bd908")
!5443 = !{!5444, !5445}
!5444 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5442, file: !2, baseType: !57, size: 16, align: 16)
!5445 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5442, file: !2, baseType: !13, size: 64, align: 64, offset: 16)
!5446 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5435, size: 64, align: 64, dwarfAddressSpace: 0)
!5447 = !{!5448}
!5448 = !DILocalVariable(name: "self", arg: 1, scope: !5433, file: !5434, line: 177, type: !5446)
!5449 = !DILocation(line: 177, column: 16, scope: !5433)
!5450 = !DILocation(line: 476, column: 25, scope: !2971, inlinedAt: !5451)
!5451 = distinct !DILocation(line: 180, column: 40, scope: !5433)
!5452 = !DILocation(line: 180, column: 40, scope: !5433)
!5453 = !DILocation(line: 180, column: 19, scope: !5433)
!5454 = !DILocation(line: 181, column: 21, scope: !5433)
!5455 = !DILocation(line: 181, column: 20, scope: !5433)
!5456 = !DILocation(line: 179, column: 9, scope: !5433)
!5457 = !DILocation(line: 183, column: 6, scope: !5433)
!5458 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h924218272ad8113bE", scope: !5460, file: !5459, line: 482, type: !5488, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5491)
!5459 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5460 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !54, file: !2, size: 32768, align: 128, elements: !5461, templateParams: !19, identifier: "706c1ad55731cd551d58762c7396a179")
!5461 = !{!5462, !5463, !5464, !5465, !5466, !5467, !5468, !5469, !5470, !5471, !5472, !5473, !5474, !5475, !5476, !5477, !5478, !5479, !5480, !5481, !5482, !5483, !5484, !5485, !5486, !5487}
!5462 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5460, file: !2, baseType: !53, size: 128, align: 32)
!5463 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 128)
!5464 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 256)
!5465 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 384)
!5466 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 512)
!5467 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 640)
!5468 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 768)
!5469 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 896)
!5470 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5460, file: !2, baseType: !446, size: 128, align: 32, offset: 1024)
!5471 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 1152)
!5472 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 1280)
!5473 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 1408)
!5474 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 1536)
!5475 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 1664)
!5476 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5460, file: !2, baseType: !497, size: 128, align: 32, offset: 1792)
!5477 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 1920)
!5478 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 2048)
!5479 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 2176)
!5480 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5460, file: !2, baseType: !525, size: 128, align: 32, offset: 2304)
!5481 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 2432)
!5482 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 2560)
!5483 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5460, file: !2, baseType: !550, size: 1024, align: 32, offset: 2688)
!5484 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 3712)
!5485 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5460, file: !2, baseType: !472, size: 128, align: 32, offset: 3840)
!5486 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5460, file: !2, baseType: !53, size: 128, align: 32, offset: 3968)
!5487 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5460, file: !2, baseType: !560, size: 28672, align: 32, offset: 4096)
!5488 = !DISubroutineType(types: !5489)
!5489 = !{!5442, !5490}
!5490 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5460, size: 64, align: 64, dwarfAddressSpace: 0)
!5491 = !{!5492}
!5492 = !DILocalVariable(name: "self", arg: 1, scope: !5458, file: !5459, line: 482, type: !5490)
!5493 = !DILocation(line: 482, column: 16, scope: !5458)
!5494 = !DILocation(line: 485, column: 33, scope: !5458)
!5495 = !DILocation(line: 485, column: 19, scope: !5458)
!5496 = !DILocation(line: 486, column: 20, scope: !5458)
!5497 = !DILocation(line: 484, column: 9, scope: !5458)
!5498 = !DILocation(line: 488, column: 6, scope: !5458)
!5499 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3404c4b994b37969E", scope: !5500, file: !5459, line: 617, type: !5501, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !507, retainedNodes: !5504)
!5500 = !DINamespace(name: "{impl#3}", scope: !54)
!5501 = !DISubroutineType(types: !5502)
!5502 = !{!192, !5503, !210}
!5503 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!5504 = !{!5505, !5506}
!5505 = !DILocalVariable(name: "self", arg: 1, scope: !5499, file: !5459, line: 617, type: !5503)
!5506 = !DILocalVariable(name: "f", arg: 2, scope: !5499, file: !5459, line: 617, type: !210)
!5507 = !DILocation(line: 617, column: 12, scope: !5499)
!5508 = !DILocation(line: 617, column: 19, scope: !5499)
!5509 = !DILocation(line: 618, column: 9, scope: !5499)
!5510 = !DILocation(line: 619, column: 59, scope: !5499)
!5511 = !DILocation(line: 619, column: 37, scope: !5499)
!5512 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5513)
!5513 = distinct !DILocation(line: 619, column: 37, scope: !5499)
!5514 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5513)
!5515 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5513)
!5516 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5513)
!5517 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5513)
!5518 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5513)
!5519 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5513)
!5520 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5513)
!5521 = !DILocation(line: 620, column: 36, scope: !5499)
!5522 = !DILocation(line: 621, column: 31, scope: !5499)
!5523 = !DILocation(line: 623, column: 6, scope: !5499)
!5524 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h39b74816d5356c9dE", scope: !5500, file: !5459, line: 617, type: !5525, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !71, retainedNodes: !5527)
!5525 = !DISubroutineType(types: !5526)
!5526 = !{!192, !52, !210}
!5527 = !{!5528, !5529}
!5528 = !DILocalVariable(name: "self", arg: 1, scope: !5524, file: !5459, line: 617, type: !52)
!5529 = !DILocalVariable(name: "f", arg: 2, scope: !5524, file: !5459, line: 617, type: !210)
!5530 = !DILocation(line: 617, column: 12, scope: !5524)
!5531 = !DILocation(line: 617, column: 19, scope: !5524)
!5532 = !DILocation(line: 618, column: 9, scope: !5524)
!5533 = !DILocation(line: 619, column: 59, scope: !5524)
!5534 = !DILocation(line: 619, column: 37, scope: !5524)
!5535 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5536)
!5536 = distinct !DILocation(line: 619, column: 37, scope: !5524)
!5537 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5536)
!5538 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5536)
!5539 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5536)
!5540 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5536)
!5541 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5536)
!5542 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5536)
!5543 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5536)
!5544 = !DILocation(line: 620, column: 36, scope: !5524)
!5545 = !DILocation(line: 621, column: 31, scope: !5524)
!5546 = !DILocation(line: 623, column: 6, scope: !5524)
!5547 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d337dcf5853f180E", scope: !5500, file: !5459, line: 617, type: !5548, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !535, retainedNodes: !5551)
!5548 = !DISubroutineType(types: !5549)
!5549 = !{!192, !5550, !210}
!5550 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!5551 = !{!5552, !5553}
!5552 = !DILocalVariable(name: "self", arg: 1, scope: !5547, file: !5459, line: 617, type: !5550)
!5553 = !DILocalVariable(name: "f", arg: 2, scope: !5547, file: !5459, line: 617, type: !210)
!5554 = !DILocation(line: 617, column: 12, scope: !5547)
!5555 = !DILocation(line: 617, column: 19, scope: !5547)
!5556 = !DILocation(line: 618, column: 9, scope: !5547)
!5557 = !DILocation(line: 619, column: 59, scope: !5547)
!5558 = !DILocation(line: 619, column: 37, scope: !5547)
!5559 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5560)
!5560 = distinct !DILocation(line: 619, column: 37, scope: !5547)
!5561 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5560)
!5562 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5560)
!5563 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5560)
!5564 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5560)
!5565 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5560)
!5566 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5560)
!5567 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5560)
!5568 = !DILocation(line: 620, column: 36, scope: !5547)
!5569 = !DILocation(line: 621, column: 31, scope: !5547)
!5570 = !DILocation(line: 623, column: 6, scope: !5547)
!5571 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7204364987edf55aE", scope: !5500, file: !5459, line: 617, type: !5572, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !456, retainedNodes: !5575)
!5572 = !DISubroutineType(types: !5573)
!5573 = !{!192, !5574, !210}
!5574 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!5575 = !{!5576, !5577}
!5576 = !DILocalVariable(name: "self", arg: 1, scope: !5571, file: !5459, line: 617, type: !5574)
!5577 = !DILocalVariable(name: "f", arg: 2, scope: !5571, file: !5459, line: 617, type: !210)
!5578 = !DILocation(line: 617, column: 12, scope: !5571)
!5579 = !DILocation(line: 617, column: 19, scope: !5571)
!5580 = !DILocation(line: 618, column: 9, scope: !5571)
!5581 = !DILocation(line: 619, column: 59, scope: !5571)
!5582 = !DILocation(line: 619, column: 37, scope: !5571)
!5583 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5584)
!5584 = distinct !DILocation(line: 619, column: 37, scope: !5571)
!5585 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5584)
!5586 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5584)
!5587 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5584)
!5588 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5584)
!5589 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5584)
!5590 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5584)
!5591 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5584)
!5592 = !DILocation(line: 620, column: 36, scope: !5571)
!5593 = !DILocation(line: 621, column: 31, scope: !5571)
!5594 = !DILocation(line: 623, column: 6, scope: !5571)
!5595 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc17ef3bf7c488524E", scope: !5500, file: !5459, line: 617, type: !5596, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !482, retainedNodes: !5599)
!5596 = !DISubroutineType(types: !5597)
!5597 = !{!192, !5598, !210}
!5598 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!5599 = !{!5600, !5601}
!5600 = !DILocalVariable(name: "self", arg: 1, scope: !5595, file: !5459, line: 617, type: !5598)
!5601 = !DILocalVariable(name: "f", arg: 2, scope: !5595, file: !5459, line: 617, type: !210)
!5602 = !DILocation(line: 617, column: 12, scope: !5595)
!5603 = !DILocation(line: 617, column: 19, scope: !5595)
!5604 = !DILocation(line: 618, column: 9, scope: !5595)
!5605 = !DILocation(line: 619, column: 59, scope: !5595)
!5606 = !DILocation(line: 619, column: 37, scope: !5595)
!5607 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5608)
!5608 = distinct !DILocation(line: 619, column: 37, scope: !5595)
!5609 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5608)
!5610 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5608)
!5611 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5608)
!5612 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5608)
!5613 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5608)
!5614 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5608)
!5615 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5608)
!5616 = !DILocation(line: 620, column: 36, scope: !5595)
!5617 = !DILocation(line: 621, column: 31, scope: !5595)
!5618 = !DILocation(line: 623, column: 6, scope: !5595)
!5619 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h02fd7a8a6483745bE", scope: !472, file: !5459, line: 738, type: !5620, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !487, retainedNodes: !5622)
!5620 = !DISubroutineType(types: !5621)
!5621 = !{!13, !5598}
!5622 = !{!5623, !5624}
!5623 = !DILocalVariable(name: "self", arg: 1, scope: !5619, file: !5459, line: 738, type: !5598)
!5624 = !DILocalVariable(name: "addr", scope: !5625, file: !5459, line: 739, type: !18, align: 8)
!5625 = distinct !DILexicalBlock(scope: !5619, file: !5459, line: 739, column: 9)
!5626 = !DILocation(line: 738, column: 25, scope: !5619)
!5627 = !DILocation(line: 739, column: 20, scope: !5619)
!5628 = !DILocation(line: 740, column: 16, scope: !5619)
!5629 = !DILocation(line: 740, column: 15, scope: !5619)
!5630 = !DILocation(line: 741, column: 16, scope: !5619)
!5631 = !DILocation(line: 741, column: 15, scope: !5619)
!5632 = !DILocation(line: 739, column: 13, scope: !5625)
!5633 = !DILocation(line: 744, column: 9, scope: !5625)
!5634 = !DILocation(line: 745, column: 6, scope: !5619)
!5635 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h2f578b44bb006655E", scope: !525, file: !5459, line: 738, type: !5636, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !540, retainedNodes: !5638)
!5636 = !DISubroutineType(types: !5637)
!5637 = !{!13, !5550}
!5638 = !{!5639, !5640}
!5639 = !DILocalVariable(name: "self", arg: 1, scope: !5635, file: !5459, line: 738, type: !5550)
!5640 = !DILocalVariable(name: "addr", scope: !5641, file: !5459, line: 739, type: !18, align: 8)
!5641 = distinct !DILexicalBlock(scope: !5635, file: !5459, line: 739, column: 9)
!5642 = !DILocation(line: 738, column: 25, scope: !5635)
!5643 = !DILocation(line: 739, column: 20, scope: !5635)
!5644 = !DILocation(line: 740, column: 16, scope: !5635)
!5645 = !DILocation(line: 740, column: 15, scope: !5635)
!5646 = !DILocation(line: 741, column: 16, scope: !5635)
!5647 = !DILocation(line: 741, column: 15, scope: !5635)
!5648 = !DILocation(line: 739, column: 13, scope: !5641)
!5649 = !DILocation(line: 744, column: 9, scope: !5641)
!5650 = !DILocation(line: 745, column: 6, scope: !5635)
!5651 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d185df7329d6adfE", scope: !446, file: !5459, line: 738, type: !5652, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !462, retainedNodes: !5654)
!5652 = !DISubroutineType(types: !5653)
!5653 = !{!13, !5574}
!5654 = !{!5655, !5656}
!5655 = !DILocalVariable(name: "self", arg: 1, scope: !5651, file: !5459, line: 738, type: !5574)
!5656 = !DILocalVariable(name: "addr", scope: !5657, file: !5459, line: 739, type: !18, align: 8)
!5657 = distinct !DILexicalBlock(scope: !5651, file: !5459, line: 739, column: 9)
!5658 = !DILocation(line: 738, column: 25, scope: !5651)
!5659 = !DILocation(line: 739, column: 20, scope: !5651)
!5660 = !DILocation(line: 740, column: 16, scope: !5651)
!5661 = !DILocation(line: 740, column: 15, scope: !5651)
!5662 = !DILocation(line: 741, column: 16, scope: !5651)
!5663 = !DILocation(line: 741, column: 15, scope: !5651)
!5664 = !DILocation(line: 739, column: 13, scope: !5657)
!5665 = !DILocation(line: 744, column: 9, scope: !5657)
!5666 = !DILocation(line: 745, column: 6, scope: !5651)
!5667 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hdedf694882f9ac45E", scope: !53, file: !5459, line: 738, type: !5668, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !86, retainedNodes: !5670)
!5668 = !DISubroutineType(types: !5669)
!5669 = !{!13, !52}
!5670 = !{!5671, !5672}
!5671 = !DILocalVariable(name: "self", arg: 1, scope: !5667, file: !5459, line: 738, type: !52)
!5672 = !DILocalVariable(name: "addr", scope: !5673, file: !5459, line: 739, type: !18, align: 8)
!5673 = distinct !DILexicalBlock(scope: !5667, file: !5459, line: 739, column: 9)
!5674 = !DILocation(line: 738, column: 25, scope: !5667)
!5675 = !DILocation(line: 739, column: 20, scope: !5667)
!5676 = !DILocation(line: 740, column: 16, scope: !5667)
!5677 = !DILocation(line: 740, column: 15, scope: !5667)
!5678 = !DILocation(line: 741, column: 16, scope: !5667)
!5679 = !DILocation(line: 741, column: 15, scope: !5667)
!5680 = !DILocation(line: 739, column: 13, scope: !5673)
!5681 = !DILocation(line: 744, column: 9, scope: !5673)
!5682 = !DILocation(line: 745, column: 6, scope: !5667)
!5683 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hec1d8a88f227a05cE", scope: !497, file: !5459, line: 738, type: !5684, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !515, retainedNodes: !5686)
!5684 = !DISubroutineType(types: !5685)
!5685 = !{!13, !5503}
!5686 = !{!5687, !5688}
!5687 = !DILocalVariable(name: "self", arg: 1, scope: !5683, file: !5459, line: 738, type: !5503)
!5688 = !DILocalVariable(name: "addr", scope: !5689, file: !5459, line: 739, type: !18, align: 8)
!5689 = distinct !DILexicalBlock(scope: !5683, file: !5459, line: 739, column: 9)
!5690 = !DILocation(line: 738, column: 25, scope: !5683)
!5691 = !DILocation(line: 739, column: 20, scope: !5683)
!5692 = !DILocation(line: 740, column: 16, scope: !5683)
!5693 = !DILocation(line: 740, column: 15, scope: !5683)
!5694 = !DILocation(line: 741, column: 16, scope: !5683)
!5695 = !DILocation(line: 741, column: 15, scope: !5683)
!5696 = !DILocation(line: 739, column: 13, scope: !5689)
!5697 = !DILocation(line: 744, column: 9, scope: !5689)
!5698 = !DILocation(line: 745, column: 6, scope: !5683)
!5699 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h23320838add25214E", scope: !5700, file: !5459, line: 783, type: !5701, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5704)
!5700 = !DINamespace(name: "{impl#6}", scope: !54)
!5701 = !DISubroutineType(types: !5702)
!5702 = !{!192, !5703, !210}
!5703 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!5704 = !{!5705, !5706}
!5705 = !DILocalVariable(name: "self", arg: 1, scope: !5699, file: !5459, line: 783, type: !5703)
!5706 = !DILocalVariable(name: "f", arg: 2, scope: !5699, file: !5459, line: 783, type: !210)
!5707 = !DILocation(line: 783, column: 12, scope: !5699)
!5708 = !DILocation(line: 783, column: 19, scope: !5699)
!5709 = !DILocation(line: 784, column: 9, scope: !5699)
!5710 = !DILocation(line: 785, column: 21, scope: !5699)
!5711 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5712)
!5712 = distinct !DILocation(line: 785, column: 21, scope: !5699)
!5713 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5712)
!5714 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5712)
!5715 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5712)
!5716 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5712)
!5717 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5712)
!5718 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5712)
!5719 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5712)
!5720 = !DILocation(line: 787, column: 6, scope: !5699)
!5721 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f7dd7e7804b0672E", scope: !299, file: !5459, line: 912, type: !5722, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5725)
!5722 = !DISubroutineType(types: !5723)
!5723 = !{!192, !5724, !210}
!5724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !79, size: 64, align: 64, dwarfAddressSpace: 0)
!5725 = !{!5726, !5727, !5728}
!5726 = !DILocalVariable(name: "self", arg: 1, scope: !5721, file: !5459, line: 912, type: !5724)
!5727 = !DILocalVariable(name: "f", arg: 2, scope: !5721, file: !5459, line: 912, type: !210)
!5728 = !DILocalVariable(name: "s", scope: !5729, file: !5459, line: 920, type: !5418, align: 8)
!5729 = distinct !DILexicalBlock(scope: !5721, file: !5459, line: 920, column: 9)
!5730 = !DILocation(line: 912, column: 12, scope: !5721)
!5731 = !DILocation(line: 912, column: 19, scope: !5721)
!5732 = !DILocation(line: 920, column: 13, scope: !5729)
!5733 = !DILocation(line: 920, column: 21, scope: !5721)
!5734 = !DILocation(line: 921, column: 9, scope: !5729)
!5735 = !DILocation(line: 922, column: 33, scope: !5729)
!5736 = !DILocation(line: 922, column: 9, scope: !5729)
!5737 = !DILocation(line: 923, column: 35, scope: !5729)
!5738 = !DILocation(line: 923, column: 31, scope: !5729)
!5739 = !DILocation(line: 923, column: 9, scope: !5729)
!5740 = !DILocation(line: 924, column: 34, scope: !5729)
!5741 = !DILocation(line: 924, column: 9, scope: !5729)
!5742 = !DILocation(line: 925, column: 34, scope: !5729)
!5743 = !DILocation(line: 925, column: 9, scope: !5729)
!5744 = !DILocation(line: 926, column: 9, scope: !5729)
!5745 = !DILocation(line: 927, column: 6, scope: !5721)
!5746 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h5df32b758da74667E", scope: !5747, file: !5459, line: 915, type: !5748, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5751)
!5747 = !DINamespace(name: "{impl#0}", scope: !298)
!5748 = !DISubroutineType(types: !5749)
!5749 = !{!192, !5750, !210}
!5750 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!5751 = !{!5752, !5753}
!5752 = !DILocalVariable(name: "self", arg: 1, scope: !5746, file: !5459, line: 915, type: !5750)
!5753 = !DILocalVariable(name: "f", arg: 2, scope: !5746, file: !5459, line: 915, type: !210)
!5754 = !DILocation(line: 915, column: 20, scope: !5746)
!5755 = !DILocation(line: 915, column: 27, scope: !5746)
!5756 = !DILocation(line: 916, column: 17, scope: !5746)
!5757 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5758)
!5758 = distinct !DILocation(line: 916, column: 17, scope: !5746)
!5759 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5758)
!5760 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5758)
!5761 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5758)
!5762 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5758)
!5763 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5758)
!5764 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5758)
!5765 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5758)
!5766 = !DILocation(line: 917, column: 14, scope: !5746)
!5767 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17hd0c78385880654b3E", scope: !5768, file: !5459, line: 986, type: !5771, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5786)
!5768 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !54, file: !2, size: 64, align: 64, elements: !5769, templateParams: !19, identifier: "5bf9e23790e953f115342014203f4a8c")
!5769 = !{!5770}
!5770 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5768, file: !2, baseType: !18, size: 64, align: 64)
!5771 = !DISubroutineType(types: !5772)
!5772 = !{!5773, !18}
!5773 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5774, templateParams: !19, identifier: "c6b4de712571c1bbaad43d65e7fc082f")
!5774 = !{!5775}
!5775 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5773, file: !2, size: 128, align: 64, elements: !5776, templateParams: !19, identifier: "45b2231cc2f30300a4fcd5037ad6cfca", discriminator: !5785)
!5776 = !{!5777, !5781}
!5777 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5775, file: !2, baseType: !5778, size: 128, align: 64, extraData: i64 0)
!5778 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5773, file: !2, size: 128, align: 64, elements: !19, templateParams: !5779, identifier: "4ad9a31dbb98e3f9ecd742975a90301c")
!5779 = !{!5780}
!5780 = !DITemplateTypeParameter(name: "T", type: !5768)
!5781 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5775, file: !2, baseType: !5782, size: 128, align: 64, extraData: i64 1)
!5782 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5773, file: !2, size: 128, align: 64, elements: !5783, templateParams: !5779, identifier: "48ceed980f7322094af7ffc6d2496acb")
!5783 = !{!5784}
!5784 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5782, file: !2, baseType: !5768, size: 64, align: 64, offset: 64)
!5785 = !DIDerivedType(tag: DW_TAG_member, scope: !5773, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5786 = !{!5787}
!5787 = !DILocalVariable(name: "value", arg: 1, scope: !5767, file: !5459, line: 986, type: !18)
!5788 = !DILocation(line: 986, column: 22, scope: !5767)
!5789 = !DILocation(line: 987, column: 12, scope: !5767)
!5790 = !DILocation(line: 990, column: 18, scope: !5767)
!5791 = !DILocation(line: 990, column: 13, scope: !5767)
!5792 = !DILocation(line: 987, column: 9, scope: !5767)
!5793 = !DILocation(line: 988, column: 13, scope: !5767)
!5794 = !DILocation(line: 992, column: 6, scope: !5767)
!5795 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h0841081df54d9f6aE", scope: !5768, file: !5459, line: 995, type: !5796, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5798)
!5796 = !DISubroutineType(types: !5797)
!5797 = !{!5768, !18}
!5798 = !{!5799}
!5799 = !DILocalVariable(name: "value", arg: 1, scope: !5795, file: !5459, line: 995, type: !18)
!5800 = !DILocation(line: 995, column: 31, scope: !5795)
!5801 = !DILocation(line: 997, column: 20, scope: !5795)
!5802 = !DILocation(line: 996, column: 9, scope: !5795)
!5803 = !DILocation(line: 999, column: 6, scope: !5795)
!5804 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17hb92f491ce7487eaeE", scope: !5768, file: !5459, line: 1003, type: !5805, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5808)
!5805 = !DISubroutineType(types: !5806)
!5806 = !{!310, !5807}
!5807 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5768, size: 64, align: 64, dwarfAddressSpace: 0)
!5808 = !{!5809}
!5809 = !DILocalVariable(name: "self", arg: 1, scope: !5804, file: !5459, line: 1003, type: !5807)
!5810 = !DILocation(line: 1003, column: 21, scope: !5804)
!5811 = !DILocation(line: 1004, column: 9, scope: !5804)
!5812 = !DILocation(line: 1005, column: 6, scope: !5804)
!5813 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hfd1e03109ba8b21fE", scope: !5768, file: !5459, line: 1008, type: !5814, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5816)
!5814 = !DISubroutineType(types: !5815)
!5815 = !{!319, !5807}
!5816 = !{!5817}
!5817 = !DILocalVariable(name: "self", arg: 1, scope: !5813, file: !5459, line: 1008, type: !5807)
!5818 = !DILocation(line: 1008, column: 29, scope: !5813)
!5819 = !DILocation(line: 1009, column: 35, scope: !5813)
!5820 = !DILocation(line: 1009, column: 15, scope: !5813)
!5821 = !DILocation(line: 1009, column: 9, scope: !5813)
!5822 = !DILocation(line: 1014, column: 18, scope: !5813)
!5823 = !DILocation(line: 1010, column: 21, scope: !5813)
!5824 = !DILocation(line: 1011, column: 21, scope: !5813)
!5825 = !DILocation(line: 1012, column: 21, scope: !5813)
!5826 = !DILocation(line: 1013, column: 21, scope: !5813)
!5827 = !DILocation(line: 1016, column: 6, scope: !5813)
!5828 = !{i8 0, i8 3}
!5829 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17h51d16879089ab248E", scope: !5768, file: !5459, line: 1019, type: !5830, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5832)
!5830 = !DISubroutineType(types: !5831)
!5831 = !{!18, !5807}
!5832 = !{!5833}
!5833 = !DILocalVariable(name: "self", arg: 1, scope: !5829, file: !5459, line: 1019, type: !5807)
!5834 = !DILocation(line: 1019, column: 18, scope: !5829)
!5835 = !DILocation(line: 1020, column: 29, scope: !5829)
!5836 = !DILocation(line: 1020, column: 9, scope: !5829)
!5837 = !DILocation(line: 1021, column: 6, scope: !5829)
!5838 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h1817f91f3e9d516bE", scope: !5768, file: !5459, line: 1024, type: !5805, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5839)
!5839 = !{!5840}
!5840 = !DILocalVariable(name: "self", arg: 1, scope: !5838, file: !5459, line: 1024, type: !5807)
!5841 = !DILocation(line: 1024, column: 20, scope: !5838)
!5842 = !DILocation(line: 1025, column: 9, scope: !5838)
!5843 = !DILocation(line: 1026, column: 6, scope: !5838)
!5844 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h988460b463c0e4f2E", scope: !5845, file: !5459, line: 1030, type: !5846, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5848)
!5845 = !DINamespace(name: "{impl#13}", scope: !54)
!5846 = !DISubroutineType(types: !5847)
!5847 = !{!192, !5807, !210}
!5848 = !{!5849, !5850, !5851}
!5849 = !DILocalVariable(name: "self", arg: 1, scope: !5844, file: !5459, line: 1030, type: !5807)
!5850 = !DILocalVariable(name: "f", arg: 2, scope: !5844, file: !5459, line: 1030, type: !210)
!5851 = !DILocalVariable(name: "s", scope: !5852, file: !5459, line: 1031, type: !5418, align: 8)
!5852 = distinct !DILexicalBlock(scope: !5844, file: !5459, line: 1031, column: 9)
!5853 = !DILocation(line: 1030, column: 12, scope: !5844)
!5854 = !DILocation(line: 1030, column: 19, scope: !5844)
!5855 = !DILocation(line: 1031, column: 13, scope: !5852)
!5856 = !DILocation(line: 1031, column: 21, scope: !5844)
!5857 = !DILocation(line: 1032, column: 30, scope: !5852)
!5858 = !DILocation(line: 1032, column: 9, scope: !5852)
!5859 = !DILocation(line: 1033, column: 38, scope: !5852)
!5860 = !DILocation(line: 1033, column: 9, scope: !5852)
!5861 = !DILocation(line: 1034, column: 27, scope: !5852)
!5862 = !DILocation(line: 1034, column: 9, scope: !5852)
!5863 = !DILocation(line: 1035, column: 9, scope: !5852)
!5864 = !DILocation(line: 1036, column: 6, scope: !5844)
!5865 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h307c6fcb37f441e2E", scope: !682, file: !5866, line: 24, type: !5867, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5869)
!5866 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5867 = !DISubroutineType(types: !5868)
!5868 = !{!3516, !355}
!5869 = !{!5870}
!5870 = !DILocalVariable(name: "address", arg: 1, scope: !5865, file: !5866, line: 24, type: !355)
!5871 = !DILocation(line: 24, column: 31, scope: !5865)
!5872 = !DILocation(line: 25, column: 13, scope: !5865)
!5873 = !DILocation(line: 25, column: 12, scope: !5865)
!5874 = !DILocation(line: 30, column: 21, scope: !5865)
!5875 = !DILocation(line: 30, column: 9, scope: !5865)
!5876 = !DILocation(line: 31, column: 6, scope: !5865)
!5877 = !DILocation(line: 26, column: 20, scope: !5865)
!5878 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hb0c56dc8b1e2261bE", scope: !698, file: !5866, line: 24, type: !5879, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5881)
!5879 = !DISubroutineType(types: !5880)
!5880 = !{!3411, !355}
!5881 = !{!5882}
!5882 = !DILocalVariable(name: "address", arg: 1, scope: !5878, file: !5866, line: 24, type: !355)
!5883 = !DILocation(line: 24, column: 31, scope: !5878)
!5884 = !DILocation(line: 25, column: 13, scope: !5878)
!5885 = !DILocation(line: 25, column: 12, scope: !5878)
!5886 = !DILocation(line: 30, column: 21, scope: !5878)
!5887 = !DILocation(line: 30, column: 9, scope: !5878)
!5888 = !DILocation(line: 31, column: 6, scope: !5878)
!5889 = !DILocation(line: 26, column: 20, scope: !5878)
!5890 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hfc0f0143513d8d23E", scope: !664, file: !5866, line: 24, type: !5891, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5893)
!5891 = !DISubroutineType(types: !5892)
!5892 = !{!3574, !355}
!5893 = !{!5894}
!5894 = !DILocalVariable(name: "address", arg: 1, scope: !5890, file: !5866, line: 24, type: !355)
!5895 = !DILocation(line: 24, column: 31, scope: !5890)
!5896 = !DILocation(line: 25, column: 13, scope: !5890)
!5897 = !DILocation(line: 25, column: 12, scope: !5890)
!5898 = !DILocation(line: 30, column: 21, scope: !5890)
!5899 = !DILocation(line: 30, column: 9, scope: !5890)
!5900 = !DILocation(line: 31, column: 6, scope: !5890)
!5901 = !DILocation(line: 26, column: 20, scope: !5890)
!5902 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0f25e616320e9346E", scope: !664, file: !5866, line: 49, type: !5903, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5905)
!5903 = !DISubroutineType(types: !5904)
!5904 = !{!664, !355}
!5905 = !{!5906}
!5906 = !DILocalVariable(name: "address", arg: 1, scope: !5902, file: !5866, line: 49, type: !355)
!5907 = !DILocation(line: 49, column: 31, scope: !5902)
!5908 = !DILocation(line: 51, column: 28, scope: !5902)
!5909 = !DILocation(line: 50, column: 9, scope: !5902)
!5910 = !DILocation(line: 54, column: 6, scope: !5902)
!5911 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha1789cdb29576252E", scope: !698, file: !5866, line: 49, type: !5912, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5914)
!5912 = !DISubroutineType(types: !5913)
!5913 = !{!698, !355}
!5914 = !{!5915}
!5915 = !DILocalVariable(name: "address", arg: 1, scope: !5911, file: !5866, line: 49, type: !355)
!5916 = !DILocation(line: 49, column: 31, scope: !5911)
!5917 = !DILocation(line: 51, column: 28, scope: !5911)
!5918 = !DILocation(line: 50, column: 9, scope: !5911)
!5919 = !DILocation(line: 54, column: 6, scope: !5911)
!5920 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha85d4399817825cdE", scope: !682, file: !5866, line: 49, type: !5921, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5923)
!5921 = !DISubroutineType(types: !5922)
!5922 = !{!682, !355}
!5923 = !{!5924}
!5924 = !DILocalVariable(name: "address", arg: 1, scope: !5920, file: !5866, line: 49, type: !355)
!5925 = !DILocation(line: 49, column: 31, scope: !5920)
!5926 = !DILocation(line: 51, column: 28, scope: !5920)
!5927 = !DILocation(line: 50, column: 9, scope: !5920)
!5928 = !DILocation(line: 54, column: 6, scope: !5920)
!5929 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h239705652b9cf057E", scope: !5930, file: !5866, line: 86, type: !5931, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5933)
!5930 = !DINamespace(name: "{impl#1}", scope: !665)
!5931 = !DISubroutineType(types: !5932)
!5932 = !{!192, !746, !210}
!5933 = !{!5934, !5935}
!5934 = !DILocalVariable(name: "self", arg: 1, scope: !5929, file: !5866, line: 86, type: !746)
!5935 = !DILocalVariable(name: "f", arg: 2, scope: !5929, file: !5866, line: 86, type: !210)
!5936 = !DILocation(line: 86, column: 12, scope: !5929)
!5937 = !DILocation(line: 86, column: 19, scope: !5929)
!5938 = !DILocation(line: 87, column: 21, scope: !5929)
!5939 = !DILocation(line: 90, column: 13, scope: !5929)
!5940 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5941)
!5941 = distinct !DILocation(line: 87, column: 21, scope: !5929)
!5942 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5941)
!5943 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5941)
!5944 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5941)
!5945 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5941)
!5946 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5941)
!5947 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5941)
!5948 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5941)
!5949 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5950)
!5950 = distinct !DILocation(line: 87, column: 21, scope: !5929)
!5951 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5950)
!5952 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5950)
!5953 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5950)
!5954 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5950)
!5955 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5950)
!5956 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5950)
!5957 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5950)
!5958 = !DILocation(line: 87, column: 9, scope: !5929)
!5959 = !DILocation(line: 92, column: 6, scope: !5929)
!5960 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07dd5e4f6023255E", scope: !5930, file: !5866, line: 86, type: !5961, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5963)
!5961 = !DISubroutineType(types: !5962)
!5962 = !{!192, !737, !210}
!5963 = !{!5964, !5965}
!5964 = !DILocalVariable(name: "self", arg: 1, scope: !5960, file: !5866, line: 86, type: !737)
!5965 = !DILocalVariable(name: "f", arg: 2, scope: !5960, file: !5866, line: 86, type: !210)
!5966 = !DILocation(line: 86, column: 12, scope: !5960)
!5967 = !DILocation(line: 86, column: 19, scope: !5960)
!5968 = !DILocation(line: 87, column: 21, scope: !5960)
!5969 = !DILocation(line: 90, column: 13, scope: !5960)
!5970 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5971)
!5971 = distinct !DILocation(line: 87, column: 21, scope: !5960)
!5972 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5971)
!5973 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5971)
!5974 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5971)
!5975 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5971)
!5976 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5971)
!5977 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5971)
!5978 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5971)
!5979 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !5980)
!5980 = distinct !DILocation(line: 87, column: 21, scope: !5960)
!5981 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !5980)
!5982 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !5980)
!5983 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !5980)
!5984 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !5980)
!5985 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !5980)
!5986 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !5980)
!5987 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !5980)
!5988 = !DILocation(line: 87, column: 9, scope: !5960)
!5989 = !DILocation(line: 92, column: 6, scope: !5960)
!5990 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd89243e89e058cdE", scope: !5930, file: !5866, line: 86, type: !5991, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5993)
!5991 = !DISubroutineType(types: !5992)
!5992 = !{!192, !728, !210}
!5993 = !{!5994, !5995}
!5994 = !DILocalVariable(name: "self", arg: 1, scope: !5990, file: !5866, line: 86, type: !728)
!5995 = !DILocalVariable(name: "f", arg: 2, scope: !5990, file: !5866, line: 86, type: !210)
!5996 = !DILocation(line: 86, column: 12, scope: !5990)
!5997 = !DILocation(line: 86, column: 19, scope: !5990)
!5998 = !DILocation(line: 87, column: 21, scope: !5990)
!5999 = !DILocation(line: 90, column: 13, scope: !5990)
!6000 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !6001)
!6001 = distinct !DILocation(line: 87, column: 21, scope: !5990)
!6002 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !6001)
!6003 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !6001)
!6004 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !6001)
!6005 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !6001)
!6006 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !6001)
!6007 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !6001)
!6008 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !6001)
!6009 = !DILocation(line: 28, column: 9, scope: !4604, inlinedAt: !6010)
!6010 = distinct !DILocation(line: 87, column: 21, scope: !5990)
!6011 = !DILocation(line: 29, column: 9, scope: !4604, inlinedAt: !6010)
!6012 = !DILocation(line: 30, column: 9, scope: !4604, inlinedAt: !6010)
!6013 = !DILocation(line: 31, column: 9, scope: !4604, inlinedAt: !6010)
!6014 = !DILocation(line: 32, column: 9, scope: !4604, inlinedAt: !6010)
!6015 = !DILocation(line: 33, column: 9, scope: !4604, inlinedAt: !6010)
!6016 = !DILocation(line: 35, column: 34, scope: !4604, inlinedAt: !6010)
!6017 = !DILocation(line: 35, column: 9, scope: !4604, inlinedAt: !6010)
!6018 = !DILocation(line: 87, column: 9, scope: !5990)
!6019 = !DILocation(line: 92, column: 6, scope: !5990)
!6020 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hf0e2f249a81e5811E", scope: !615, file: !6021, line: 41, type: !6022, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6025)
!6021 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6022 = !DISubroutineType(types: !6023)
!6023 = !{!590, !6024}
!6024 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!6025 = !{!6026}
!6026 = !DILocalVariable(name: "self", arg: 1, scope: !6020, file: !6021, line: 41, type: !6024)
!6027 = !DILocation(line: 41, column: 26, scope: !6020)
!6028 = !DILocation(line: 42, column: 9, scope: !6020)
!6029 = !DILocation(line: 43, column: 6, scope: !6020)
!6030 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17he8e43cbe6f29083fE", scope: !615, file: !6021, line: 46, type: !6031, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6033)
!6031 = !DISubroutineType(types: !6032)
!6032 = !{!605, !614}
!6033 = !{!6034}
!6034 = !DILocalVariable(name: "self", arg: 1, scope: !6030, file: !6021, line: 46, type: !614)
!6035 = !DILocation(line: 46, column: 37, scope: !6030)
!6036 = !DILocation(line: 48, column: 6, scope: !6030)
!6037 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hc1c7aeb222447ddeE", scope: !6039, file: !6038, line: 42, type: !6042, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6045)
!6038 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6039 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !576, file: !2, size: 128, align: 64, elements: !6040, templateParams: !19, identifier: "87e0fa1d144a3bf3ff9ac002c21efc1c")
!6040 = !{!6041}
!6041 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6039, file: !2, baseType: !615, size: 128, align: 64)
!6042 = !DISubroutineType(types: !6043)
!6043 = !{!590, !6044}
!6044 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6039, size: 64, align: 64, dwarfAddressSpace: 0)
!6045 = !{!6046}
!6046 = !DILocalVariable(name: "self", arg: 1, scope: !6037, file: !6038, line: 42, type: !6044)
!6047 = !DILocation(line: 42, column: 26, scope: !6037)
!6048 = !DILocation(line: 43, column: 9, scope: !6037)
!6049 = !DILocation(line: 44, column: 6, scope: !6037)
!6050 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h54e7582fcbcbd529E", scope: !6039, file: !6038, line: 47, type: !6051, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6054)
!6051 = !DISubroutineType(types: !6052)
!6052 = !{!13, !6053}
!6053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6039, size: 64, align: 64, dwarfAddressSpace: 0)
!6054 = !{!6055}
!6055 = !DILocalVariable(name: "self", arg: 1, scope: !6050, file: !6038, line: 47, type: !6053)
!6056 = !DILocation(line: 47, column: 24, scope: !6050)
!6057 = !DILocation(line: 48, column: 9, scope: !6050)
!6058 = !DILocation(line: 49, column: 6, scope: !6050)
!6059 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h8dd9efce23cf1ee7E", scope: !6060, file: !6038, line: 58, type: !6061, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6063)
!6060 = !DINamespace(name: "{impl#1}", scope: !576)
!6061 = !DISubroutineType(types: !6062)
!6062 = !{!4683, !605, !664}
!6063 = !{!6064, !6065, !6066}
!6064 = !DILocalVariable(name: "self", arg: 1, scope: !6059, file: !6038, line: 58, type: !605)
!6065 = !DILocalVariable(name: "frame", arg: 2, scope: !6059, file: !6038, line: 58, type: !664)
!6066 = !DILocalVariable(name: "virt", scope: !6067, file: !6038, line: 59, type: !13, align: 8)
!6067 = distinct !DILexicalBlock(scope: !6059, file: !6038, line: 59, column: 9)
!6068 = !DILocation(line: 58, column: 25, scope: !6059)
!6069 = !DILocation(line: 58, column: 32, scope: !6059)
!6070 = !DILocation(line: 59, column: 20, scope: !6059)
!6071 = !DILocation(line: 59, column: 34, scope: !6059)
!6072 = !DILocation(line: 59, column: 13, scope: !6067)
!6073 = !DILocation(line: 60, column: 9, scope: !6067)
!6074 = !DILocation(line: 61, column: 6, scope: !6059)
!6075 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h3828fbf3c9de62f9E", scope: !6077, file: !6076, line: 87, type: !6081, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6084)
!6076 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6077 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !810, file: !2, size: 128, align: 64, elements: !6078, templateParams: !19, identifier: "3148b920e17f170afda571dd6604282")
!6078 = !{!6079, !6080}
!6079 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6077, file: !2, baseType: !590, size: 64, align: 64)
!6080 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6077, file: !2, baseType: !636, size: 16, align: 16, offset: 64)
!6081 = !DISubroutineType(types: !6082)
!6082 = !{!590, !6083}
!6083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6077, size: 64, align: 64, dwarfAddressSpace: 0)
!6084 = !{!6085}
!6085 = !DILocalVariable(name: "self", arg: 1, scope: !6075, file: !6076, line: 87, type: !6083)
!6086 = !DILocation(line: 87, column: 26, scope: !6075)
!6087 = !DILocation(line: 88, column: 9, scope: !6075)
!6088 = !DILocation(line: 89, column: 6, scope: !6075)
!6089 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h6727f92770476e99E", scope: !3459, file: !6076, line: 307, type: !6090, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6092)
!6090 = !DISubroutineType(types: !6091)
!6091 = !{!953, !6083, !968}
!6092 = !{!6093, !6094, !6095, !6098, !6100, !6102, !6104, !6106, !6108, !6110, !6112, !6114}
!6093 = !DILocalVariable(name: "self", arg: 1, scope: !6089, file: !6076, line: 308, type: !6083)
!6094 = !DILocalVariable(name: "page", arg: 2, scope: !6089, file: !6076, line: 309, type: !968)
!6095 = !DILocalVariable(name: "p4", scope: !6096, file: !6076, line: 311, type: !6097, align: 8)
!6096 = distinct !DILexicalBlock(scope: !6089, file: !6076, line: 311, column: 9)
!6097 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!6098 = !DILocalVariable(name: "p4_entry", scope: !6099, file: !6076, line: 312, type: !37, align: 8)
!6099 = distinct !DILexicalBlock(scope: !6096, file: !6076, line: 312, column: 9)
!6100 = !DILocalVariable(name: "residual", scope: !6101, file: !6076, line: 317, type: !899, align: 8)
!6101 = distinct !DILexicalBlock(scope: !6099, file: !6076, line: 317, column: 11)
!6102 = !DILocalVariable(name: "val", scope: !6103, file: !6076, line: 314, type: !664, align: 8)
!6103 = distinct !DILexicalBlock(scope: !6099, file: !6076, line: 314, column: 9)
!6104 = !DILocalVariable(name: "p3", scope: !6105, file: !6076, line: 319, type: !590, align: 8)
!6105 = distinct !DILexicalBlock(scope: !6099, file: !6076, line: 319, column: 9)
!6106 = !DILocalVariable(name: "p3_entry", scope: !6107, file: !6076, line: 320, type: !3680, align: 8)
!6107 = distinct !DILexicalBlock(scope: !6105, file: !6076, line: 320, column: 9)
!6108 = !DILocalVariable(name: "flags", scope: !6109, file: !6076, line: 321, type: !366, align: 8)
!6109 = distinct !DILexicalBlock(scope: !6107, file: !6076, line: 321, column: 9)
!6110 = !DILocalVariable(name: "frame", scope: !6111, file: !6076, line: 330, type: !698, align: 8)
!6111 = distinct !DILexicalBlock(scope: !6109, file: !6076, line: 330, column: 9)
!6112 = !DILocalVariable(name: "residual", scope: !6113, file: !6076, line: 331, type: !899, align: 8)
!6113 = distinct !DILexicalBlock(scope: !6109, file: !6076, line: 331, column: 91)
!6114 = !DILocalVariable(name: "val", scope: !6115, file: !6076, line: 330, type: !698, align: 8)
!6115 = distinct !DILexicalBlock(scope: !6109, file: !6076, line: 330, column: 21)
!6116 = !DILocation(line: 308, column: 9, scope: !6089)
!6117 = !DILocation(line: 309, column: 9, scope: !6089)
!6118 = !DILocation(line: 314, column: 9, scope: !6103)
!6119 = !DILocation(line: 320, column: 13, scope: !6107)
!6120 = !DILocation(line: 321, column: 13, scope: !6109)
!6121 = !DILocation(line: 330, column: 13, scope: !6111)
!6122 = !DILocation(line: 330, column: 21, scope: !6115)
!6123 = !DILocation(line: 311, column: 18, scope: !6089)
!6124 = !DILocation(line: 311, column: 13, scope: !6096)
!6125 = !DILocation(line: 312, column: 25, scope: !6096)
!6126 = !DILocation(line: 312, column: 28, scope: !6096)
!6127 = !DILocation(line: 312, column: 24, scope: !6096)
!6128 = !DILocation(line: 312, column: 13, scope: !6099)
!6129 = !DILocation(line: 314, column: 9, scope: !6099)
!6130 = !DILocation(line: 319, column: 47, scope: !6099)
!6131 = !DILocation(line: 319, column: 33, scope: !6099)
!6132 = !DILocation(line: 319, column: 27, scope: !6099)
!6133 = !DILocation(line: 319, column: 13, scope: !6105)
!6134 = !DILocation(line: 320, column: 32, scope: !6105)
!6135 = !DILocation(line: 320, column: 29, scope: !6105)
!6136 = !DILocation(line: 320, column: 24, scope: !6105)
!6137 = !DILocation(line: 321, column: 21, scope: !6107)
!6138 = !DILocation(line: 323, column: 13, scope: !6109)
!6139 = !DILocation(line: 323, column: 12, scope: !6109)
!6140 = !DILocation(line: 317, column: 11, scope: !6099)
!6141 = !DILocation(line: 317, column: 11, scope: !6101)
!6142 = !DILocation(line: 314, column: 9, scope: !6101)
!6143 = !DILocation(line: 335, column: 6, scope: !6089)
!6144 = !DILocation(line: 326, column: 13, scope: !6109)
!6145 = !DILocation(line: 326, column: 12, scope: !6109)
!6146 = !DILocation(line: 324, column: 24, scope: !6109)
!6147 = !DILocation(line: 324, column: 20, scope: !6109)
!6148 = !DILocation(line: 1, column: 1, scope: !6149)
!6149 = !DILexicalBlockFile(scope: !6109, file: !4848, discriminator: 0)
!6150 = !DILocation(line: 330, column: 51, scope: !6109)
!6151 = !DILocation(line: 330, column: 21, scope: !6109)
!6152 = !DILocation(line: 331, column: 22, scope: !6109)
!6153 = !DILocation(line: 327, column: 24, scope: !6109)
!6154 = !DILocation(line: 327, column: 20, scope: !6109)
!6155 = !DILocation(line: 333, column: 9, scope: !6111)
!6156 = !DILocation(line: 334, column: 20, scope: !6111)
!6157 = !DILocation(line: 334, column: 12, scope: !6111)
!6158 = !DILocation(line: 334, column: 9, scope: !6111)
!6159 = !DILocation(line: 331, column: 91, scope: !6109)
!6160 = !DILocation(line: 331, column: 91, scope: !6113)
!6161 = !DILocation(line: 330, column: 21, scope: !6113)
!6162 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6f8f9eb340113227E", scope: !3490, file: !6076, line: 314, type: !6163, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6165)
!6163 = !DISubroutineType(types: !6164)
!6164 = !{!881, !3489, !795}
!6165 = !{!6166, !6167}
!6166 = !DILocalVariable(name: "err", arg: 2, scope: !6162, file: !6076, line: 314, type: !795)
!6167 = !DILocalVariable(arg: 1, scope: !6162, file: !6076, line: 314, type: !3489)
!6168 = !DILocation(line: 314, column: 34, scope: !6162)
!6169 = !DILocation(line: 314, column: 35, scope: !6162)
!6170 = !DILocation(line: 314, column: 46, scope: !6162)
!6171 = !DILocation(line: 314, column: 40, scope: !6162)
!6172 = !DILocation(line: 315, column: 44, scope: !6162)
!6173 = !DILocation(line: 316, column: 38, scope: !6162)
!6174 = !DILocation(line: 317, column: 10, scope: !6162)
!6175 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h974a09ec26b489a5E", scope: !3490, file: !6076, line: 331, type: !6176, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6178)
!6176 = !DISubroutineType(types: !6177)
!6177 = !{!881, !3749, !3421}
!6178 = !{!6179, !6180}
!6179 = !DILocalVariable(name: "p3_entry", scope: !6175, file: !6076, line: 320, type: !3680, align: 8)
!6180 = !DILocalVariable(arg: 2, scope: !6175, file: !6076, line: 331, type: !3421)
!6181 = !DILocation(line: 320, column: 13, scope: !6175)
!6182 = !DILocation(line: 331, column: 23, scope: !6175)
!6183 = !DILocation(line: 331, column: 74, scope: !6175)
!6184 = !DILocation(line: 331, column: 42, scope: !6175)
!6185 = !DILocation(line: 331, column: 90, scope: !6175)
!6186 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hf74ed828590daf28E", scope: !3459, file: !6076, line: 337, type: !6187, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6205)
!6187 = !DISubroutineType(types: !6188)
!6188 = !{!6189, !6083, !968, !366}
!6189 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6190, templateParams: !19, identifier: "39d5549bd613ceef23191695f794579f")
!6190 = !{!6191}
!6191 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6189, file: !2, size: 128, align: 64, elements: !6192, templateParams: !19, identifier: "2ed97cf5afe7354a2f8820c53a76e48e", discriminator: !6204)
!6192 = !{!6193, !6200}
!6193 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6191, file: !2, baseType: !6194, size: 128, align: 64, extraData: i64 0)
!6194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6189, file: !2, size: 128, align: 64, elements: !6195, templateParams: !6197, identifier: "8ec0edb3ccfc94d452ce327dcd72e384")
!6195 = !{!6196}
!6196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6194, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!6197 = !{!6198, !6199}
!6198 = !DITemplateTypeParameter(name: "T", type: !965)
!6199 = !DITemplateTypeParameter(name: "E", type: !805)
!6200 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6191, file: !2, baseType: !6201, size: 128, align: 64, extraData: i64 1)
!6201 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6189, file: !2, size: 128, align: 64, elements: !6202, templateParams: !6197, identifier: "dc3d0f1d03a862f52276692b740c73fd")
!6202 = !{!6203}
!6203 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6201, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6204 = !DIDerivedType(tag: DW_TAG_member, scope: !6189, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6205 = !{!6206, !6207, !6208, !6209, !6211}
!6206 = !DILocalVariable(name: "self", arg: 1, scope: !6186, file: !6076, line: 338, type: !6083)
!6207 = !DILocalVariable(name: "page", arg: 2, scope: !6186, file: !6076, line: 339, type: !968)
!6208 = !DILocalVariable(name: "flags", arg: 3, scope: !6186, file: !6076, line: 340, type: !366)
!6209 = !DILocalVariable(name: "p4", scope: !6210, file: !6076, line: 343, type: !6097, align: 8)
!6210 = distinct !DILexicalBlock(scope: !6186, file: !6076, line: 343, column: 9)
!6211 = !DILocalVariable(name: "p3", scope: !6212, file: !6076, line: 349, type: !590, align: 8)
!6212 = distinct !DILexicalBlock(scope: !6210, file: !6076, line: 349, column: 9)
!6213 = !DILocation(line: 338, column: 9, scope: !6186)
!6214 = !DILocation(line: 339, column: 9, scope: !6186)
!6215 = !DILocation(line: 340, column: 9, scope: !6186)
!6216 = !DILocation(line: 343, column: 18, scope: !6186)
!6217 = !DILocation(line: 343, column: 13, scope: !6210)
!6218 = !DILocation(line: 345, column: 12, scope: !6210)
!6219 = !DILocation(line: 345, column: 15, scope: !6210)
!6220 = !DILocation(line: 349, column: 47, scope: !6210)
!6221 = !DILocation(line: 349, column: 33, scope: !6210)
!6222 = !DILocation(line: 349, column: 27, scope: !6210)
!6223 = !DILocation(line: 349, column: 13, scope: !6212)
!6224 = !DILocation(line: 351, column: 15, scope: !6212)
!6225 = !DILocation(line: 351, column: 12, scope: !6212)
!6226 = !DILocation(line: 346, column: 20, scope: !6210)
!6227 = !DILocation(line: 1, column: 1, scope: !6228)
!6228 = !DILexicalBlockFile(scope: !6210, file: !4848, discriminator: 0)
!6229 = !DILocation(line: 357, column: 6, scope: !6186)
!6230 = !DILocation(line: 354, column: 12, scope: !6212)
!6231 = !DILocation(line: 354, column: 9, scope: !6212)
!6232 = !DILocation(line: 354, column: 39, scope: !6212)
!6233 = !DILocation(line: 356, column: 12, scope: !6212)
!6234 = !DILocation(line: 356, column: 9, scope: !6212)
!6235 = !DILocation(line: 352, column: 20, scope: !6212)
!6236 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17hdae350813027dbaaE", scope: !3459, file: !6076, line: 359, type: !6237, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6257)
!6237 = !DISubroutineType(types: !6238)
!6238 = !{!6239, !6083, !968, !366}
!6239 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 8, align: 8, elements: !6240, templateParams: !19, identifier: "71311420ca56e8bdd3f23f75a4bc58c1")
!6240 = !{!6241}
!6241 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6239, file: !2, size: 8, align: 8, elements: !6242, templateParams: !19, identifier: "b66775700d0f18c248591b8adc82dcb7", discriminator: !6256)
!6242 = !{!6243, !6252}
!6243 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6241, file: !2, baseType: !6244, size: 8, align: 8, extraData: i64 2)
!6244 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6239, file: !2, size: 8, align: 8, elements: !6245, templateParams: !6250, identifier: "ccb475a285237a26bc9e8339b6e5dc98")
!6245 = !{!6246}
!6246 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6244, file: !2, baseType: !6247, align: 8)
!6247 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !326, file: !2, align: 8, elements: !6248, templateParams: !19, identifier: "dea1c29913d050fc945e1b042377c047")
!6248 = !{!6249}
!6249 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6247, file: !2, baseType: !7, align: 8)
!6250 = !{!6251, !6199}
!6251 = !DITemplateTypeParameter(name: "T", type: !6247)
!6252 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6241, file: !2, baseType: !6253, size: 8, align: 8)
!6253 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6239, file: !2, size: 8, align: 8, elements: !6254, templateParams: !6250, identifier: "c0a508f83f7817965183efd424c6e38c")
!6254 = !{!6255}
!6255 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6253, file: !2, baseType: !805, size: 8, align: 8)
!6256 = !DIDerivedType(tag: DW_TAG_member, scope: !6239, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6257 = !{!6258, !6259, !6260, !6261, !6263}
!6258 = !DILocalVariable(name: "self", arg: 1, scope: !6236, file: !6076, line: 360, type: !6083)
!6259 = !DILocalVariable(name: "page", arg: 2, scope: !6236, file: !6076, line: 361, type: !968)
!6260 = !DILocalVariable(name: "flags", arg: 3, scope: !6236, file: !6076, line: 362, type: !366)
!6261 = !DILocalVariable(name: "p4", scope: !6262, file: !6076, line: 364, type: !6097, align: 8)
!6262 = distinct !DILexicalBlock(scope: !6236, file: !6076, line: 364, column: 9)
!6263 = !DILocalVariable(name: "p4_entry", scope: !6264, file: !6076, line: 365, type: !3680, align: 8)
!6264 = distinct !DILexicalBlock(scope: !6262, file: !6076, line: 365, column: 9)
!6265 = !DILocation(line: 360, column: 9, scope: !6236)
!6266 = !DILocation(line: 361, column: 9, scope: !6236)
!6267 = !DILocation(line: 362, column: 9, scope: !6236)
!6268 = !DILocation(line: 364, column: 18, scope: !6236)
!6269 = !DILocation(line: 364, column: 13, scope: !6262)
!6270 = !DILocation(line: 365, column: 29, scope: !6262)
!6271 = !DILocation(line: 365, column: 32, scope: !6262)
!6272 = !DILocation(line: 365, column: 24, scope: !6262)
!6273 = !DILocation(line: 365, column: 13, scope: !6264)
!6274 = !DILocation(line: 367, column: 12, scope: !6264)
!6275 = !DILocation(line: 371, column: 9, scope: !6264)
!6276 = !DILocation(line: 373, column: 12, scope: !6264)
!6277 = !DILocation(line: 373, column: 9, scope: !6264)
!6278 = !DILocation(line: 374, column: 6, scope: !6236)
!6279 = !DILocation(line: 368, column: 20, scope: !6264)
!6280 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h484ea974eaaa30d6E", scope: !3459, file: !6076, line: 376, type: !6237, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6281)
!6281 = !{!6282, !6283, !6284}
!6282 = !DILocalVariable(name: "self", arg: 1, scope: !6280, file: !6076, line: 377, type: !6083)
!6283 = !DILocalVariable(name: "_page", arg: 2, scope: !6280, file: !6076, line: 378, type: !968)
!6284 = !DILocalVariable(name: "_flags", arg: 3, scope: !6280, file: !6076, line: 379, type: !366)
!6285 = !DILocation(line: 377, column: 9, scope: !6280)
!6286 = !DILocation(line: 378, column: 9, scope: !6280)
!6287 = !DILocation(line: 379, column: 9, scope: !6280)
!6288 = !DILocation(line: 382, column: 6, scope: !6280)
!6289 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h41e2a4c797bd47daE", scope: !3459, file: !6076, line: 384, type: !6237, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6290)
!6290 = !{!6291, !6292, !6293}
!6291 = !DILocalVariable(name: "self", arg: 1, scope: !6289, file: !6076, line: 385, type: !6083)
!6292 = !DILocalVariable(name: "_page", arg: 2, scope: !6289, file: !6076, line: 386, type: !968)
!6293 = !DILocalVariable(name: "_flags", arg: 3, scope: !6289, file: !6076, line: 387, type: !366)
!6294 = !DILocation(line: 385, column: 9, scope: !6289)
!6295 = !DILocation(line: 386, column: 9, scope: !6289)
!6296 = !DILocation(line: 387, column: 9, scope: !6289)
!6297 = !DILocation(line: 390, column: 6, scope: !6289)
!6298 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h017b90a7558c9f2bE", scope: !3459, file: !6076, line: 392, type: !6299, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6302)
!6299 = !DISubroutineType(types: !6300)
!6300 = !{!3429, !6301, !968}
!6301 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6077, size: 64, align: 64, dwarfAddressSpace: 0)
!6302 = !{!6303, !6304, !6305, !6307, !6310}
!6303 = !DILocalVariable(name: "self", arg: 1, scope: !6298, file: !6076, line: 392, type: !6301)
!6304 = !DILocalVariable(name: "page", arg: 2, scope: !6298, file: !6076, line: 392, type: !968)
!6305 = !DILocalVariable(name: "p4", scope: !6306, file: !6076, line: 393, type: !589, align: 8)
!6306 = distinct !DILexicalBlock(scope: !6298, file: !6076, line: 393, column: 9)
!6307 = !DILocalVariable(name: "p3", scope: !6308, file: !6076, line: 399, type: !6309, align: 8)
!6308 = distinct !DILexicalBlock(scope: !6306, file: !6076, line: 399, column: 9)
!6309 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!6310 = !DILocalVariable(name: "p3_entry", scope: !6311, file: !6076, line: 400, type: !37, align: 8)
!6311 = distinct !DILexicalBlock(scope: !6308, file: !6076, line: 400, column: 9)
!6312 = !DILocation(line: 392, column: 23, scope: !6298)
!6313 = !DILocation(line: 392, column: 30, scope: !6298)
!6314 = !DILocation(line: 400, column: 13, scope: !6311)
!6315 = !DILocation(line: 393, column: 18, scope: !6298)
!6316 = !DILocation(line: 393, column: 13, scope: !6306)
!6317 = !DILocation(line: 395, column: 12, scope: !6306)
!6318 = !DILocation(line: 395, column: 15, scope: !6306)
!6319 = !DILocation(line: 399, column: 43, scope: !6306)
!6320 = !DILocation(line: 399, column: 29, scope: !6306)
!6321 = !DILocation(line: 399, column: 27, scope: !6306)
!6322 = !DILocation(line: 399, column: 13, scope: !6308)
!6323 = !DILocation(line: 400, column: 28, scope: !6308)
!6324 = !DILocation(line: 400, column: 25, scope: !6308)
!6325 = !DILocation(line: 400, column: 24, scope: !6308)
!6326 = !DILocation(line: 402, column: 12, scope: !6311)
!6327 = !DILocation(line: 396, column: 24, scope: !6306)
!6328 = !DILocation(line: 396, column: 20, scope: !6306)
!6329 = !DILocation(line: 1, column: 1, scope: !6330)
!6330 = !DILexicalBlockFile(scope: !6306, file: !4848, discriminator: 0)
!6331 = !DILocation(line: 408, column: 6, scope: !6298)
!6332 = !DILocation(line: 406, column: 39, scope: !6311)
!6333 = !DILocation(line: 406, column: 9, scope: !6311)
!6334 = !DILocation(line: 407, column: 22, scope: !6311)
!6335 = !DILocation(line: 403, column: 24, scope: !6311)
!6336 = !DILocation(line: 403, column: 20, scope: !6311)
!6337 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h52d171a5ab41a2f6E", scope: !3458, file: !6076, line: 407, type: !6338, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6340)
!6338 = !DISubroutineType(types: !6339)
!6339 = !{!3439, !3457, !3421}
!6340 = !{!6341, !6342}
!6341 = !DILocalVariable(name: "p3_entry", scope: !6337, file: !6076, line: 400, type: !37, align: 8)
!6342 = !DILocalVariable(arg: 2, scope: !6337, file: !6076, line: 407, type: !3421)
!6343 = !DILocation(line: 400, column: 13, scope: !6337)
!6344 = !DILocation(line: 407, column: 23, scope: !6337)
!6345 = !DILocation(line: 407, column: 78, scope: !6337)
!6346 = !DILocation(line: 407, column: 42, scope: !6337)
!6347 = !DILocation(line: 407, column: 94, scope: !6337)
!6348 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h50fe528f2c6c7e11E", scope: !3357, file: !6076, line: 427, type: !6349, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6351)
!6349 = !DISubroutineType(types: !6350)
!6350 = !{!859, !6083, !874}
!6351 = !{!6352, !6353, !6354, !6356, !6358, !6360, !6362, !6364, !6366, !6368, !6370, !6372, !6374, !6376, !6378, !6380}
!6352 = !DILocalVariable(name: "self", arg: 1, scope: !6348, file: !6076, line: 428, type: !6083)
!6353 = !DILocalVariable(name: "page", arg: 2, scope: !6348, file: !6076, line: 429, type: !874)
!6354 = !DILocalVariable(name: "p4", scope: !6355, file: !6076, line: 431, type: !6097, align: 8)
!6355 = distinct !DILexicalBlock(scope: !6348, file: !6076, line: 431, column: 9)
!6356 = !DILocalVariable(name: "p4_entry", scope: !6357, file: !6076, line: 432, type: !37, align: 8)
!6357 = distinct !DILexicalBlock(scope: !6355, file: !6076, line: 432, column: 9)
!6358 = !DILocalVariable(name: "residual", scope: !6359, file: !6076, line: 436, type: !899, align: 8)
!6359 = distinct !DILexicalBlock(scope: !6357, file: !6076, line: 436, column: 11)
!6360 = !DILocalVariable(name: "val", scope: !6361, file: !6076, line: 433, type: !664, align: 8)
!6361 = distinct !DILexicalBlock(scope: !6357, file: !6076, line: 433, column: 9)
!6362 = !DILocalVariable(name: "p3", scope: !6363, file: !6076, line: 438, type: !590, align: 8)
!6363 = distinct !DILexicalBlock(scope: !6357, file: !6076, line: 438, column: 9)
!6364 = !DILocalVariable(name: "p3_entry", scope: !6365, file: !6076, line: 439, type: !37, align: 8)
!6365 = distinct !DILexicalBlock(scope: !6363, file: !6076, line: 439, column: 9)
!6366 = !DILocalVariable(name: "residual", scope: !6367, file: !6076, line: 443, type: !899, align: 8)
!6367 = distinct !DILexicalBlock(scope: !6365, file: !6076, line: 443, column: 11)
!6368 = !DILocalVariable(name: "val", scope: !6369, file: !6076, line: 440, type: !664, align: 8)
!6369 = distinct !DILexicalBlock(scope: !6365, file: !6076, line: 440, column: 9)
!6370 = !DILocalVariable(name: "p2", scope: !6371, file: !6076, line: 445, type: !590, align: 8)
!6371 = distinct !DILexicalBlock(scope: !6365, file: !6076, line: 445, column: 9)
!6372 = !DILocalVariable(name: "p2_entry", scope: !6373, file: !6076, line: 446, type: !3680, align: 8)
!6373 = distinct !DILexicalBlock(scope: !6371, file: !6076, line: 446, column: 9)
!6374 = !DILocalVariable(name: "flags", scope: !6375, file: !6076, line: 447, type: !366, align: 8)
!6375 = distinct !DILexicalBlock(scope: !6373, file: !6076, line: 447, column: 9)
!6376 = !DILocalVariable(name: "frame", scope: !6377, file: !6076, line: 456, type: !682, align: 8)
!6377 = distinct !DILexicalBlock(scope: !6375, file: !6076, line: 456, column: 9)
!6378 = !DILocalVariable(name: "residual", scope: !6379, file: !6076, line: 457, type: !899, align: 8)
!6379 = distinct !DILexicalBlock(scope: !6375, file: !6076, line: 457, column: 91)
!6380 = !DILocalVariable(name: "val", scope: !6381, file: !6076, line: 456, type: !682, align: 8)
!6381 = distinct !DILexicalBlock(scope: !6375, file: !6076, line: 456, column: 21)
!6382 = !DILocation(line: 428, column: 9, scope: !6348)
!6383 = !DILocation(line: 429, column: 9, scope: !6348)
!6384 = !DILocation(line: 433, column: 9, scope: !6361)
!6385 = !DILocation(line: 440, column: 9, scope: !6369)
!6386 = !DILocation(line: 446, column: 13, scope: !6373)
!6387 = !DILocation(line: 447, column: 13, scope: !6375)
!6388 = !DILocation(line: 456, column: 13, scope: !6377)
!6389 = !DILocation(line: 456, column: 21, scope: !6381)
!6390 = !DILocation(line: 431, column: 18, scope: !6348)
!6391 = !DILocation(line: 431, column: 13, scope: !6355)
!6392 = !DILocation(line: 432, column: 25, scope: !6355)
!6393 = !DILocation(line: 432, column: 28, scope: !6355)
!6394 = !DILocation(line: 432, column: 24, scope: !6355)
!6395 = !DILocation(line: 432, column: 13, scope: !6357)
!6396 = !DILocation(line: 433, column: 9, scope: !6357)
!6397 = !DILocation(line: 438, column: 47, scope: !6357)
!6398 = !DILocation(line: 438, column: 33, scope: !6357)
!6399 = !DILocation(line: 438, column: 27, scope: !6357)
!6400 = !DILocation(line: 438, column: 13, scope: !6363)
!6401 = !DILocation(line: 439, column: 28, scope: !6363)
!6402 = !DILocation(line: 439, column: 25, scope: !6363)
!6403 = !DILocation(line: 439, column: 24, scope: !6363)
!6404 = !DILocation(line: 439, column: 13, scope: !6365)
!6405 = !DILocation(line: 440, column: 9, scope: !6365)
!6406 = !DILocation(line: 436, column: 11, scope: !6357)
!6407 = !DILocation(line: 436, column: 11, scope: !6359)
!6408 = !DILocation(line: 433, column: 9, scope: !6359)
!6409 = !DILocation(line: 461, column: 6, scope: !6348)
!6410 = !DILocation(line: 445, column: 47, scope: !6365)
!6411 = !DILocation(line: 445, column: 33, scope: !6365)
!6412 = !DILocation(line: 445, column: 27, scope: !6365)
!6413 = !DILocation(line: 445, column: 13, scope: !6371)
!6414 = !DILocation(line: 446, column: 32, scope: !6371)
!6415 = !DILocation(line: 446, column: 29, scope: !6371)
!6416 = !DILocation(line: 446, column: 24, scope: !6371)
!6417 = !DILocation(line: 447, column: 21, scope: !6373)
!6418 = !DILocation(line: 449, column: 13, scope: !6375)
!6419 = !DILocation(line: 449, column: 12, scope: !6375)
!6420 = !DILocation(line: 443, column: 11, scope: !6365)
!6421 = !DILocation(line: 443, column: 11, scope: !6367)
!6422 = !DILocation(line: 440, column: 9, scope: !6367)
!6423 = !DILocation(line: 452, column: 13, scope: !6375)
!6424 = !DILocation(line: 452, column: 12, scope: !6375)
!6425 = !DILocation(line: 450, column: 24, scope: !6375)
!6426 = !DILocation(line: 450, column: 20, scope: !6375)
!6427 = !DILocation(line: 1, column: 1, scope: !6428)
!6428 = !DILexicalBlockFile(scope: !6375, file: !4848, discriminator: 0)
!6429 = !DILocation(line: 456, column: 51, scope: !6375)
!6430 = !DILocation(line: 456, column: 21, scope: !6375)
!6431 = !DILocation(line: 457, column: 22, scope: !6375)
!6432 = !DILocation(line: 453, column: 24, scope: !6375)
!6433 = !DILocation(line: 453, column: 20, scope: !6375)
!6434 = !DILocation(line: 459, column: 9, scope: !6377)
!6435 = !DILocation(line: 460, column: 20, scope: !6377)
!6436 = !DILocation(line: 460, column: 12, scope: !6377)
!6437 = !DILocation(line: 460, column: 9, scope: !6377)
!6438 = !DILocation(line: 457, column: 91, scope: !6375)
!6439 = !DILocation(line: 457, column: 91, scope: !6379)
!6440 = !DILocation(line: 456, column: 21, scope: !6379)
!6441 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbe7987c9761f7970E", scope: !3356, file: !6076, line: 433, type: !6442, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6444)
!6442 = !DISubroutineType(types: !6443)
!6443 = !{!881, !3355, !795}
!6444 = !{!6445, !6446}
!6445 = !DILocalVariable(name: "err", arg: 2, scope: !6441, file: !6076, line: 433, type: !795)
!6446 = !DILocalVariable(arg: 1, scope: !6441, file: !6076, line: 433, type: !3355)
!6447 = !DILocation(line: 433, column: 34, scope: !6441)
!6448 = !DILocation(line: 433, column: 35, scope: !6441)
!6449 = !DILocation(line: 433, column: 46, scope: !6441)
!6450 = !DILocation(line: 433, column: 40, scope: !6441)
!6451 = !DILocation(line: 434, column: 44, scope: !6441)
!6452 = !DILocation(line: 435, column: 38, scope: !6441)
!6453 = !DILocation(line: 436, column: 10, scope: !6441)
!6454 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hab5a9bd42d8222daE", scope: !3356, file: !6076, line: 440, type: !6455, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6457)
!6455 = !DISubroutineType(types: !6456)
!6456 = !{!881, !3707, !795}
!6457 = !{!6458, !6459}
!6458 = !DILocalVariable(name: "err", arg: 2, scope: !6454, file: !6076, line: 440, type: !795)
!6459 = !DILocalVariable(arg: 1, scope: !6454, file: !6076, line: 440, type: !3707)
!6460 = !DILocation(line: 440, column: 34, scope: !6454)
!6461 = !DILocation(line: 440, column: 35, scope: !6454)
!6462 = !DILocation(line: 440, column: 46, scope: !6454)
!6463 = !DILocation(line: 440, column: 40, scope: !6454)
!6464 = !DILocation(line: 441, column: 44, scope: !6454)
!6465 = !DILocation(line: 442, column: 38, scope: !6454)
!6466 = !DILocation(line: 443, column: 10, scope: !6454)
!6467 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3b08f181483b4ec8E", scope: !3356, file: !6076, line: 457, type: !6468, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6470)
!6468 = !DISubroutineType(types: !6469)
!6469 = !{!881, !3676, !3421}
!6470 = !{!6471, !6472}
!6471 = !DILocalVariable(name: "p2_entry", scope: !6467, file: !6076, line: 446, type: !3680, align: 8)
!6472 = !DILocalVariable(arg: 2, scope: !6467, file: !6076, line: 457, type: !3421)
!6473 = !DILocation(line: 446, column: 13, scope: !6467)
!6474 = !DILocation(line: 457, column: 23, scope: !6467)
!6475 = !DILocation(line: 457, column: 74, scope: !6467)
!6476 = !DILocation(line: 457, column: 42, scope: !6467)
!6477 = !DILocation(line: 457, column: 90, scope: !6467)
!6478 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h5940c58fb265a966E", scope: !3357, file: !6076, line: 463, type: !6479, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6496)
!6479 = !DISubroutineType(types: !6480)
!6480 = !{!6481, !6083, !874, !366}
!6481 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6482, templateParams: !19, identifier: "bf2b4c82e731cfeace9dc73fd4654d59")
!6482 = !{!6483}
!6483 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6481, file: !2, size: 128, align: 64, elements: !6484, templateParams: !19, identifier: "4db7fdcd8668986a7f67057ef164e032", discriminator: !6495)
!6484 = !{!6485, !6491}
!6485 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6483, file: !2, baseType: !6486, size: 128, align: 64, extraData: i64 0)
!6486 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6481, file: !2, size: 128, align: 64, elements: !6487, templateParams: !6489, identifier: "ea406bab5ee070a1758c1515c1a346c2")
!6487 = !{!6488}
!6488 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6486, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!6489 = !{!6490, !6199}
!6490 = !DITemplateTypeParameter(name: "T", type: !871)
!6491 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6483, file: !2, baseType: !6492, size: 128, align: 64, extraData: i64 1)
!6492 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6481, file: !2, size: 128, align: 64, elements: !6493, templateParams: !6489, identifier: "f119ce273eef972dec1ca016a1b79ddf")
!6493 = !{!6494}
!6494 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6492, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6495 = !DIDerivedType(tag: DW_TAG_member, scope: !6481, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6496 = !{!6497, !6498, !6499, !6500, !6502, !6504}
!6497 = !DILocalVariable(name: "self", arg: 1, scope: !6478, file: !6076, line: 464, type: !6083)
!6498 = !DILocalVariable(name: "page", arg: 2, scope: !6478, file: !6076, line: 465, type: !874)
!6499 = !DILocalVariable(name: "flags", arg: 3, scope: !6478, file: !6076, line: 466, type: !366)
!6500 = !DILocalVariable(name: "p4", scope: !6501, file: !6076, line: 469, type: !6097, align: 8)
!6501 = distinct !DILexicalBlock(scope: !6478, file: !6076, line: 469, column: 9)
!6502 = !DILocalVariable(name: "p3", scope: !6503, file: !6076, line: 475, type: !590, align: 8)
!6503 = distinct !DILexicalBlock(scope: !6501, file: !6076, line: 475, column: 9)
!6504 = !DILocalVariable(name: "p2", scope: !6505, file: !6076, line: 481, type: !590, align: 8)
!6505 = distinct !DILexicalBlock(scope: !6503, file: !6076, line: 481, column: 9)
!6506 = !DILocation(line: 464, column: 9, scope: !6478)
!6507 = !DILocation(line: 465, column: 9, scope: !6478)
!6508 = !DILocation(line: 466, column: 9, scope: !6478)
!6509 = !DILocation(line: 469, column: 18, scope: !6478)
!6510 = !DILocation(line: 469, column: 13, scope: !6501)
!6511 = !DILocation(line: 471, column: 12, scope: !6501)
!6512 = !DILocation(line: 471, column: 15, scope: !6501)
!6513 = !DILocation(line: 475, column: 47, scope: !6501)
!6514 = !DILocation(line: 475, column: 33, scope: !6501)
!6515 = !DILocation(line: 475, column: 27, scope: !6501)
!6516 = !DILocation(line: 475, column: 13, scope: !6503)
!6517 = !DILocation(line: 477, column: 15, scope: !6503)
!6518 = !DILocation(line: 477, column: 12, scope: !6503)
!6519 = !DILocation(line: 472, column: 20, scope: !6501)
!6520 = !DILocation(line: 1, column: 1, scope: !6521)
!6521 = !DILexicalBlockFile(scope: !6501, file: !4848, discriminator: 0)
!6522 = !DILocation(line: 490, column: 6, scope: !6478)
!6523 = !DILocation(line: 481, column: 47, scope: !6503)
!6524 = !DILocation(line: 481, column: 33, scope: !6503)
!6525 = !DILocation(line: 481, column: 27, scope: !6503)
!6526 = !DILocation(line: 481, column: 13, scope: !6505)
!6527 = !DILocation(line: 483, column: 15, scope: !6505)
!6528 = !DILocation(line: 483, column: 12, scope: !6505)
!6529 = !DILocation(line: 478, column: 20, scope: !6503)
!6530 = !DILocation(line: 1, column: 1, scope: !6531)
!6531 = !DILexicalBlockFile(scope: !6503, file: !4848, discriminator: 0)
!6532 = !DILocation(line: 487, column: 12, scope: !6505)
!6533 = !DILocation(line: 487, column: 9, scope: !6505)
!6534 = !DILocation(line: 487, column: 39, scope: !6505)
!6535 = !DILocation(line: 489, column: 12, scope: !6505)
!6536 = !DILocation(line: 489, column: 9, scope: !6505)
!6537 = !DILocation(line: 484, column: 20, scope: !6505)
!6538 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h1a026c35b3315ad9E", scope: !3357, file: !6076, line: 492, type: !6539, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6541)
!6539 = !DISubroutineType(types: !6540)
!6540 = !{!6239, !6083, !874, !366}
!6541 = !{!6542, !6543, !6544, !6545, !6547}
!6542 = !DILocalVariable(name: "self", arg: 1, scope: !6538, file: !6076, line: 493, type: !6083)
!6543 = !DILocalVariable(name: "page", arg: 2, scope: !6538, file: !6076, line: 494, type: !874)
!6544 = !DILocalVariable(name: "flags", arg: 3, scope: !6538, file: !6076, line: 495, type: !366)
!6545 = !DILocalVariable(name: "p4", scope: !6546, file: !6076, line: 497, type: !6097, align: 8)
!6546 = distinct !DILexicalBlock(scope: !6538, file: !6076, line: 497, column: 9)
!6547 = !DILocalVariable(name: "p4_entry", scope: !6548, file: !6076, line: 498, type: !3680, align: 8)
!6548 = distinct !DILexicalBlock(scope: !6546, file: !6076, line: 498, column: 9)
!6549 = !DILocation(line: 493, column: 9, scope: !6538)
!6550 = !DILocation(line: 494, column: 9, scope: !6538)
!6551 = !DILocation(line: 495, column: 9, scope: !6538)
!6552 = !DILocation(line: 497, column: 18, scope: !6538)
!6553 = !DILocation(line: 497, column: 13, scope: !6546)
!6554 = !DILocation(line: 498, column: 29, scope: !6546)
!6555 = !DILocation(line: 498, column: 32, scope: !6546)
!6556 = !DILocation(line: 498, column: 24, scope: !6546)
!6557 = !DILocation(line: 498, column: 13, scope: !6548)
!6558 = !DILocation(line: 500, column: 12, scope: !6548)
!6559 = !DILocation(line: 504, column: 9, scope: !6548)
!6560 = !DILocation(line: 506, column: 12, scope: !6548)
!6561 = !DILocation(line: 506, column: 9, scope: !6548)
!6562 = !DILocation(line: 507, column: 6, scope: !6538)
!6563 = !DILocation(line: 501, column: 20, scope: !6548)
!6564 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h85eaa2883383f8f7E", scope: !3357, file: !6076, line: 509, type: !6539, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6565)
!6565 = !{!6566, !6567, !6568, !6569, !6571, !6573}
!6566 = !DILocalVariable(name: "self", arg: 1, scope: !6564, file: !6076, line: 510, type: !6083)
!6567 = !DILocalVariable(name: "page", arg: 2, scope: !6564, file: !6076, line: 511, type: !874)
!6568 = !DILocalVariable(name: "flags", arg: 3, scope: !6564, file: !6076, line: 512, type: !366)
!6569 = !DILocalVariable(name: "p4", scope: !6570, file: !6076, line: 514, type: !6097, align: 8)
!6570 = distinct !DILexicalBlock(scope: !6564, file: !6076, line: 514, column: 9)
!6571 = !DILocalVariable(name: "p3", scope: !6572, file: !6076, line: 520, type: !590, align: 8)
!6572 = distinct !DILexicalBlock(scope: !6570, file: !6076, line: 520, column: 9)
!6573 = !DILocalVariable(name: "p3_entry", scope: !6574, file: !6076, line: 521, type: !3680, align: 8)
!6574 = distinct !DILexicalBlock(scope: !6572, file: !6076, line: 521, column: 9)
!6575 = !DILocation(line: 510, column: 9, scope: !6564)
!6576 = !DILocation(line: 511, column: 9, scope: !6564)
!6577 = !DILocation(line: 512, column: 9, scope: !6564)
!6578 = !DILocation(line: 514, column: 18, scope: !6564)
!6579 = !DILocation(line: 514, column: 13, scope: !6570)
!6580 = !DILocation(line: 516, column: 12, scope: !6570)
!6581 = !DILocation(line: 516, column: 15, scope: !6570)
!6582 = !DILocation(line: 520, column: 47, scope: !6570)
!6583 = !DILocation(line: 520, column: 33, scope: !6570)
!6584 = !DILocation(line: 520, column: 27, scope: !6570)
!6585 = !DILocation(line: 520, column: 13, scope: !6572)
!6586 = !DILocation(line: 521, column: 32, scope: !6572)
!6587 = !DILocation(line: 521, column: 29, scope: !6572)
!6588 = !DILocation(line: 521, column: 24, scope: !6572)
!6589 = !DILocation(line: 521, column: 13, scope: !6574)
!6590 = !DILocation(line: 523, column: 12, scope: !6574)
!6591 = !DILocation(line: 517, column: 20, scope: !6570)
!6592 = !DILocation(line: 1, column: 1, scope: !6593)
!6593 = !DILexicalBlockFile(scope: !6570, file: !4848, discriminator: 0)
!6594 = !DILocation(line: 530, column: 6, scope: !6564)
!6595 = !DILocation(line: 527, column: 9, scope: !6574)
!6596 = !DILocation(line: 529, column: 12, scope: !6574)
!6597 = !DILocation(line: 529, column: 9, scope: !6574)
!6598 = !DILocation(line: 524, column: 20, scope: !6574)
!6599 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h5cb324ea41ad27a1E", scope: !3357, file: !6076, line: 532, type: !6539, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6600)
!6600 = !{!6601, !6602, !6603}
!6601 = !DILocalVariable(name: "self", arg: 1, scope: !6599, file: !6076, line: 533, type: !6083)
!6602 = !DILocalVariable(name: "_page", arg: 2, scope: !6599, file: !6076, line: 534, type: !874)
!6603 = !DILocalVariable(name: "_flags", arg: 3, scope: !6599, file: !6076, line: 535, type: !366)
!6604 = !DILocation(line: 533, column: 9, scope: !6599)
!6605 = !DILocation(line: 534, column: 9, scope: !6599)
!6606 = !DILocation(line: 535, column: 9, scope: !6599)
!6607 = !DILocation(line: 538, column: 6, scope: !6599)
!6608 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17had4521144a9cbbedE", scope: !3357, file: !6076, line: 540, type: !6609, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6611)
!6609 = !DISubroutineType(types: !6610)
!6610 = !{!3532, !6301, !874}
!6611 = !{!6612, !6613, !6614, !6616, !6618, !6620, !6622}
!6612 = !DILocalVariable(name: "self", arg: 1, scope: !6608, file: !6076, line: 540, type: !6301)
!6613 = !DILocalVariable(name: "page", arg: 2, scope: !6608, file: !6076, line: 540, type: !874)
!6614 = !DILocalVariable(name: "p4", scope: !6615, file: !6076, line: 541, type: !589, align: 8)
!6615 = distinct !DILexicalBlock(scope: !6608, file: !6076, line: 541, column: 9)
!6616 = !DILocalVariable(name: "p3", scope: !6617, file: !6076, line: 547, type: !6309, align: 8)
!6617 = distinct !DILexicalBlock(scope: !6615, file: !6076, line: 547, column: 9)
!6618 = !DILocalVariable(name: "p3_entry", scope: !6619, file: !6076, line: 548, type: !37, align: 8)
!6619 = distinct !DILexicalBlock(scope: !6617, file: !6076, line: 548, column: 9)
!6620 = !DILocalVariable(name: "p2", scope: !6621, file: !6076, line: 554, type: !6309, align: 8)
!6621 = distinct !DILexicalBlock(scope: !6619, file: !6076, line: 554, column: 9)
!6622 = !DILocalVariable(name: "p2_entry", scope: !6623, file: !6076, line: 555, type: !37, align: 8)
!6623 = distinct !DILexicalBlock(scope: !6621, file: !6076, line: 555, column: 9)
!6624 = !DILocation(line: 540, column: 23, scope: !6608)
!6625 = !DILocation(line: 540, column: 30, scope: !6608)
!6626 = !DILocation(line: 555, column: 13, scope: !6623)
!6627 = !DILocation(line: 541, column: 18, scope: !6608)
!6628 = !DILocation(line: 541, column: 13, scope: !6615)
!6629 = !DILocation(line: 543, column: 12, scope: !6615)
!6630 = !DILocation(line: 543, column: 15, scope: !6615)
!6631 = !DILocation(line: 547, column: 43, scope: !6615)
!6632 = !DILocation(line: 547, column: 29, scope: !6615)
!6633 = !DILocation(line: 547, column: 27, scope: !6615)
!6634 = !DILocation(line: 547, column: 13, scope: !6617)
!6635 = !DILocation(line: 548, column: 28, scope: !6617)
!6636 = !DILocation(line: 548, column: 25, scope: !6617)
!6637 = !DILocation(line: 548, column: 24, scope: !6617)
!6638 = !DILocation(line: 548, column: 13, scope: !6619)
!6639 = !DILocation(line: 550, column: 12, scope: !6619)
!6640 = !DILocation(line: 544, column: 24, scope: !6615)
!6641 = !DILocation(line: 544, column: 20, scope: !6615)
!6642 = !DILocation(line: 1, column: 1, scope: !6643)
!6643 = !DILexicalBlockFile(scope: !6615, file: !4848, discriminator: 0)
!6644 = !DILocation(line: 563, column: 6, scope: !6608)
!6645 = !DILocation(line: 554, column: 43, scope: !6619)
!6646 = !DILocation(line: 554, column: 29, scope: !6619)
!6647 = !DILocation(line: 554, column: 27, scope: !6619)
!6648 = !DILocation(line: 554, column: 13, scope: !6621)
!6649 = !DILocation(line: 555, column: 28, scope: !6621)
!6650 = !DILocation(line: 555, column: 25, scope: !6621)
!6651 = !DILocation(line: 555, column: 24, scope: !6621)
!6652 = !DILocation(line: 557, column: 12, scope: !6623)
!6653 = !DILocation(line: 551, column: 24, scope: !6619)
!6654 = !DILocation(line: 551, column: 20, scope: !6619)
!6655 = !DILocation(line: 1, column: 1, scope: !6656)
!6656 = !DILexicalBlockFile(scope: !6619, file: !4848, discriminator: 0)
!6657 = !DILocation(line: 561, column: 39, scope: !6623)
!6658 = !DILocation(line: 561, column: 9, scope: !6623)
!6659 = !DILocation(line: 562, column: 22, scope: !6623)
!6660 = !DILocation(line: 558, column: 24, scope: !6623)
!6661 = !DILocation(line: 558, column: 20, scope: !6623)
!6662 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb01a45d701b8f2f2E", scope: !3547, file: !6076, line: 562, type: !6663, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6665)
!6663 = !DISubroutineType(types: !6664)
!6664 = !{!3439, !3546, !3421}
!6665 = !{!6666, !6667}
!6666 = !DILocalVariable(name: "p2_entry", scope: !6662, file: !6076, line: 555, type: !37, align: 8)
!6667 = !DILocalVariable(arg: 2, scope: !6662, file: !6076, line: 562, type: !3421)
!6668 = !DILocation(line: 555, column: 13, scope: !6662)
!6669 = !DILocation(line: 562, column: 23, scope: !6662)
!6670 = !DILocation(line: 562, column: 78, scope: !6662)
!6671 = !DILocation(line: 562, column: 42, scope: !6662)
!6672 = !DILocation(line: 562, column: 94, scope: !6662)
!6673 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17hcf16cd3c4bcb01b6E", scope: !3327, file: !6076, line: 582, type: !6674, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6676)
!6674 = !DISubroutineType(types: !6675)
!6675 = !{!996, !6083, !1011}
!6676 = !{!6677, !6678, !6679, !6681, !6683, !6685, !6687, !6689, !6691, !6693, !6695, !6697, !6699, !6701, !6703, !6705, !6707, !6709, !6711}
!6677 = !DILocalVariable(name: "self", arg: 1, scope: !6673, file: !6076, line: 583, type: !6083)
!6678 = !DILocalVariable(name: "page", arg: 2, scope: !6673, file: !6076, line: 584, type: !1011)
!6679 = !DILocalVariable(name: "p4", scope: !6680, file: !6076, line: 586, type: !6097, align: 8)
!6680 = distinct !DILexicalBlock(scope: !6673, file: !6076, line: 586, column: 9)
!6681 = !DILocalVariable(name: "p4_entry", scope: !6682, file: !6076, line: 587, type: !37, align: 8)
!6682 = distinct !DILexicalBlock(scope: !6680, file: !6076, line: 587, column: 9)
!6683 = !DILocalVariable(name: "residual", scope: !6684, file: !6076, line: 591, type: !899, align: 8)
!6684 = distinct !DILexicalBlock(scope: !6682, file: !6076, line: 591, column: 11)
!6685 = !DILocalVariable(name: "val", scope: !6686, file: !6076, line: 588, type: !664, align: 8)
!6686 = distinct !DILexicalBlock(scope: !6682, file: !6076, line: 588, column: 9)
!6687 = !DILocalVariable(name: "p3", scope: !6688, file: !6076, line: 593, type: !590, align: 8)
!6688 = distinct !DILexicalBlock(scope: !6682, file: !6076, line: 593, column: 9)
!6689 = !DILocalVariable(name: "p3_entry", scope: !6690, file: !6076, line: 594, type: !37, align: 8)
!6690 = distinct !DILexicalBlock(scope: !6688, file: !6076, line: 594, column: 9)
!6691 = !DILocalVariable(name: "residual", scope: !6692, file: !6076, line: 598, type: !899, align: 8)
!6692 = distinct !DILexicalBlock(scope: !6690, file: !6076, line: 598, column: 11)
!6693 = !DILocalVariable(name: "val", scope: !6694, file: !6076, line: 595, type: !664, align: 8)
!6694 = distinct !DILexicalBlock(scope: !6690, file: !6076, line: 595, column: 9)
!6695 = !DILocalVariable(name: "p2", scope: !6696, file: !6076, line: 600, type: !590, align: 8)
!6696 = distinct !DILexicalBlock(scope: !6690, file: !6076, line: 600, column: 9)
!6697 = !DILocalVariable(name: "p2_entry", scope: !6698, file: !6076, line: 601, type: !37, align: 8)
!6698 = distinct !DILexicalBlock(scope: !6696, file: !6076, line: 601, column: 9)
!6699 = !DILocalVariable(name: "residual", scope: !6700, file: !6076, line: 605, type: !899, align: 8)
!6700 = distinct !DILexicalBlock(scope: !6698, file: !6076, line: 605, column: 11)
!6701 = !DILocalVariable(name: "val", scope: !6702, file: !6076, line: 602, type: !664, align: 8)
!6702 = distinct !DILexicalBlock(scope: !6698, file: !6076, line: 602, column: 9)
!6703 = !DILocalVariable(name: "p1", scope: !6704, file: !6076, line: 607, type: !590, align: 8)
!6704 = distinct !DILexicalBlock(scope: !6698, file: !6076, line: 607, column: 9)
!6705 = !DILocalVariable(name: "p1_entry", scope: !6706, file: !6076, line: 608, type: !3680, align: 8)
!6706 = distinct !DILexicalBlock(scope: !6704, file: !6076, line: 608, column: 9)
!6707 = !DILocalVariable(name: "frame", scope: !6708, file: !6076, line: 610, type: !664, align: 8)
!6708 = distinct !DILexicalBlock(scope: !6706, file: !6076, line: 610, column: 9)
!6709 = !DILocalVariable(name: "residual", scope: !6710, file: !6076, line: 613, type: !899, align: 8)
!6710 = distinct !DILexicalBlock(scope: !6706, file: !6076, line: 613, column: 11)
!6711 = !DILocalVariable(name: "val", scope: !6712, file: !6076, line: 610, type: !664, align: 8)
!6712 = distinct !DILexicalBlock(scope: !6706, file: !6076, line: 610, column: 21)
!6713 = !DILocation(line: 583, column: 9, scope: !6673)
!6714 = !DILocation(line: 584, column: 9, scope: !6673)
!6715 = !DILocation(line: 588, column: 9, scope: !6686)
!6716 = !DILocation(line: 595, column: 9, scope: !6694)
!6717 = !DILocation(line: 602, column: 9, scope: !6702)
!6718 = !DILocation(line: 610, column: 13, scope: !6708)
!6719 = !DILocation(line: 610, column: 21, scope: !6712)
!6720 = !DILocation(line: 586, column: 18, scope: !6673)
!6721 = !DILocation(line: 586, column: 13, scope: !6680)
!6722 = !DILocation(line: 587, column: 25, scope: !6680)
!6723 = !DILocation(line: 587, column: 28, scope: !6680)
!6724 = !DILocation(line: 587, column: 24, scope: !6680)
!6725 = !DILocation(line: 587, column: 13, scope: !6682)
!6726 = !DILocation(line: 588, column: 9, scope: !6682)
!6727 = !DILocation(line: 593, column: 47, scope: !6682)
!6728 = !DILocation(line: 593, column: 33, scope: !6682)
!6729 = !DILocation(line: 593, column: 27, scope: !6682)
!6730 = !DILocation(line: 593, column: 13, scope: !6688)
!6731 = !DILocation(line: 594, column: 28, scope: !6688)
!6732 = !DILocation(line: 594, column: 25, scope: !6688)
!6733 = !DILocation(line: 594, column: 24, scope: !6688)
!6734 = !DILocation(line: 594, column: 13, scope: !6690)
!6735 = !DILocation(line: 595, column: 9, scope: !6690)
!6736 = !DILocation(line: 591, column: 11, scope: !6682)
!6737 = !DILocation(line: 591, column: 11, scope: !6684)
!6738 = !DILocation(line: 588, column: 9, scope: !6684)
!6739 = !DILocation(line: 617, column: 6, scope: !6673)
!6740 = !DILocation(line: 600, column: 47, scope: !6690)
!6741 = !DILocation(line: 600, column: 33, scope: !6690)
!6742 = !DILocation(line: 600, column: 27, scope: !6690)
!6743 = !DILocation(line: 600, column: 13, scope: !6696)
!6744 = !DILocation(line: 601, column: 28, scope: !6696)
!6745 = !DILocation(line: 601, column: 25, scope: !6696)
!6746 = !DILocation(line: 601, column: 24, scope: !6696)
!6747 = !DILocation(line: 601, column: 13, scope: !6698)
!6748 = !DILocation(line: 602, column: 9, scope: !6698)
!6749 = !DILocation(line: 598, column: 11, scope: !6690)
!6750 = !DILocation(line: 598, column: 11, scope: !6692)
!6751 = !DILocation(line: 595, column: 9, scope: !6692)
!6752 = !DILocation(line: 607, column: 47, scope: !6698)
!6753 = !DILocation(line: 607, column: 33, scope: !6698)
!6754 = !DILocation(line: 607, column: 27, scope: !6698)
!6755 = !DILocation(line: 607, column: 13, scope: !6704)
!6756 = !DILocation(line: 608, column: 32, scope: !6704)
!6757 = !DILocation(line: 608, column: 29, scope: !6704)
!6758 = !DILocation(line: 608, column: 24, scope: !6704)
!6759 = !DILocation(line: 608, column: 13, scope: !6706)
!6760 = !DILocation(line: 610, column: 21, scope: !6706)
!6761 = !DILocation(line: 605, column: 11, scope: !6698)
!6762 = !DILocation(line: 605, column: 11, scope: !6700)
!6763 = !DILocation(line: 602, column: 9, scope: !6700)
!6764 = !DILocation(line: 615, column: 9, scope: !6708)
!6765 = !DILocation(line: 616, column: 20, scope: !6708)
!6766 = !DILocation(line: 616, column: 12, scope: !6708)
!6767 = !DILocation(line: 616, column: 9, scope: !6708)
!6768 = !DILocation(line: 613, column: 11, scope: !6706)
!6769 = !DILocation(line: 613, column: 11, scope: !6710)
!6770 = !DILocation(line: 610, column: 21, scope: !6710)
!6771 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hfd0477d03d5829fdE", scope: !3326, file: !6076, line: 588, type: !6772, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6774)
!6772 = !DISubroutineType(types: !6773)
!6773 = !{!881, !3385, !795}
!6774 = !{!6775, !6776}
!6775 = !DILocalVariable(name: "err", arg: 2, scope: !6771, file: !6076, line: 588, type: !795)
!6776 = !DILocalVariable(arg: 1, scope: !6771, file: !6076, line: 588, type: !3385)
!6777 = !DILocation(line: 588, column: 34, scope: !6771)
!6778 = !DILocation(line: 588, column: 35, scope: !6771)
!6779 = !DILocation(line: 588, column: 46, scope: !6771)
!6780 = !DILocation(line: 588, column: 40, scope: !6771)
!6781 = !DILocation(line: 589, column: 44, scope: !6771)
!6782 = !DILocation(line: 590, column: 38, scope: !6771)
!6783 = !DILocation(line: 591, column: 10, scope: !6771)
!6784 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h76c5211725d5d249E", scope: !3326, file: !6076, line: 595, type: !6785, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6787)
!6785 = !DISubroutineType(types: !6786)
!6786 = !{!881, !3634, !795}
!6787 = !{!6788, !6789}
!6788 = !DILocalVariable(name: "err", arg: 2, scope: !6784, file: !6076, line: 595, type: !795)
!6789 = !DILocalVariable(arg: 1, scope: !6784, file: !6076, line: 595, type: !3634)
!6790 = !DILocation(line: 595, column: 34, scope: !6784)
!6791 = !DILocation(line: 595, column: 35, scope: !6784)
!6792 = !DILocation(line: 595, column: 46, scope: !6784)
!6793 = !DILocation(line: 595, column: 40, scope: !6784)
!6794 = !DILocation(line: 596, column: 44, scope: !6784)
!6795 = !DILocation(line: 597, column: 38, scope: !6784)
!6796 = !DILocation(line: 598, column: 10, scope: !6784)
!6797 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hae52456188885ec8E", scope: !3326, file: !6076, line: 602, type: !6798, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6800)
!6798 = !DISubroutineType(types: !6799)
!6799 = !{!881, !3325, !795}
!6800 = !{!6801, !6802}
!6801 = !DILocalVariable(name: "err", arg: 2, scope: !6797, file: !6076, line: 602, type: !795)
!6802 = !DILocalVariable(arg: 1, scope: !6797, file: !6076, line: 602, type: !3325)
!6803 = !DILocation(line: 602, column: 34, scope: !6797)
!6804 = !DILocation(line: 602, column: 35, scope: !6797)
!6805 = !DILocation(line: 602, column: 46, scope: !6797)
!6806 = !DILocation(line: 602, column: 40, scope: !6797)
!6807 = !DILocation(line: 603, column: 44, scope: !6797)
!6808 = !DILocation(line: 604, column: 38, scope: !6797)
!6809 = !DILocation(line: 605, column: 10, scope: !6797)
!6810 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd27dd0e3f60500ebE", scope: !3326, file: !6076, line: 610, type: !6811, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6813)
!6811 = !DISubroutineType(types: !6812)
!6812 = !{!881, !3778, !795}
!6813 = !{!6814, !6815}
!6814 = !DILocalVariable(name: "err", arg: 2, scope: !6810, file: !6076, line: 610, type: !795)
!6815 = !DILocalVariable(arg: 1, scope: !6810, file: !6076, line: 610, type: !3778)
!6816 = !DILocation(line: 610, column: 46, scope: !6810)
!6817 = !DILocation(line: 610, column: 47, scope: !6810)
!6818 = !DILocation(line: 610, column: 58, scope: !6810)
!6819 = !DILocation(line: 610, column: 52, scope: !6810)
!6820 = !DILocation(line: 611, column: 44, scope: !6810)
!6821 = !DILocation(line: 612, column: 38, scope: !6810)
!6822 = !DILocation(line: 613, column: 10, scope: !6810)
!6823 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h654a8e2c8c913065E", scope: !3327, file: !6076, line: 619, type: !6824, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6841)
!6824 = !DISubroutineType(types: !6825)
!6825 = !{!6826, !6083, !1011, !366}
!6826 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6827, templateParams: !19, identifier: "71b376a6b02388699f32166ec5b64b5")
!6827 = !{!6828}
!6828 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6826, file: !2, size: 128, align: 64, elements: !6829, templateParams: !19, identifier: "2b3127f700220c59d6eace12450b3442", discriminator: !6840)
!6829 = !{!6830, !6836}
!6830 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6828, file: !2, baseType: !6831, size: 128, align: 64, extraData: i64 0)
!6831 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6826, file: !2, size: 128, align: 64, elements: !6832, templateParams: !6834, identifier: "e1e31bab52263d02504846b833c14a2e")
!6832 = !{!6833}
!6833 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6831, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!6834 = !{!6835, !6199}
!6835 = !DITemplateTypeParameter(name: "T", type: !1008)
!6836 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6828, file: !2, baseType: !6837, size: 128, align: 64, extraData: i64 1)
!6837 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6826, file: !2, size: 128, align: 64, elements: !6838, templateParams: !6834, identifier: "1a2e7457518f7ab5f9c900f3a898afc4")
!6838 = !{!6839}
!6839 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6837, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6840 = !DIDerivedType(tag: DW_TAG_member, scope: !6826, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6841 = !{!6842, !6843, !6844, !6845, !6847, !6849, !6851}
!6842 = !DILocalVariable(name: "self", arg: 1, scope: !6823, file: !6076, line: 620, type: !6083)
!6843 = !DILocalVariable(name: "page", arg: 2, scope: !6823, file: !6076, line: 621, type: !1011)
!6844 = !DILocalVariable(name: "flags", arg: 3, scope: !6823, file: !6076, line: 622, type: !366)
!6845 = !DILocalVariable(name: "p4", scope: !6846, file: !6076, line: 624, type: !6097, align: 8)
!6846 = distinct !DILexicalBlock(scope: !6823, file: !6076, line: 624, column: 9)
!6847 = !DILocalVariable(name: "p3", scope: !6848, file: !6076, line: 630, type: !590, align: 8)
!6848 = distinct !DILexicalBlock(scope: !6846, file: !6076, line: 630, column: 9)
!6849 = !DILocalVariable(name: "p2", scope: !6850, file: !6076, line: 636, type: !590, align: 8)
!6850 = distinct !DILexicalBlock(scope: !6848, file: !6076, line: 636, column: 9)
!6851 = !DILocalVariable(name: "p1", scope: !6852, file: !6076, line: 642, type: !590, align: 8)
!6852 = distinct !DILexicalBlock(scope: !6850, file: !6076, line: 642, column: 9)
!6853 = !DILocation(line: 620, column: 9, scope: !6823)
!6854 = !DILocation(line: 621, column: 9, scope: !6823)
!6855 = !DILocation(line: 622, column: 9, scope: !6823)
!6856 = !DILocation(line: 624, column: 18, scope: !6823)
!6857 = !DILocation(line: 624, column: 13, scope: !6846)
!6858 = !DILocation(line: 626, column: 12, scope: !6846)
!6859 = !DILocation(line: 626, column: 15, scope: !6846)
!6860 = !DILocation(line: 630, column: 47, scope: !6846)
!6861 = !DILocation(line: 630, column: 33, scope: !6846)
!6862 = !DILocation(line: 630, column: 27, scope: !6846)
!6863 = !DILocation(line: 630, column: 13, scope: !6848)
!6864 = !DILocation(line: 632, column: 15, scope: !6848)
!6865 = !DILocation(line: 632, column: 12, scope: !6848)
!6866 = !DILocation(line: 627, column: 20, scope: !6846)
!6867 = !DILocation(line: 1, column: 1, scope: !6868)
!6868 = !DILexicalBlockFile(scope: !6846, file: !4848, discriminator: 0)
!6869 = !DILocation(line: 651, column: 6, scope: !6823)
!6870 = !DILocation(line: 636, column: 47, scope: !6848)
!6871 = !DILocation(line: 636, column: 33, scope: !6848)
!6872 = !DILocation(line: 636, column: 27, scope: !6848)
!6873 = !DILocation(line: 636, column: 13, scope: !6850)
!6874 = !DILocation(line: 638, column: 15, scope: !6850)
!6875 = !DILocation(line: 638, column: 12, scope: !6850)
!6876 = !DILocation(line: 633, column: 20, scope: !6848)
!6877 = !DILocation(line: 1, column: 1, scope: !6878)
!6878 = !DILexicalBlockFile(scope: !6848, file: !4848, discriminator: 0)
!6879 = !DILocation(line: 642, column: 47, scope: !6850)
!6880 = !DILocation(line: 642, column: 33, scope: !6850)
!6881 = !DILocation(line: 642, column: 27, scope: !6850)
!6882 = !DILocation(line: 642, column: 13, scope: !6852)
!6883 = !DILocation(line: 644, column: 15, scope: !6852)
!6884 = !DILocation(line: 644, column: 12, scope: !6852)
!6885 = !DILocation(line: 639, column: 20, scope: !6850)
!6886 = !DILocation(line: 1, column: 1, scope: !6887)
!6887 = !DILexicalBlockFile(scope: !6850, file: !4848, discriminator: 0)
!6888 = !DILocation(line: 648, column: 12, scope: !6852)
!6889 = !DILocation(line: 648, column: 9, scope: !6852)
!6890 = !DILocation(line: 650, column: 12, scope: !6852)
!6891 = !DILocation(line: 650, column: 9, scope: !6852)
!6892 = !DILocation(line: 645, column: 20, scope: !6852)
!6893 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haad0859ec480ae29E", scope: !3327, file: !6076, line: 653, type: !6894, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6896)
!6894 = !DISubroutineType(types: !6895)
!6895 = !{!6239, !6083, !1011, !366}
!6896 = !{!6897, !6898, !6899, !6900, !6902}
!6897 = !DILocalVariable(name: "self", arg: 1, scope: !6893, file: !6076, line: 654, type: !6083)
!6898 = !DILocalVariable(name: "page", arg: 2, scope: !6893, file: !6076, line: 655, type: !1011)
!6899 = !DILocalVariable(name: "flags", arg: 3, scope: !6893, file: !6076, line: 656, type: !366)
!6900 = !DILocalVariable(name: "p4", scope: !6901, file: !6076, line: 658, type: !6097, align: 8)
!6901 = distinct !DILexicalBlock(scope: !6893, file: !6076, line: 658, column: 9)
!6902 = !DILocalVariable(name: "p4_entry", scope: !6903, file: !6076, line: 659, type: !3680, align: 8)
!6903 = distinct !DILexicalBlock(scope: !6901, file: !6076, line: 659, column: 9)
!6904 = !DILocation(line: 654, column: 9, scope: !6893)
!6905 = !DILocation(line: 655, column: 9, scope: !6893)
!6906 = !DILocation(line: 656, column: 9, scope: !6893)
!6907 = !DILocation(line: 658, column: 18, scope: !6893)
!6908 = !DILocation(line: 658, column: 13, scope: !6901)
!6909 = !DILocation(line: 659, column: 29, scope: !6901)
!6910 = !DILocation(line: 659, column: 32, scope: !6901)
!6911 = !DILocation(line: 659, column: 24, scope: !6901)
!6912 = !DILocation(line: 659, column: 13, scope: !6903)
!6913 = !DILocation(line: 661, column: 12, scope: !6903)
!6914 = !DILocation(line: 665, column: 9, scope: !6903)
!6915 = !DILocation(line: 667, column: 12, scope: !6903)
!6916 = !DILocation(line: 667, column: 9, scope: !6903)
!6917 = !DILocation(line: 668, column: 6, scope: !6893)
!6918 = !DILocation(line: 662, column: 20, scope: !6903)
!6919 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h2445e306d348a193E", scope: !3327, file: !6076, line: 670, type: !6894, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6920)
!6920 = !{!6921, !6922, !6923, !6924, !6926, !6928}
!6921 = !DILocalVariable(name: "self", arg: 1, scope: !6919, file: !6076, line: 671, type: !6083)
!6922 = !DILocalVariable(name: "page", arg: 2, scope: !6919, file: !6076, line: 672, type: !1011)
!6923 = !DILocalVariable(name: "flags", arg: 3, scope: !6919, file: !6076, line: 673, type: !366)
!6924 = !DILocalVariable(name: "p4", scope: !6925, file: !6076, line: 675, type: !6097, align: 8)
!6925 = distinct !DILexicalBlock(scope: !6919, file: !6076, line: 675, column: 9)
!6926 = !DILocalVariable(name: "p3", scope: !6927, file: !6076, line: 681, type: !590, align: 8)
!6927 = distinct !DILexicalBlock(scope: !6925, file: !6076, line: 681, column: 9)
!6928 = !DILocalVariable(name: "p3_entry", scope: !6929, file: !6076, line: 682, type: !3680, align: 8)
!6929 = distinct !DILexicalBlock(scope: !6927, file: !6076, line: 682, column: 9)
!6930 = !DILocation(line: 671, column: 9, scope: !6919)
!6931 = !DILocation(line: 672, column: 9, scope: !6919)
!6932 = !DILocation(line: 673, column: 9, scope: !6919)
!6933 = !DILocation(line: 675, column: 18, scope: !6919)
!6934 = !DILocation(line: 675, column: 13, scope: !6925)
!6935 = !DILocation(line: 677, column: 12, scope: !6925)
!6936 = !DILocation(line: 677, column: 15, scope: !6925)
!6937 = !DILocation(line: 681, column: 47, scope: !6925)
!6938 = !DILocation(line: 681, column: 33, scope: !6925)
!6939 = !DILocation(line: 681, column: 27, scope: !6925)
!6940 = !DILocation(line: 681, column: 13, scope: !6927)
!6941 = !DILocation(line: 682, column: 32, scope: !6927)
!6942 = !DILocation(line: 682, column: 29, scope: !6927)
!6943 = !DILocation(line: 682, column: 24, scope: !6927)
!6944 = !DILocation(line: 682, column: 13, scope: !6929)
!6945 = !DILocation(line: 684, column: 12, scope: !6929)
!6946 = !DILocation(line: 678, column: 20, scope: !6925)
!6947 = !DILocation(line: 1, column: 1, scope: !6948)
!6948 = !DILexicalBlockFile(scope: !6925, file: !4848, discriminator: 0)
!6949 = !DILocation(line: 691, column: 6, scope: !6919)
!6950 = !DILocation(line: 688, column: 9, scope: !6929)
!6951 = !DILocation(line: 690, column: 12, scope: !6929)
!6952 = !DILocation(line: 690, column: 9, scope: !6929)
!6953 = !DILocation(line: 685, column: 20, scope: !6929)
!6954 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h1ca58bb1d6f7a884E", scope: !3327, file: !6076, line: 693, type: !6894, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6955)
!6955 = !{!6956, !6957, !6958, !6959, !6961, !6963, !6965}
!6956 = !DILocalVariable(name: "self", arg: 1, scope: !6954, file: !6076, line: 694, type: !6083)
!6957 = !DILocalVariable(name: "page", arg: 2, scope: !6954, file: !6076, line: 695, type: !1011)
!6958 = !DILocalVariable(name: "flags", arg: 3, scope: !6954, file: !6076, line: 696, type: !366)
!6959 = !DILocalVariable(name: "p4", scope: !6960, file: !6076, line: 698, type: !6097, align: 8)
!6960 = distinct !DILexicalBlock(scope: !6954, file: !6076, line: 698, column: 9)
!6961 = !DILocalVariable(name: "p3", scope: !6962, file: !6076, line: 704, type: !590, align: 8)
!6962 = distinct !DILexicalBlock(scope: !6960, file: !6076, line: 704, column: 9)
!6963 = !DILocalVariable(name: "p2", scope: !6964, file: !6076, line: 710, type: !590, align: 8)
!6964 = distinct !DILexicalBlock(scope: !6962, file: !6076, line: 710, column: 9)
!6965 = !DILocalVariable(name: "p2_entry", scope: !6966, file: !6076, line: 711, type: !3680, align: 8)
!6966 = distinct !DILexicalBlock(scope: !6964, file: !6076, line: 711, column: 9)
!6967 = !DILocation(line: 694, column: 9, scope: !6954)
!6968 = !DILocation(line: 695, column: 9, scope: !6954)
!6969 = !DILocation(line: 696, column: 9, scope: !6954)
!6970 = !DILocation(line: 698, column: 18, scope: !6954)
!6971 = !DILocation(line: 698, column: 13, scope: !6960)
!6972 = !DILocation(line: 700, column: 12, scope: !6960)
!6973 = !DILocation(line: 700, column: 15, scope: !6960)
!6974 = !DILocation(line: 704, column: 47, scope: !6960)
!6975 = !DILocation(line: 704, column: 33, scope: !6960)
!6976 = !DILocation(line: 704, column: 27, scope: !6960)
!6977 = !DILocation(line: 704, column: 13, scope: !6962)
!6978 = !DILocation(line: 706, column: 15, scope: !6962)
!6979 = !DILocation(line: 706, column: 12, scope: !6962)
!6980 = !DILocation(line: 701, column: 20, scope: !6960)
!6981 = !DILocation(line: 1, column: 1, scope: !6982)
!6982 = !DILexicalBlockFile(scope: !6960, file: !4848, discriminator: 0)
!6983 = !DILocation(line: 720, column: 6, scope: !6954)
!6984 = !DILocation(line: 710, column: 47, scope: !6962)
!6985 = !DILocation(line: 710, column: 33, scope: !6962)
!6986 = !DILocation(line: 710, column: 27, scope: !6962)
!6987 = !DILocation(line: 710, column: 13, scope: !6964)
!6988 = !DILocation(line: 711, column: 32, scope: !6964)
!6989 = !DILocation(line: 711, column: 29, scope: !6964)
!6990 = !DILocation(line: 711, column: 24, scope: !6964)
!6991 = !DILocation(line: 711, column: 13, scope: !6966)
!6992 = !DILocation(line: 713, column: 12, scope: !6966)
!6993 = !DILocation(line: 707, column: 20, scope: !6962)
!6994 = !DILocation(line: 1, column: 1, scope: !6995)
!6995 = !DILexicalBlockFile(scope: !6962, file: !4848, discriminator: 0)
!6996 = !DILocation(line: 717, column: 9, scope: !6966)
!6997 = !DILocation(line: 719, column: 12, scope: !6966)
!6998 = !DILocation(line: 719, column: 9, scope: !6966)
!6999 = !DILocation(line: 714, column: 20, scope: !6966)
!7000 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h69deb5780ca8ac6fE", scope: !3327, file: !6076, line: 722, type: !7001, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7003)
!7001 = !DISubroutineType(types: !7002)
!7002 = !{!3590, !6301, !1011}
!7003 = !{!7004, !7005, !7006, !7008, !7010, !7012, !7014, !7016, !7018}
!7004 = !DILocalVariable(name: "self", arg: 1, scope: !7000, file: !6076, line: 722, type: !6301)
!7005 = !DILocalVariable(name: "page", arg: 2, scope: !7000, file: !6076, line: 722, type: !1011)
!7006 = !DILocalVariable(name: "p4", scope: !7007, file: !6076, line: 723, type: !589, align: 8)
!7007 = distinct !DILexicalBlock(scope: !7000, file: !6076, line: 723, column: 9)
!7008 = !DILocalVariable(name: "p3", scope: !7009, file: !6076, line: 729, type: !6309, align: 8)
!7009 = distinct !DILexicalBlock(scope: !7007, file: !6076, line: 729, column: 9)
!7010 = !DILocalVariable(name: "p3_entry", scope: !7011, file: !6076, line: 730, type: !37, align: 8)
!7011 = distinct !DILexicalBlock(scope: !7009, file: !6076, line: 730, column: 9)
!7012 = !DILocalVariable(name: "p2", scope: !7013, file: !6076, line: 736, type: !6309, align: 8)
!7013 = distinct !DILexicalBlock(scope: !7011, file: !6076, line: 736, column: 9)
!7014 = !DILocalVariable(name: "p2_entry", scope: !7015, file: !6076, line: 737, type: !37, align: 8)
!7015 = distinct !DILexicalBlock(scope: !7013, file: !6076, line: 737, column: 9)
!7016 = !DILocalVariable(name: "p1", scope: !7017, file: !6076, line: 743, type: !6309, align: 8)
!7017 = distinct !DILexicalBlock(scope: !7015, file: !6076, line: 743, column: 9)
!7018 = !DILocalVariable(name: "p1_entry", scope: !7019, file: !6076, line: 744, type: !37, align: 8)
!7019 = distinct !DILexicalBlock(scope: !7017, file: !6076, line: 744, column: 9)
!7020 = !DILocation(line: 722, column: 23, scope: !7000)
!7021 = !DILocation(line: 722, column: 30, scope: !7000)
!7022 = !DILocation(line: 744, column: 13, scope: !7019)
!7023 = !DILocation(line: 723, column: 18, scope: !7000)
!7024 = !DILocation(line: 723, column: 13, scope: !7007)
!7025 = !DILocation(line: 725, column: 12, scope: !7007)
!7026 = !DILocation(line: 725, column: 15, scope: !7007)
!7027 = !DILocation(line: 729, column: 43, scope: !7007)
!7028 = !DILocation(line: 729, column: 29, scope: !7007)
!7029 = !DILocation(line: 729, column: 27, scope: !7007)
!7030 = !DILocation(line: 729, column: 13, scope: !7009)
!7031 = !DILocation(line: 730, column: 28, scope: !7009)
!7032 = !DILocation(line: 730, column: 25, scope: !7009)
!7033 = !DILocation(line: 730, column: 24, scope: !7009)
!7034 = !DILocation(line: 730, column: 13, scope: !7011)
!7035 = !DILocation(line: 732, column: 12, scope: !7011)
!7036 = !DILocation(line: 726, column: 24, scope: !7007)
!7037 = !DILocation(line: 726, column: 20, scope: !7007)
!7038 = !DILocation(line: 1, column: 1, scope: !7039)
!7039 = !DILexicalBlockFile(scope: !7007, file: !4848, discriminator: 0)
!7040 = !DILocation(line: 752, column: 6, scope: !7000)
!7041 = !DILocation(line: 736, column: 43, scope: !7011)
!7042 = !DILocation(line: 736, column: 29, scope: !7011)
!7043 = !DILocation(line: 736, column: 27, scope: !7011)
!7044 = !DILocation(line: 736, column: 13, scope: !7013)
!7045 = !DILocation(line: 737, column: 28, scope: !7013)
!7046 = !DILocation(line: 737, column: 25, scope: !7013)
!7047 = !DILocation(line: 737, column: 24, scope: !7013)
!7048 = !DILocation(line: 737, column: 13, scope: !7015)
!7049 = !DILocation(line: 739, column: 12, scope: !7015)
!7050 = !DILocation(line: 733, column: 24, scope: !7011)
!7051 = !DILocation(line: 733, column: 20, scope: !7011)
!7052 = !DILocation(line: 1, column: 1, scope: !7053)
!7053 = !DILexicalBlockFile(scope: !7011, file: !4848, discriminator: 0)
!7054 = !DILocation(line: 743, column: 43, scope: !7015)
!7055 = !DILocation(line: 743, column: 29, scope: !7015)
!7056 = !DILocation(line: 743, column: 27, scope: !7015)
!7057 = !DILocation(line: 743, column: 13, scope: !7017)
!7058 = !DILocation(line: 744, column: 28, scope: !7017)
!7059 = !DILocation(line: 744, column: 25, scope: !7017)
!7060 = !DILocation(line: 744, column: 24, scope: !7017)
!7061 = !DILocation(line: 746, column: 12, scope: !7019)
!7062 = !DILocation(line: 740, column: 24, scope: !7015)
!7063 = !DILocation(line: 740, column: 20, scope: !7015)
!7064 = !DILocation(line: 1, column: 1, scope: !7065)
!7065 = !DILexicalBlockFile(scope: !7015, file: !4848, discriminator: 0)
!7066 = !DILocation(line: 750, column: 39, scope: !7019)
!7067 = !DILocation(line: 750, column: 9, scope: !7019)
!7068 = !DILocation(line: 751, column: 22, scope: !7019)
!7069 = !DILocation(line: 747, column: 24, scope: !7019)
!7070 = !DILocation(line: 747, column: 20, scope: !7019)
!7071 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hfecb7903f863088fE", scope: !3605, file: !6076, line: 751, type: !7072, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7074)
!7072 = !DISubroutineType(types: !7073)
!7073 = !{!3439, !3604, !3421}
!7074 = !{!7075, !7076}
!7075 = !DILocalVariable(name: "p1_entry", scope: !7071, file: !6076, line: 744, type: !37, align: 8)
!7076 = !DILocalVariable(arg: 2, scope: !7071, file: !6076, line: 751, type: !3421)
!7077 = !DILocation(line: 744, column: 13, scope: !7071)
!7078 = !DILocation(line: 751, column: 23, scope: !7071)
!7079 = !DILocation(line: 751, column: 78, scope: !7071)
!7080 = !DILocation(line: 751, column: 42, scope: !7071)
!7081 = !DILocation(line: 751, column: 94, scope: !7071)
!7082 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hf6383f079f22fbd8E", scope: !7083, file: !6076, line: 757, type: !7084, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7103)
!7083 = !DINamespace(name: "{impl#4}", scope: !810)
!7084 = !DISubroutineType(types: !7085)
!7085 = !{!7086, !6301, !13}
!7086 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !326, file: !2, size: 256, align: 64, elements: !7087, templateParams: !19, identifier: "6ab59b1f76693510926c391104044f9c")
!7087 = !{!7088}
!7088 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7086, file: !2, size: 256, align: 64, elements: !7089, templateParams: !19, identifier: "1521e7b365274ac81ec8532427dd58a7", discriminator: !7102)
!7089 = !{!7090, !7096, !7098}
!7090 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7088, file: !2, baseType: !7091, size: 256, align: 64)
!7091 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7086, file: !2, size: 256, align: 64, elements: !7092, templateParams: !19, identifier: "db5cc90f1f205b009bd6540b1e0698a9")
!7092 = !{!7093, !7094, !7095}
!7093 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7091, file: !2, baseType: !656, size: 128, align: 64)
!7094 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7091, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!7095 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7091, file: !2, baseType: !366, size: 64, align: 64, offset: 192)
!7096 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7088, file: !2, baseType: !7097, size: 256, align: 64, extraData: i64 3)
!7097 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7086, file: !2, size: 256, align: 64, elements: !19, identifier: "906196cc2db3911d6397bb69ce3095ca")
!7098 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7088, file: !2, baseType: !7099, size: 256, align: 64, extraData: i64 4)
!7099 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7086, file: !2, size: 256, align: 64, elements: !7100, templateParams: !19, identifier: "74490f42014b9be510bce2890ee79ce")
!7100 = !{!7101}
!7101 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7099, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!7102 = !DIDerivedType(tag: DW_TAG_member, scope: !7086, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!7103 = !{!7104, !7105, !7106, !7108, !7110, !7112, !7114, !7116, !7118, !7120, !7122, !7124, !7126, !7128, !7130, !7132, !7134, !7136, !7138, !7140, !7142, !7144, !7146}
!7104 = !DILocalVariable(name: "self", arg: 1, scope: !7082, file: !6076, line: 757, type: !6301)
!7105 = !DILocalVariable(name: "addr", arg: 2, scope: !7082, file: !6076, line: 757, type: !13)
!7106 = !DILocalVariable(name: "page", scope: !7107, file: !6076, line: 758, type: !1011, align: 8)
!7107 = distinct !DILexicalBlock(scope: !7082, file: !6076, line: 758, column: 9)
!7108 = !DILocalVariable(name: "p4", scope: !7109, file: !6076, line: 760, type: !589, align: 8)
!7109 = distinct !DILexicalBlock(scope: !7107, file: !6076, line: 760, column: 9)
!7110 = !DILocalVariable(name: "p4_entry", scope: !7111, file: !6076, line: 761, type: !37, align: 8)
!7111 = distinct !DILexicalBlock(scope: !7109, file: !6076, line: 761, column: 9)
!7112 = !DILocalVariable(name: "p3", scope: !7113, file: !6076, line: 769, type: !6309, align: 8)
!7113 = distinct !DILexicalBlock(scope: !7111, file: !6076, line: 769, column: 9)
!7114 = !DILocalVariable(name: "p3_entry", scope: !7115, file: !6076, line: 770, type: !37, align: 8)
!7115 = distinct !DILexicalBlock(scope: !7113, file: !6076, line: 770, column: 9)
!7116 = !DILocalVariable(name: "entry", scope: !7117, file: !6076, line: 775, type: !37, align: 8)
!7117 = distinct !DILexicalBlock(scope: !7115, file: !6076, line: 775, column: 13)
!7118 = !DILocalVariable(name: "frame", scope: !7119, file: !6076, line: 776, type: !698, align: 8)
!7119 = distinct !DILexicalBlock(scope: !7117, file: !6076, line: 776, column: 13)
!7120 = !DILocalVariable(name: "offset", scope: !7121, file: !6076, line: 777, type: !18, align: 8)
!7121 = distinct !DILexicalBlock(scope: !7119, file: !6076, line: 777, column: 13)
!7122 = !DILocalVariable(name: "flags", scope: !7123, file: !6076, line: 778, type: !366, align: 8)
!7123 = distinct !DILexicalBlock(scope: !7121, file: !6076, line: 778, column: 13)
!7124 = !DILocalVariable(name: "p2", scope: !7125, file: !6076, line: 786, type: !6309, align: 8)
!7125 = distinct !DILexicalBlock(scope: !7115, file: !6076, line: 786, column: 9)
!7126 = !DILocalVariable(name: "p2_entry", scope: !7127, file: !6076, line: 787, type: !37, align: 8)
!7127 = distinct !DILexicalBlock(scope: !7125, file: !6076, line: 787, column: 9)
!7128 = !DILocalVariable(name: "entry", scope: !7129, file: !6076, line: 792, type: !37, align: 8)
!7129 = distinct !DILexicalBlock(scope: !7127, file: !6076, line: 792, column: 13)
!7130 = !DILocalVariable(name: "frame", scope: !7131, file: !6076, line: 793, type: !682, align: 8)
!7131 = distinct !DILexicalBlock(scope: !7129, file: !6076, line: 793, column: 13)
!7132 = !DILocalVariable(name: "offset", scope: !7133, file: !6076, line: 794, type: !18, align: 8)
!7133 = distinct !DILexicalBlock(scope: !7131, file: !6076, line: 794, column: 13)
!7134 = !DILocalVariable(name: "flags", scope: !7135, file: !6076, line: 795, type: !366, align: 8)
!7135 = distinct !DILexicalBlock(scope: !7133, file: !6076, line: 795, column: 13)
!7136 = !DILocalVariable(name: "p1", scope: !7137, file: !6076, line: 803, type: !6309, align: 8)
!7137 = distinct !DILexicalBlock(scope: !7127, file: !6076, line: 803, column: 9)
!7138 = !DILocalVariable(name: "p1_entry", scope: !7139, file: !6076, line: 804, type: !37, align: 8)
!7139 = distinct !DILexicalBlock(scope: !7137, file: !6076, line: 804, column: 9)
!7140 = !DILocalVariable(name: "frame", scope: !7141, file: !6076, line: 812, type: !664, align: 8)
!7141 = distinct !DILexicalBlock(scope: !7139, file: !6076, line: 812, column: 9)
!7142 = !DILocalVariable(name: "frame", scope: !7143, file: !6076, line: 813, type: !664, align: 8)
!7143 = distinct !DILexicalBlock(scope: !7139, file: !6076, line: 813, column: 13)
!7144 = !DILocalVariable(name: "offset", scope: !7145, file: !6076, line: 816, type: !18, align: 8)
!7145 = distinct !DILexicalBlock(scope: !7141, file: !6076, line: 816, column: 9)
!7146 = !DILocalVariable(name: "flags", scope: !7147, file: !6076, line: 817, type: !366, align: 8)
!7147 = distinct !DILexicalBlock(scope: !7145, file: !6076, line: 817, column: 9)
!7148 = !DILocation(line: 757, column: 18, scope: !7082)
!7149 = !DILocation(line: 757, column: 25, scope: !7082)
!7150 = !DILocation(line: 758, column: 13, scope: !7107)
!7151 = !DILocation(line: 776, column: 17, scope: !7119)
!7152 = !DILocation(line: 793, column: 17, scope: !7131)
!7153 = !DILocation(line: 812, column: 13, scope: !7141)
!7154 = !DILocation(line: 813, column: 16, scope: !7143)
!7155 = !DILocation(line: 758, column: 20, scope: !7082)
!7156 = !DILocation(line: 760, column: 18, scope: !7107)
!7157 = !DILocation(line: 760, column: 13, scope: !7109)
!7158 = !DILocation(line: 761, column: 25, scope: !7109)
!7159 = !DILocation(line: 761, column: 28, scope: !7109)
!7160 = !DILocation(line: 761, column: 24, scope: !7109)
!7161 = !DILocation(line: 761, column: 13, scope: !7111)
!7162 = !DILocation(line: 762, column: 12, scope: !7111)
!7163 = !DILocation(line: 765, column: 12, scope: !7111)
!7164 = !DILocation(line: 763, column: 20, scope: !7111)
!7165 = !DILocation(line: 1, column: 1, scope: !7166)
!7166 = !DILexicalBlockFile(scope: !7111, file: !4848, discriminator: 0)
!7167 = !DILocation(line: 823, column: 6, scope: !7082)
!7168 = !DILocation(line: 769, column: 37, scope: !7111)
!7169 = !DILocation(line: 769, column: 43, scope: !7111)
!7170 = !DILocation(line: 769, column: 29, scope: !7111)
!7171 = !DILocation(line: 769, column: 27, scope: !7111)
!7172 = !DILocation(line: 769, column: 13, scope: !7113)
!7173 = !DILocation(line: 770, column: 28, scope: !7113)
!7174 = !DILocation(line: 770, column: 25, scope: !7113)
!7175 = !DILocation(line: 770, column: 24, scope: !7113)
!7176 = !DILocation(line: 770, column: 13, scope: !7115)
!7177 = !DILocation(line: 771, column: 12, scope: !7115)
!7178 = !DILocation(line: 766, column: 13, scope: !7111)
!7179 = !DILocation(line: 774, column: 12, scope: !7115)
!7180 = !DILocation(line: 772, column: 20, scope: !7115)
!7181 = !DILocation(line: 1, column: 1, scope: !7182)
!7182 = !DILexicalBlockFile(scope: !7115, file: !4848, discriminator: 0)
!7183 = !DILocation(line: 786, column: 37, scope: !7115)
!7184 = !DILocation(line: 786, column: 43, scope: !7115)
!7185 = !DILocation(line: 786, column: 29, scope: !7115)
!7186 = !DILocation(line: 786, column: 27, scope: !7115)
!7187 = !DILocation(line: 786, column: 13, scope: !7125)
!7188 = !DILocation(line: 787, column: 28, scope: !7125)
!7189 = !DILocation(line: 787, column: 25, scope: !7125)
!7190 = !DILocation(line: 787, column: 24, scope: !7125)
!7191 = !DILocation(line: 787, column: 13, scope: !7127)
!7192 = !DILocation(line: 788, column: 12, scope: !7127)
!7193 = !DILocation(line: 775, column: 29, scope: !7115)
!7194 = !DILocation(line: 775, column: 26, scope: !7115)
!7195 = !DILocation(line: 775, column: 25, scope: !7115)
!7196 = !DILocation(line: 775, column: 17, scope: !7117)
!7197 = !DILocation(line: 776, column: 55, scope: !7117)
!7198 = !DILocation(line: 776, column: 25, scope: !7117)
!7199 = !DILocation(line: 777, column: 26, scope: !7119)
!7200 = !DILocation(line: 777, column: 17, scope: !7121)
!7201 = !DILocation(line: 778, column: 25, scope: !7121)
!7202 = !DILocation(line: 778, column: 17, scope: !7123)
!7203 = !DILocation(line: 780, column: 46, scope: !7123)
!7204 = !DILocation(line: 780, column: 24, scope: !7123)
!7205 = !DILocation(line: 779, column: 20, scope: !7123)
!7206 = !DILocation(line: 791, column: 12, scope: !7127)
!7207 = !DILocation(line: 789, column: 20, scope: !7127)
!7208 = !DILocation(line: 1, column: 1, scope: !7209)
!7209 = !DILexicalBlockFile(scope: !7127, file: !4848, discriminator: 0)
!7210 = !DILocation(line: 803, column: 37, scope: !7127)
!7211 = !DILocation(line: 803, column: 43, scope: !7127)
!7212 = !DILocation(line: 803, column: 29, scope: !7127)
!7213 = !DILocation(line: 803, column: 27, scope: !7127)
!7214 = !DILocation(line: 803, column: 13, scope: !7137)
!7215 = !DILocation(line: 804, column: 28, scope: !7137)
!7216 = !DILocation(line: 804, column: 25, scope: !7137)
!7217 = !DILocation(line: 804, column: 24, scope: !7137)
!7218 = !DILocation(line: 804, column: 13, scope: !7139)
!7219 = !DILocation(line: 805, column: 12, scope: !7139)
!7220 = !DILocation(line: 792, column: 29, scope: !7127)
!7221 = !DILocation(line: 792, column: 26, scope: !7127)
!7222 = !DILocation(line: 792, column: 25, scope: !7127)
!7223 = !DILocation(line: 792, column: 17, scope: !7129)
!7224 = !DILocation(line: 793, column: 55, scope: !7129)
!7225 = !DILocation(line: 793, column: 25, scope: !7129)
!7226 = !DILocation(line: 794, column: 26, scope: !7131)
!7227 = !DILocation(line: 794, column: 17, scope: !7133)
!7228 = !DILocation(line: 795, column: 25, scope: !7133)
!7229 = !DILocation(line: 795, column: 17, scope: !7135)
!7230 = !DILocation(line: 797, column: 46, scope: !7135)
!7231 = !DILocation(line: 797, column: 24, scope: !7135)
!7232 = !DILocation(line: 796, column: 20, scope: !7135)
!7233 = !DILocation(line: 808, column: 12, scope: !7139)
!7234 = !DILocation(line: 806, column: 20, scope: !7139)
!7235 = !DILocation(line: 1, column: 1, scope: !7236)
!7236 = !DILexicalBlockFile(scope: !7139, file: !4848, discriminator: 0)
!7237 = !DILocation(line: 812, column: 57, scope: !7139)
!7238 = !DILocation(line: 812, column: 27, scope: !7139)
!7239 = !DILocation(line: 812, column: 21, scope: !7139)
!7240 = !DILocation(line: 809, column: 13, scope: !7139)
!7241 = !DILocation(line: 813, column: 16, scope: !7139)
!7242 = !DILocation(line: 816, column: 32, scope: !7141)
!7243 = !DILocation(line: 816, column: 22, scope: !7141)
!7244 = !DILocation(line: 816, column: 13, scope: !7145)
!7245 = !DILocation(line: 817, column: 21, scope: !7145)
!7246 = !DILocation(line: 817, column: 13, scope: !7147)
!7247 = !DILocation(line: 819, column: 20, scope: !7147)
!7248 = !DILocation(line: 818, column: 9, scope: !7147)
!7249 = !DILocation(line: 814, column: 83, scope: !7139)
!7250 = !DILocation(line: 814, column: 46, scope: !7139)
!7251 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hbf8c2fbae3770355E", scope: !7252, file: !6076, line: 936, type: !7253, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7256)
!7252 = !DINamespace(name: "{impl#6}", scope: !810)
!7253 = !DISubroutineType(types: !7254)
!7254 = !{!192, !7255, !210}
!7255 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !809, size: 64, align: 64, dwarfAddressSpace: 0)
!7256 = !{!7257, !7258}
!7257 = !DILocalVariable(name: "self", arg: 1, scope: !7251, file: !6076, line: 936, type: !7255)
!7258 = !DILocalVariable(name: "f", arg: 2, scope: !7251, file: !6076, line: 936, type: !210)
!7259 = !DILocation(line: 936, column: 12, scope: !7251)
!7260 = !DILocation(line: 936, column: 19, scope: !7251)
!7261 = !DILocation(line: 937, column: 15, scope: !7251)
!7262 = !DILocation(line: 937, column: 9, scope: !7251)
!7263 = !DILocation(line: 939, column: 17, scope: !7251)
!7264 = !DILocation(line: 941, column: 44, scope: !7251)
!7265 = !DILocation(line: 943, column: 6, scope: !7251)
!7266 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h8214b5e6304d2028E", scope: !810, file: !6076, line: 947, type: !7267, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7269)
!7267 = !DISubroutineType(types: !7268)
!7268 = !{!4683, !874, !636}
!7269 = !{!7270, !7271}
!7270 = !DILocalVariable(name: "page", arg: 1, scope: !7266, file: !6076, line: 947, type: !874)
!7271 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7266, file: !6076, line: 947, type: !636)
!7272 = !DILocation(line: 947, column: 24, scope: !7266)
!7273 = !DILocation(line: 947, column: 39, scope: !7266)
!7274 = !DILocation(line: 948, column: 5, scope: !7266)
!7275 = !DILocation(line: 949, column: 2, scope: !7266)
!7276 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h93438931c64e12adE", scope: !810, file: !6076, line: 947, type: !7277, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7279)
!7277 = !DISubroutineType(types: !7278)
!7278 = !{!4683, !1011, !636}
!7279 = !{!7280, !7281}
!7280 = !DILocalVariable(name: "page", arg: 1, scope: !7276, file: !6076, line: 947, type: !1011)
!7281 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7276, file: !6076, line: 947, type: !636)
!7282 = !DILocation(line: 947, column: 24, scope: !7276)
!7283 = !DILocation(line: 947, column: 39, scope: !7276)
!7284 = !DILocation(line: 948, column: 5, scope: !7276)
!7285 = !DILocation(line: 949, column: 2, scope: !7276)
!7286 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hea60dd0afdf11b12E", scope: !810, file: !6076, line: 947, type: !7287, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7289)
!7287 = !DISubroutineType(types: !7288)
!7288 = !{!4683, !968, !636}
!7289 = !{!7290, !7291}
!7290 = !DILocalVariable(name: "page", arg: 1, scope: !7286, file: !6076, line: 947, type: !968)
!7291 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7286, file: !6076, line: 947, type: !636)
!7292 = !DILocation(line: 947, column: 24, scope: !7286)
!7293 = !DILocation(line: 947, column: 39, scope: !7286)
!7294 = !DILocation(line: 948, column: 5, scope: !7286)
!7295 = !DILocation(line: 949, column: 2, scope: !7286)
!7296 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h5b11a0d4bce1267aE", scope: !810, file: !6076, line: 952, type: !7297, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7299)
!7297 = !DISubroutineType(types: !7298)
!7298 = !{!1011, !874, !636}
!7299 = !{!7300, !7301}
!7300 = !DILocalVariable(name: "page", arg: 1, scope: !7296, file: !6076, line: 952, type: !874)
!7301 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7296, file: !6076, line: 952, type: !636)
!7302 = !DILocation(line: 952, column: 25, scope: !7296)
!7303 = !DILocation(line: 952, column: 40, scope: !7296)
!7304 = !DILocation(line: 957, column: 9, scope: !7296)
!7305 = !DILocation(line: 953, column: 5, scope: !7296)
!7306 = !DILocation(line: 959, column: 2, scope: !7296)
!7307 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17ha856472c96399708E", scope: !810, file: !6076, line: 952, type: !7308, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7310)
!7308 = !DISubroutineType(types: !7309)
!7309 = !{!1011, !968, !636}
!7310 = !{!7311, !7312}
!7311 = !DILocalVariable(name: "page", arg: 1, scope: !7307, file: !6076, line: 952, type: !968)
!7312 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7307, file: !6076, line: 952, type: !636)
!7313 = !DILocation(line: 952, column: 25, scope: !7307)
!7314 = !DILocation(line: 952, column: 40, scope: !7307)
!7315 = !DILocation(line: 957, column: 9, scope: !7307)
!7316 = !DILocation(line: 953, column: 5, scope: !7307)
!7317 = !DILocation(line: 959, column: 2, scope: !7307)
!7318 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hed8f3f672fb409fcE", scope: !810, file: !6076, line: 952, type: !7319, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7321)
!7319 = !DISubroutineType(types: !7320)
!7320 = !{!1011, !1011, !636}
!7321 = !{!7322, !7323}
!7322 = !DILocalVariable(name: "page", arg: 1, scope: !7318, file: !6076, line: 952, type: !1011)
!7323 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7318, file: !6076, line: 952, type: !636)
!7324 = !DILocation(line: 952, column: 25, scope: !7318)
!7325 = !DILocation(line: 952, column: 40, scope: !7318)
!7326 = !DILocation(line: 957, column: 9, scope: !7318)
!7327 = !DILocation(line: 953, column: 5, scope: !7318)
!7328 = !DILocation(line: 959, column: 2, scope: !7318)
!7329 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h63aaaaf9884f432dE", scope: !810, file: !6076, line: 962, type: !7277, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7330)
!7330 = !{!7331, !7332}
!7331 = !DILocalVariable(name: "page", arg: 1, scope: !7329, file: !6076, line: 962, type: !1011)
!7332 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7329, file: !6076, line: 962, type: !636)
!7333 = !DILocation(line: 962, column: 32, scope: !7329)
!7334 = !DILocation(line: 962, column: 47, scope: !7329)
!7335 = !DILocation(line: 963, column: 5, scope: !7329)
!7336 = !DILocation(line: 964, column: 2, scope: !7329)
!7337 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h856c1afee6867978E", scope: !810, file: !6076, line: 962, type: !7267, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7338)
!7338 = !{!7339, !7340}
!7339 = !DILocalVariable(name: "page", arg: 1, scope: !7337, file: !6076, line: 962, type: !874)
!7340 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7337, file: !6076, line: 962, type: !636)
!7341 = !DILocation(line: 962, column: 32, scope: !7337)
!7342 = !DILocation(line: 962, column: 47, scope: !7337)
!7343 = !DILocation(line: 963, column: 5, scope: !7337)
!7344 = !DILocation(line: 964, column: 2, scope: !7337)
!7345 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h96ecb954109467a3E", scope: !810, file: !6076, line: 967, type: !7297, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7346)
!7346 = !{!7347, !7348}
!7347 = !DILocalVariable(name: "page", arg: 1, scope: !7345, file: !6076, line: 967, type: !874)
!7348 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7345, file: !6076, line: 967, type: !636)
!7349 = !DILocation(line: 967, column: 33, scope: !7345)
!7350 = !DILocation(line: 967, column: 48, scope: !7345)
!7351 = !DILocation(line: 971, column: 9, scope: !7345)
!7352 = !DILocation(line: 972, column: 9, scope: !7345)
!7353 = !DILocation(line: 968, column: 5, scope: !7345)
!7354 = !DILocation(line: 974, column: 2, scope: !7345)
!7355 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9a0b126ae6e7441E", scope: !810, file: !6076, line: 967, type: !7319, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7356)
!7356 = !{!7357, !7358}
!7357 = !DILocalVariable(name: "page", arg: 1, scope: !7355, file: !6076, line: 967, type: !1011)
!7358 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7355, file: !6076, line: 967, type: !636)
!7359 = !DILocation(line: 967, column: 33, scope: !7355)
!7360 = !DILocation(line: 967, column: 48, scope: !7355)
!7361 = !DILocation(line: 971, column: 9, scope: !7355)
!7362 = !DILocation(line: 972, column: 9, scope: !7355)
!7363 = !DILocation(line: 968, column: 5, scope: !7355)
!7364 = !DILocation(line: 974, column: 2, scope: !7355)
!7365 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h5a9d5f526ce496baE", scope: !810, file: !6076, line: 977, type: !7277, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7366)
!7366 = !{!7367, !7368}
!7367 = !DILocalVariable(name: "page", arg: 1, scope: !7365, file: !6076, line: 977, type: !1011)
!7368 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7365, file: !6076, line: 977, type: !636)
!7369 = !DILocation(line: 977, column: 11, scope: !7365)
!7370 = !DILocation(line: 977, column: 33, scope: !7365)
!7371 = !DILocation(line: 978, column: 5, scope: !7365)
!7372 = !DILocation(line: 979, column: 2, scope: !7365)
!7373 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17he72f278dfe407d3aE", scope: !810, file: !6076, line: 982, type: !7319, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7374)
!7374 = !{!7375, !7376}
!7375 = !DILocalVariable(name: "page", arg: 1, scope: !7373, file: !6076, line: 982, type: !1011)
!7376 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7373, file: !6076, line: 982, type: !636)
!7377 = !DILocation(line: 982, column: 12, scope: !7373)
!7378 = !DILocation(line: 982, column: 34, scope: !7373)
!7379 = !DILocation(line: 985, column: 9, scope: !7373)
!7380 = !DILocation(line: 986, column: 9, scope: !7373)
!7381 = !DILocation(line: 987, column: 9, scope: !7373)
!7382 = !DILocation(line: 983, column: 5, scope: !7373)
!7383 = !DILocation(line: 989, column: 2, scope: !7373)
!7384 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h948ac54d00c8ab7cE", scope: !656, file: !327, line: 91, type: !7385, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7388)
!7385 = !DISubroutineType(types: !7386)
!7386 = !{!355, !7387}
!7387 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!7388 = !{!7389, !7390, !7392, !7394}
!7389 = !DILocalVariable(name: "self", arg: 1, scope: !7384, file: !327, line: 91, type: !7387)
!7390 = !DILocalVariable(name: "frame", scope: !7391, file: !327, line: 93, type: !746, align: 8)
!7391 = distinct !DILexicalBlock(scope: !7384, file: !327, line: 93, column: 13)
!7392 = !DILocalVariable(name: "frame", scope: !7393, file: !327, line: 94, type: !737, align: 8)
!7393 = distinct !DILexicalBlock(scope: !7384, file: !327, line: 94, column: 13)
!7394 = !DILocalVariable(name: "frame", scope: !7395, file: !327, line: 95, type: !728, align: 8)
!7395 = distinct !DILexicalBlock(scope: !7384, file: !327, line: 95, column: 13)
!7396 = !DILocation(line: 91, column: 32, scope: !7384)
!7397 = !DILocation(line: 92, column: 15, scope: !7384)
!7398 = !DILocation(line: 92, column: 9, scope: !7384)
!7399 = !DILocation(line: 93, column: 35, scope: !7384)
!7400 = !DILocation(line: 93, column: 35, scope: !7391)
!7401 = !DILocation(line: 93, column: 45, scope: !7391)
!7402 = !DILocation(line: 93, column: 63, scope: !7384)
!7403 = !DILocation(line: 94, column: 35, scope: !7384)
!7404 = !DILocation(line: 94, column: 35, scope: !7393)
!7405 = !DILocation(line: 94, column: 45, scope: !7393)
!7406 = !DILocation(line: 94, column: 63, scope: !7384)
!7407 = !DILocation(line: 95, column: 35, scope: !7384)
!7408 = !DILocation(line: 95, column: 35, scope: !7395)
!7409 = !DILocation(line: 95, column: 45, scope: !7395)
!7410 = !DILocation(line: 95, column: 63, scope: !7384)
!7411 = !DILocation(line: 97, column: 6, scope: !7384)
!7412 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h11841699d908b8c4E", scope: !656, file: !327, line: 100, type: !7413, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7415)
!7413 = !DISubroutineType(types: !7414)
!7414 = !{!18, !7387}
!7415 = !{!7416}
!7416 = !DILocalVariable(name: "self", arg: 1, scope: !7412, file: !327, line: 100, type: !7387)
!7417 = !DILocation(line: 100, column: 23, scope: !7412)
!7418 = !DILocation(line: 101, column: 15, scope: !7412)
!7419 = !DILocation(line: 101, column: 9, scope: !7412)
!7420 = !DILocation(line: 102, column: 41, scope: !7412)
!7421 = !DILocation(line: 103, column: 41, scope: !7412)
!7422 = !DILocation(line: 104, column: 41, scope: !7412)
!7423 = !DILocation(line: 106, column: 6, scope: !7412)
!7424 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h52852baea4242df0E", scope: !965, file: !327, line: 392, type: !7425, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7427)
!7425 = !DISubroutineType(types: !7426)
!7426 = !{!965, !968}
!7427 = !{!7428}
!7428 = !DILocalVariable(name: "page", arg: 1, scope: !7424, file: !327, line: 392, type: !968)
!7429 = !DILocation(line: 392, column: 16, scope: !7424)
!7430 = !DILocation(line: 393, column: 9, scope: !7424)
!7431 = !DILocation(line: 394, column: 6, scope: !7424)
!7432 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5ebdf5a60d794ffeE", scope: !1008, file: !327, line: 392, type: !7433, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7435)
!7433 = !DISubroutineType(types: !7434)
!7434 = !{!1008, !1011}
!7435 = !{!7436}
!7436 = !DILocalVariable(name: "page", arg: 1, scope: !7432, file: !327, line: 392, type: !1011)
!7437 = !DILocation(line: 392, column: 16, scope: !7432)
!7438 = !DILocation(line: 393, column: 9, scope: !7432)
!7439 = !DILocation(line: 394, column: 6, scope: !7432)
!7440 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h892c8dec8a340122E", scope: !871, file: !327, line: 392, type: !7441, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7443)
!7441 = !DISubroutineType(types: !7442)
!7442 = !{!871, !874}
!7443 = !{!7444}
!7444 = !DILocalVariable(name: "page", arg: 1, scope: !7440, file: !327, line: 392, type: !874)
!7445 = !DILocation(line: 392, column: 16, scope: !7440)
!7446 = !DILocation(line: 393, column: 9, scope: !7440)
!7447 = !DILocation(line: 394, column: 6, scope: !7440)
!7448 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h61286fbe0daa5288E", scope: !6247, file: !327, line: 423, type: !5085, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7449 = !DILocation(line: 425, column: 6, scope: !7448)
!7450 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0f6aecc78a01e585E", scope: !1011, file: !7451, line: 96, type: !7452, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7454)
!7451 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7452 = !DISubroutineType(types: !7453)
!7453 = !{!1011, !13}
!7454 = !{!7455}
!7455 = !DILocalVariable(name: "address", arg: 1, scope: !7450, file: !7451, line: 96, type: !13)
!7456 = !DILocation(line: 96, column: 31, scope: !7450)
!7457 = !DILocation(line: 98, column: 28, scope: !7450)
!7458 = !DILocation(line: 97, column: 9, scope: !7450)
!7459 = !DILocation(line: 101, column: 6, scope: !7450)
!7460 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h184a4f56145633e8E", scope: !1011, file: !7451, line: 199, type: !7461, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7463)
!7461 = !DISubroutineType(types: !7462)
!7462 = !{!1011, !636, !636, !636, !636}
!7463 = !{!7464, !7465, !7466, !7467, !7468}
!7464 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7460, file: !7451, line: 200, type: !636)
!7465 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7460, file: !7451, line: 201, type: !636)
!7466 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7460, file: !7451, line: 202, type: !636)
!7467 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7460, file: !7451, line: 203, type: !636)
!7468 = !DILocalVariable(name: "addr", scope: !7469, file: !7451, line: 207, type: !18, align: 8)
!7469 = distinct !DILexicalBlock(scope: !7460, file: !7451, line: 207, column: 9)
!7470 = !DILocation(line: 200, column: 9, scope: !7460)
!7471 = !DILocation(line: 201, column: 9, scope: !7460)
!7472 = !DILocation(line: 202, column: 9, scope: !7460)
!7473 = !DILocation(line: 203, column: 9, scope: !7460)
!7474 = !DILocation(line: 207, column: 13, scope: !7469)
!7475 = !DILocation(line: 207, column: 24, scope: !7460)
!7476 = !DILocation(line: 208, column: 23, scope: !7469)
!7477 = !DILocation(line: 208, column: 31, scope: !7469)
!7478 = !DILocation(line: 208, column: 9, scope: !7469)
!7479 = !DILocation(line: 209, column: 23, scope: !7469)
!7480 = !DILocation(line: 209, column: 31, scope: !7469)
!7481 = !DILocation(line: 209, column: 9, scope: !7469)
!7482 = !DILocation(line: 210, column: 23, scope: !7469)
!7483 = !DILocation(line: 210, column: 31, scope: !7469)
!7484 = !DILocation(line: 210, column: 9, scope: !7469)
!7485 = !DILocation(line: 211, column: 23, scope: !7469)
!7486 = !DILocation(line: 211, column: 31, scope: !7469)
!7487 = !DILocation(line: 211, column: 9, scope: !7469)
!7488 = !DILocation(line: 212, column: 48, scope: !7469)
!7489 = !DILocation(line: 212, column: 34, scope: !7469)
!7490 = !DILocation(line: 212, column: 9, scope: !7469)
!7491 = !DILocation(line: 213, column: 6, scope: !7460)
!7492 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h9d3b802844811132E", scope: !1011, file: !7451, line: 217, type: !7493, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7495)
!7493 = !DISubroutineType(types: !7494)
!7494 = !{!636, !1011}
!7495 = !{!7496}
!7496 = !DILocalVariable(name: "self", arg: 1, scope: !7492, file: !7451, line: 217, type: !1011)
!7497 = !DILocation(line: 217, column: 27, scope: !7492)
!7498 = !DILocation(line: 218, column: 9, scope: !7492)
!7499 = !DILocation(line: 219, column: 6, scope: !7492)
!7500 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hc81c4951f919c064E", scope: !7501, file: !7451, line: 405, type: !7502, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7505)
!7501 = !DINamespace(name: "{impl#24}", scope: !673)
!7502 = !DISubroutineType(types: !7503)
!7503 = !{!192, !7504, !210}
!7504 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3421, size: 64, align: 64, dwarfAddressSpace: 0)
!7505 = !{!7506, !7507}
!7506 = !DILocalVariable(name: "self", arg: 1, scope: !7500, file: !7451, line: 405, type: !7504)
!7507 = !DILocalVariable(name: "f", arg: 2, scope: !7500, file: !7451, line: 405, type: !210)
!7508 = !DILocation(line: 405, column: 12, scope: !7500)
!7509 = !DILocation(line: 405, column: 19, scope: !7500)
!7510 = !DILocation(line: 406, column: 9, scope: !7500)
!7511 = !DILocation(line: 407, column: 6, scope: !7500)
!7512 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h222bfd8e8943d707E", scope: !38, file: !7513, line: 37, type: !7514, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7516)
!7513 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7514 = !DISubroutineType(types: !7515)
!7515 = !{!310, !37}
!7516 = !{!7517}
!7517 = !DILocalVariable(name: "self", arg: 1, scope: !7512, file: !7513, line: 37, type: !37)
!7518 = !DILocation(line: 37, column: 28, scope: !7512)
!7519 = !DILocation(line: 38, column: 9, scope: !7512)
!7520 = !DILocation(line: 39, column: 6, scope: !7512)
!7521 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h26b9b7dd8aa27cd5E", scope: !38, file: !7513, line: 43, type: !7522, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7524)
!7522 = !DISubroutineType(types: !7523)
!7523 = !{null, !3680}
!7524 = !{!7525}
!7525 = !DILocalVariable(name: "self", arg: 1, scope: !7521, file: !7513, line: 43, type: !3680)
!7526 = !DILocation(line: 43, column: 23, scope: !7521)
!7527 = !DILocation(line: 44, column: 9, scope: !7521)
!7528 = !DILocation(line: 45, column: 6, scope: !7521)
!7529 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h4f31a8d16fe76802E", scope: !38, file: !7513, line: 49, type: !7530, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7532)
!7530 = !DISubroutineType(types: !7531)
!7531 = !{!366, !37}
!7532 = !{!7533}
!7533 = !DILocalVariable(name: "self", arg: 1, scope: !7529, file: !7513, line: 49, type: !37)
!7534 = !DILocation(line: 49, column: 24, scope: !7529)
!7535 = !DILocation(line: 50, column: 44, scope: !7529)
!7536 = !DILocation(line: 50, column: 9, scope: !7529)
!7537 = !DILocation(line: 51, column: 6, scope: !7529)
!7538 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h039d674a06f8512cE", scope: !38, file: !7513, line: 55, type: !7539, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7541)
!7539 = !DISubroutineType(types: !7540)
!7540 = !{!355, !37}
!7541 = !{!7542}
!7542 = !DILocalVariable(name: "self", arg: 1, scope: !7538, file: !7513, line: 55, type: !37)
!7543 = !DILocation(line: 55, column: 17, scope: !7538)
!7544 = !DILocation(line: 56, column: 23, scope: !7538)
!7545 = !DILocation(line: 56, column: 9, scope: !7538)
!7546 = !DILocation(line: 57, column: 6, scope: !7538)
!7547 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h70e6fae3dd29f10bE", scope: !38, file: !7513, line: 67, type: !7548, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7550)
!7548 = !DISubroutineType(types: !7549)
!7549 = !{!3294, !37}
!7550 = !{!7551}
!7551 = !DILocalVariable(name: "self", arg: 1, scope: !7547, file: !7513, line: 67, type: !37)
!7552 = !DILocation(line: 67, column: 18, scope: !7547)
!7553 = !DILocation(line: 68, column: 13, scope: !7547)
!7554 = !DILocation(line: 68, column: 12, scope: !7547)
!7555 = !DILocation(line: 70, column: 19, scope: !7547)
!7556 = !DILocation(line: 69, column: 13, scope: !7547)
!7557 = !DILocation(line: 68, column: 9, scope: !7547)
!7558 = !DILocation(line: 75, column: 6, scope: !7547)
!7559 = !DILocation(line: 73, column: 46, scope: !7547)
!7560 = !DILocation(line: 73, column: 16, scope: !7547)
!7561 = !DILocation(line: 73, column: 13, scope: !7547)
!7562 = !DILocation(line: 70, column: 16, scope: !7547)
!7563 = !DILocation(line: 71, column: 13, scope: !7547)
!7564 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h18932d6a8a5ad0f9E", scope: !38, file: !7513, line: 93, type: !7565, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7567)
!7565 = !DISubroutineType(types: !7566)
!7566 = !{null, !3680, !366}
!7567 = !{!7568, !7569}
!7568 = !DILocalVariable(name: "self", arg: 1, scope: !7564, file: !7513, line: 93, type: !3680)
!7569 = !DILocalVariable(name: "flags", arg: 2, scope: !7564, file: !7513, line: 93, type: !366)
!7570 = !DILocation(line: 93, column: 22, scope: !7564)
!7571 = !DILocation(line: 93, column: 33, scope: !7564)
!7572 = !DILocation(line: 94, column: 22, scope: !7564)
!7573 = !DILocation(line: 94, column: 45, scope: !7564)
!7574 = !DILocation(line: 94, column: 9, scope: !7564)
!7575 = !DILocation(line: 95, column: 6, scope: !7564)
!7576 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hef640aaa00c04085E", scope: !7577, file: !7513, line: 99, type: !7578, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7580)
!7577 = !DINamespace(name: "{impl#1}", scope: !39)
!7578 = !DISubroutineType(types: !7579)
!7579 = !{!192, !37, !210}
!7580 = !{!7581, !7582, !7583}
!7581 = !DILocalVariable(name: "self", arg: 1, scope: !7576, file: !7513, line: 99, type: !37)
!7582 = !DILocalVariable(name: "f", arg: 2, scope: !7576, file: !7513, line: 99, type: !210)
!7583 = !DILocalVariable(name: "f", scope: !7584, file: !7513, line: 100, type: !5418, align: 8)
!7584 = distinct !DILexicalBlock(scope: !7576, file: !7513, line: 100, column: 9)
!7585 = !DILocation(line: 99, column: 12, scope: !7576)
!7586 = !DILocation(line: 99, column: 19, scope: !7576)
!7587 = !DILocation(line: 100, column: 13, scope: !7584)
!7588 = !DILocation(line: 100, column: 21, scope: !7576)
!7589 = !DILocation(line: 101, column: 26, scope: !7584)
!7590 = !DILocation(line: 101, column: 9, scope: !7584)
!7591 = !DILocation(line: 102, column: 27, scope: !7584)
!7592 = !DILocation(line: 102, column: 9, scope: !7584)
!7593 = !DILocation(line: 103, column: 9, scope: !7584)
!7594 = !DILocation(line: 104, column: 6, scope: !7576)
!7595 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h5a028ccba95e2c8aE", scope: !591, file: !7513, line: 193, type: !7596, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7596 = !DISubroutineType(types: !7597)
!7597 = !{!591}
!7598 = !DILocation(line: 196, column: 22, scope: !7595)
!7599 = !DILocation(line: 195, column: 9, scope: !7595)
!7600 = !DILocation(line: 198, column: 6, scope: !7595)
!7601 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h6faa2d8b7d53b342E", scope: !7602, file: !7513, line: 241, type: !7603, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7605)
!7602 = !DINamespace(name: "{impl#5}", scope: !39)
!7603 = !DISubroutineType(types: !7604)
!7604 = !{!37, !6309, !636, !917}
!7605 = !{!7606, !7607}
!7606 = !DILocalVariable(name: "self", arg: 1, scope: !7601, file: !7513, line: 241, type: !6309)
!7607 = !DILocalVariable(name: "index", arg: 2, scope: !7601, file: !7513, line: 241, type: !636)
!7608 = !DILocation(line: 241, column: 14, scope: !7601)
!7609 = !DILocation(line: 241, column: 21, scope: !7601)
!7610 = !DILocation(line: 242, column: 23, scope: !7601)
!7611 = !DILocation(line: 242, column: 10, scope: !7601)
!7612 = !DILocation(line: 242, column: 9, scope: !7601)
!7613 = !DILocation(line: 243, column: 6, scope: !7601)
!7614 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8dd523e1d581451fE", scope: !7615, file: !7513, line: 248, type: !7616, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7618)
!7615 = !DINamespace(name: "{impl#6}", scope: !39)
!7616 = !DISubroutineType(types: !7617)
!7617 = !{!3680, !590, !636, !917}
!7618 = !{!7619, !7620}
!7619 = !DILocalVariable(name: "self", arg: 1, scope: !7614, file: !7513, line: 248, type: !590)
!7620 = !DILocalVariable(name: "index", arg: 2, scope: !7614, file: !7513, line: 248, type: !636)
!7621 = !DILocation(line: 248, column: 18, scope: !7614)
!7622 = !DILocation(line: 248, column: 29, scope: !7614)
!7623 = !DILocation(line: 249, column: 27, scope: !7614)
!7624 = !DILocation(line: 249, column: 14, scope: !7614)
!7625 = !DILocation(line: 249, column: 9, scope: !7614)
!7626 = !DILocation(line: 250, column: 6, scope: !7614)
!7627 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hf1233d1804bd1968E", scope: !7628, file: !7513, line: 254, type: !7596, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7628 = !DINamespace(name: "{impl#7}", scope: !39)
!7629 = !DILocation(line: 255, column: 9, scope: !7627)
!7630 = !DILocation(line: 256, column: 6, scope: !7627)
!7631 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h12a1f3e6bad40502E", scope: !7632, file: !7513, line: 261, type: !7633, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7635)
!7632 = !DINamespace(name: "{impl#8}", scope: !39)
!7633 = !DISubroutineType(types: !7634)
!7634 = !{!192, !6309, !210}
!7635 = !{!7636, !7637}
!7636 = !DILocalVariable(name: "self", arg: 1, scope: !7631, file: !7513, line: 261, type: !6309)
!7637 = !DILocalVariable(name: "f", arg: 2, scope: !7631, file: !7513, line: 261, type: !210)
!7638 = !DILocation(line: 261, column: 12, scope: !7631)
!7639 = !DILocation(line: 261, column: 19, scope: !7631)
!7640 = !DILocation(line: 262, column: 9, scope: !7631)
!7641 = !DILocation(line: 263, column: 6, scope: !7631)
!7642 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he137dbf72f923969E", scope: !636, file: !7513, line: 284, type: !7643, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7645)
!7643 = !DISubroutineType(types: !7644)
!7644 = !{!636, !57}
!7645 = !{!7646}
!7646 = !DILocalVariable(name: "index", arg: 1, scope: !7642, file: !7513, line: 284, type: !57)
!7647 = !DILocation(line: 284, column: 31, scope: !7642)
!7648 = !DILocation(line: 285, column: 14, scope: !7642)
!7649 = !DILocation(line: 285, column: 9, scope: !7642)
!7650 = !DILocation(line: 286, column: 6, scope: !7642)
!7651 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hdee638547eb1a240E", scope: !7652, file: !7513, line: 305, type: !7653, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7655)
!7652 = !DINamespace(name: "{impl#12}", scope: !39)
!7653 = !DISubroutineType(types: !7654)
!7654 = !{!18, !636}
!7655 = !{!7656}
!7656 = !DILocalVariable(name: "index", arg: 1, scope: !7651, file: !7513, line: 305, type: !636)
!7657 = !DILocation(line: 305, column: 13, scope: !7651)
!7658 = !DILocation(line: 53, column: 21, scope: !5072, inlinedAt: !7659)
!7659 = distinct !DILocation(line: 306, column: 9, scope: !7651)
!7660 = !DILocation(line: 54, column: 17, scope: !5072, inlinedAt: !7659)
!7661 = !DILocation(line: 307, column: 6, scope: !7651)
!7662 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h14fb4d68c2ebbc6bE", scope: !7663, file: !7513, line: 312, type: !7664, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7666)
!7663 = !DINamespace(name: "{impl#13}", scope: !39)
!7664 = !DISubroutineType(types: !7665)
!7665 = !{!9, !636}
!7666 = !{!7667}
!7667 = !DILocalVariable(name: "index", arg: 1, scope: !7662, file: !7513, line: 312, type: !636)
!7668 = !DILocation(line: 312, column: 13, scope: !7662)
!7669 = !DILocalVariable(name: "small", arg: 1, scope: !7670, file: !3804, line: 53, type: !57)
!7670 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17hf10e355bf2aa3b2eE", scope: !7671, file: !3804, line: 53, type: !7672, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7674)
!7671 = !DINamespace(name: "{impl#72}", scope: !3807)
!7672 = !DISubroutineType(types: !7673)
!7673 = !{!9, !57}
!7674 = !{!7669}
!7675 = !DILocation(line: 53, column: 21, scope: !7670, inlinedAt: !7676)
!7676 = distinct !DILocation(line: 313, column: 9, scope: !7662)
!7677 = !DILocation(line: 54, column: 17, scope: !7670, inlinedAt: !7676)
!7678 = !DILocation(line: 314, column: 6, scope: !7662)
!7679 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hac2e1616ae5aee82E", scope: !4705, file: !7513, line: 335, type: !7680, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7682)
!7680 = !DISubroutineType(types: !7681)
!7681 = !{!4705, !57}
!7682 = !{!7683}
!7683 = !DILocalVariable(name: "offset", arg: 1, scope: !7679, file: !7513, line: 335, type: !57)
!7684 = !DILocation(line: 335, column: 31, scope: !7679)
!7685 = !DILocation(line: 336, column: 14, scope: !7679)
!7686 = !DILocation(line: 336, column: 9, scope: !7679)
!7687 = !DILocation(line: 337, column: 6, scope: !7679)
!7688 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h3d5517bba1e4415fE", scope: !7689, file: !7513, line: 356, type: !7690, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7692)
!7689 = !DINamespace(name: "{impl#17}", scope: !39)
!7690 = !DISubroutineType(types: !7691)
!7691 = !{!18, !4705}
!7692 = !{!7693}
!7693 = !DILocalVariable(name: "offset", arg: 1, scope: !7688, file: !7513, line: 356, type: !4705)
!7694 = !DILocation(line: 356, column: 13, scope: !7688)
!7695 = !DILocation(line: 53, column: 21, scope: !5072, inlinedAt: !7696)
!7696 = distinct !DILocation(line: 357, column: 9, scope: !7688)
!7697 = !DILocation(line: 54, column: 17, scope: !5072, inlinedAt: !7696)
!7698 = !DILocation(line: 358, column: 6, scope: !7688)
!7699 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h0a36ab72e304ddd1E", scope: !814, file: !7513, line: 383, type: !7700, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7715)
!7700 = !DISubroutineType(types: !7701)
!7701 = !{!7702, !814}
!7702 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7703, templateParams: !19, identifier: "3e3a7b6ebe4aa79943fb8e0cec4255a8")
!7703 = !{!7704}
!7704 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7702, file: !2, size: 8, align: 8, elements: !7705, templateParams: !19, identifier: "9681b2224494216a14b541d1a2edd221", discriminator: !7714)
!7705 = !{!7706, !7710}
!7706 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7704, file: !2, baseType: !7707, size: 8, align: 8, extraData: i64 0)
!7707 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7702, file: !2, size: 8, align: 8, elements: !19, templateParams: !7708, identifier: "9df02ba46ba4c77d883a68b27e9f2865")
!7708 = !{!7709}
!7709 = !DITemplateTypeParameter(name: "T", type: !814)
!7710 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7704, file: !2, baseType: !7711, size: 8, align: 8)
!7711 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7702, file: !2, size: 8, align: 8, elements: !7712, templateParams: !7708, identifier: "4efd60d96be6e9ca861c6491b7f1048c")
!7712 = !{!7713}
!7713 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7711, file: !2, baseType: !814, size: 8, align: 8)
!7714 = !DIDerivedType(tag: DW_TAG_member, scope: !7702, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7715 = !{!7716}
!7716 = !DILocalVariable(name: "self", arg: 1, scope: !7699, file: !7513, line: 383, type: !814)
!7717 = !DILocation(line: 383, column: 35, scope: !7699)
!7718 = !DILocation(line: 384, column: 15, scope: !7699)
!7719 = !{i8 1, i8 5}
!7720 = !DILocation(line: 384, column: 9, scope: !7699)
!7721 = !DILocation(line: 388, column: 36, scope: !7699)
!7722 = !DILocation(line: 387, column: 36, scope: !7699)
!7723 = !DILocation(line: 387, column: 60, scope: !7699)
!7724 = !DILocation(line: 386, column: 38, scope: !7699)
!7725 = !DILocation(line: 386, column: 62, scope: !7699)
!7726 = !DILocation(line: 385, column: 37, scope: !7699)
!7727 = !DILocation(line: 385, column: 63, scope: !7699)
!7728 = !DILocation(line: 390, column: 6, scope: !7699)
!7729 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h8e3b9756373a8eecE", scope: !814, file: !7513, line: 393, type: !7730, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7732)
!7730 = !DISubroutineType(types: !7731)
!7731 = !{!18, !814}
!7732 = !{!7733}
!7733 = !DILocalVariable(name: "self", arg: 1, scope: !7729, file: !7513, line: 393, type: !814)
!7734 = !DILocation(line: 393, column: 48, scope: !7729)
!7735 = !DILocation(line: 394, column: 18, scope: !7729)
!7736 = !DILocation(line: 394, column: 17, scope: !7729)
!7737 = !DILocation(line: 394, column: 9, scope: !7729)
!7738 = !DILocation(line: 395, column: 6, scope: !7729)
!7739 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h15b9b4c28fd545cbE", scope: !814, file: !7513, line: 398, type: !7730, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7740)
!7740 = !{!7741}
!7741 = !DILocalVariable(name: "self", arg: 1, scope: !7739, file: !7513, line: 398, type: !814)
!7742 = !DILocation(line: 398, column: 48, scope: !7739)
!7743 = !DILocation(line: 399, column: 20, scope: !7739)
!7744 = !DILocation(line: 399, column: 19, scope: !7739)
!7745 = !DILocation(line: 399, column: 18, scope: !7739)
!7746 = !DILocation(line: 399, column: 17, scope: !7739)
!7747 = !DILocation(line: 399, column: 9, scope: !7739)
!7748 = !DILocation(line: 400, column: 6, scope: !7739)
!7749 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617h33818dc1c31ed11fE", scope: !259, file: !4848, line: 55, type: !7750, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7752)
!7750 = !DISubroutineType(types: !7751)
!7751 = !{!259, !57}
!7752 = !{!7753, !7754}
!7753 = !DILocalVariable(name: "value", arg: 1, scope: !7749, file: !4848, line: 55, type: !57)
!7754 = !DILocalVariable(name: "i", scope: !7755, file: !4848, line: 61, type: !57, align: 2)
!7755 = distinct !DILexicalBlock(scope: !7749, file: !4848, line: 61, column: 13)
!7756 = !DILocation(line: 55, column: 21, scope: !7749)
!7757 = !DILocation(line: 61, column: 13, scope: !7755)
!7758 = !DILocation(line: 56, column: 9, scope: !7749)
!7759 = !DILocation(line: 61, column: 13, scope: !7749)
!7760 = !DILocation(line: 61, column: 18, scope: !7755)
!7761 = !DILocation(line: 57, column: 18, scope: !7749)
!7762 = !DILocation(line: 58, column: 18, scope: !7749)
!7763 = !DILocation(line: 59, column: 18, scope: !7749)
!7764 = !DILocation(line: 60, column: 18, scope: !7749)
!7765 = !DILocation(line: 63, column: 6, scope: !7749)
!7766 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h7187d72e01a0b8bfE", scope: !7767, file: !4591, line: 40, type: !7768, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7770)
!7767 = !DINamespace(name: "{impl#47}", scope: !14)
!7768 = !DISubroutineType(types: !7769)
!7769 = !{!310, !647, !647}
!7770 = !{!7771, !7772}
!7771 = !DILocalVariable(name: "self", arg: 1, scope: !7766, file: !4591, line: 40, type: !647)
!7772 = !DILocalVariable(name: "other", arg: 2, scope: !7766, file: !4591, line: 40, type: !647)
!7773 = !DILocation(line: 40, column: 23, scope: !7766)
!7774 = !DILocation(line: 42, column: 21, scope: !7766)
!7775 = !DILocation(line: 40, column: 32, scope: !7766)
!7776 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h5b544a0d504c17a4E", scope: !7778, file: !7777, line: 82, type: !7780, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7786)
!7777 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7778 = !DINamespace(name: "{impl#20}", scope: !7779)
!7779 = !DINamespace(name: "port", scope: !389)
!7780 = !DISubroutineType(types: !7781)
!7781 = !{!192, !7782, !210}
!7782 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7783, size: 64, align: 64, dwarfAddressSpace: 0)
!7783 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7779, file: !2, align: 8, elements: !7784, templateParams: !19, identifier: "ca157876dbeab727390ca6c024376fde")
!7784 = !{!7785}
!7785 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7783, file: !2, baseType: !7, align: 8)
!7786 = !{!7787, !7788}
!7787 = !DILocalVariable(name: "self", arg: 1, scope: !7776, file: !7777, line: 82, type: !7782)
!7788 = !DILocalVariable(name: "f", arg: 2, scope: !7776, file: !7777, line: 82, type: !210)
!7789 = !DILocation(line: 82, column: 10, scope: !7776)
!7790 = !DILocation(line: 83, column: 27, scope: !7776)
!7791 = !DILocation(line: 82, column: 15, scope: !7776)
!7792 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hec4d0897424be4d8E", scope: !7793, file: !7777, line: 91, type: !7794, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7800)
!7793 = !DINamespace(name: "{impl#21}", scope: !7779)
!7794 = !DISubroutineType(types: !7795)
!7795 = !{!192, !7796, !210}
!7796 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7797, size: 64, align: 64, dwarfAddressSpace: 0)
!7797 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7779, file: !2, align: 8, elements: !7798, templateParams: !19, identifier: "d1fc5a2e877a12fafa78d18b78d90494")
!7798 = !{!7799}
!7799 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7797, file: !2, baseType: !7, align: 8)
!7800 = !{!7801, !7802}
!7801 = !DILocalVariable(name: "self", arg: 1, scope: !7792, file: !7777, line: 91, type: !7796)
!7802 = !DILocalVariable(name: "f", arg: 2, scope: !7792, file: !7777, line: 91, type: !210)
!7803 = !DILocation(line: 91, column: 10, scope: !7792)
!7804 = !DILocation(line: 92, column: 28, scope: !7792)
!7805 = !DILocation(line: 91, column: 15, scope: !7792)
!7806 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17haa4b12df7ab308e1E", scope: !7807, file: !7777, line: 100, type: !7808, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7814)
!7807 = !DINamespace(name: "{impl#22}", scope: !7779)
!7808 = !DISubroutineType(types: !7809)
!7809 = !{!192, !7810, !210}
!7810 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7811, size: 64, align: 64, dwarfAddressSpace: 0)
!7811 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7779, file: !2, align: 8, elements: !7812, templateParams: !19, identifier: "777583680fc9998d878b0442f25d553")
!7812 = !{!7813}
!7813 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7811, file: !2, baseType: !7, align: 8)
!7814 = !{!7815, !7816}
!7815 = !DILocalVariable(name: "self", arg: 1, scope: !7806, file: !7777, line: 100, type: !7810)
!7816 = !DILocalVariable(name: "f", arg: 2, scope: !7806, file: !7777, line: 100, type: !210)
!7817 = !DILocation(line: 100, column: 10, scope: !7806)
!7818 = !DILocation(line: 101, column: 28, scope: !7806)
!7819 = !DILocation(line: 100, column: 15, scope: !7806)
!7820 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h8313271fca3d66f2E", scope: !7822, file: !7821, line: 3, type: !7824, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7830)
!7821 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7822 = !DINamespace(name: "{impl#3}", scope: !7823)
!7823 = !DINamespace(name: "random", scope: !389)
!7824 = !DISubroutineType(types: !7825)
!7825 = !{!192, !7826, !210}
!7826 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7827, size: 64, align: 64, dwarfAddressSpace: 0)
!7827 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7823, file: !2, align: 8, elements: !7828, templateParams: !19, identifier: "b9c2adfb971a38e1c6a77bc98df56e92")
!7828 = !{!7829}
!7829 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7827, file: !2, baseType: !7, align: 8)
!7830 = !{!7831, !7832}
!7831 = !DILocalVariable(name: "self", arg: 1, scope: !7820, file: !7821, line: 3, type: !7826)
!7832 = !DILocalVariable(name: "f", arg: 2, scope: !7820, file: !7821, line: 3, type: !210)
!7833 = !DILocation(line: 3, column: 23, scope: !7820)
!7834 = !DILocation(line: 5, column: 19, scope: !7820)
!7835 = !DILocation(line: 3, column: 28, scope: !7820)
!7836 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h776ac52e216aeebaE", scope: !5060, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7839)
!7837 = !DISubroutineType(types: !7838)
!7838 = !{!5064}
!7839 = !{!7840}
!7840 = !DILocalVariable(name: "segment", scope: !7841, file: !5059, line: 14, type: !57, align: 2)
!7841 = distinct !DILexicalBlock(scope: !7836, file: !5059, line: 14, column: 13)
!7842 = !DILocation(line: 14, column: 17, scope: !7841)
!7843 = !DILocation(line: 16, column: 17, scope: !7841)
!7844 = !{i32 40502}
!7845 = !DILocation(line: 18, column: 29, scope: !7841)
!7846 = !DILocation(line: 18, column: 13, scope: !7841)
!7847 = !DILocation(line: 19, column: 10, scope: !7836)
!7848 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6725166aa2707bc3E", scope: !7849, file: !5059, line: 28, type: !5062, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7850)
!7849 = !DINamespace(name: "{impl#2}", scope: !5061)
!7850 = !{!7851}
!7851 = !DILocalVariable(name: "sel", arg: 1, scope: !7848, file: !5059, line: 28, type: !5064)
!7852 = !DILocation(line: 28, column: 31, scope: !7848)
!7853 = !DILocation(line: 30, column: 21, scope: !7848)
!7854 = !{i32 40900}
!7855 = !DILocation(line: 32, column: 14, scope: !7848)
!7856 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h29b40ec6eb92d459E", scope: !7849, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7857)
!7857 = !{!7858}
!7858 = !DILocalVariable(name: "segment", scope: !7859, file: !5059, line: 14, type: !57, align: 2)
!7859 = distinct !DILexicalBlock(scope: !7856, file: !5059, line: 14, column: 13)
!7860 = !DILocation(line: 14, column: 17, scope: !7859)
!7861 = !DILocation(line: 16, column: 17, scope: !7859)
!7862 = !DILocation(line: 18, column: 29, scope: !7859)
!7863 = !DILocation(line: 18, column: 13, scope: !7859)
!7864 = !DILocation(line: 19, column: 10, scope: !7856)
!7865 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h26486f35e7fdab4fE", scope: !7866, file: !5059, line: 28, type: !5062, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7867)
!7866 = !DINamespace(name: "{impl#3}", scope: !5061)
!7867 = !{!7868}
!7868 = !DILocalVariable(name: "sel", arg: 1, scope: !7865, file: !5059, line: 28, type: !5064)
!7869 = !DILocation(line: 28, column: 31, scope: !7865)
!7870 = !DILocation(line: 30, column: 21, scope: !7865)
!7871 = !DILocation(line: 32, column: 14, scope: !7865)
!7872 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h515c101c19e77a66E", scope: !7866, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7873)
!7873 = !{!7874}
!7874 = !DILocalVariable(name: "segment", scope: !7875, file: !5059, line: 14, type: !57, align: 2)
!7875 = distinct !DILexicalBlock(scope: !7872, file: !5059, line: 14, column: 13)
!7876 = !DILocation(line: 14, column: 17, scope: !7875)
!7877 = !DILocation(line: 16, column: 17, scope: !7875)
!7878 = !DILocation(line: 18, column: 29, scope: !7875)
!7879 = !DILocation(line: 18, column: 13, scope: !7875)
!7880 = !DILocation(line: 19, column: 10, scope: !7872)
!7881 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h1aa3314cb6711ab6E", scope: !7882, file: !5059, line: 28, type: !5062, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7883)
!7882 = !DINamespace(name: "{impl#4}", scope: !5061)
!7883 = !{!7884}
!7884 = !DILocalVariable(name: "sel", arg: 1, scope: !7881, file: !5059, line: 28, type: !5064)
!7885 = !DILocation(line: 28, column: 31, scope: !7881)
!7886 = !DILocation(line: 30, column: 21, scope: !7881)
!7887 = !DILocation(line: 32, column: 14, scope: !7881)
!7888 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17habd037a489d4b1c2E", scope: !7882, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7889)
!7889 = !{!7890}
!7890 = !DILocalVariable(name: "segment", scope: !7891, file: !5059, line: 14, type: !57, align: 2)
!7891 = distinct !DILexicalBlock(scope: !7888, file: !5059, line: 14, column: 13)
!7892 = !DILocation(line: 14, column: 17, scope: !7891)
!7893 = !DILocation(line: 16, column: 17, scope: !7891)
!7894 = !DILocation(line: 18, column: 29, scope: !7891)
!7895 = !DILocation(line: 18, column: 13, scope: !7891)
!7896 = !DILocation(line: 19, column: 10, scope: !7888)
!7897 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hb88210bd43f282a1E", scope: !7898, file: !5059, line: 28, type: !5062, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7899)
!7898 = !DINamespace(name: "{impl#5}", scope: !5061)
!7899 = !{!7900}
!7900 = !DILocalVariable(name: "sel", arg: 1, scope: !7897, file: !5059, line: 28, type: !5064)
!7901 = !DILocation(line: 28, column: 31, scope: !7897)
!7902 = !DILocation(line: 30, column: 21, scope: !7897)
!7903 = !DILocation(line: 32, column: 14, scope: !7897)
!7904 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h0b3d68b65fefc8a1E", scope: !7898, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7905)
!7905 = !{!7906}
!7906 = !DILocalVariable(name: "segment", scope: !7907, file: !5059, line: 14, type: !57, align: 2)
!7907 = distinct !DILexicalBlock(scope: !7904, file: !5059, line: 14, column: 13)
!7908 = !DILocation(line: 14, column: 17, scope: !7907)
!7909 = !DILocation(line: 16, column: 17, scope: !7907)
!7910 = !DILocation(line: 18, column: 29, scope: !7907)
!7911 = !DILocation(line: 18, column: 13, scope: !7907)
!7912 = !DILocation(line: 19, column: 10, scope: !7904)
!7913 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h4d460f9605b77b55E", scope: !7914, file: !5059, line: 41, type: !7915, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7917)
!7914 = !DINamespace(name: "{impl#6}", scope: !5061)
!7915 = !DISubroutineType(types: !7916)
!7916 = !{!13}
!7917 = !{!7918}
!7918 = !DILocalVariable(name: "val", scope: !7919, file: !5059, line: 43, type: !18, align: 8)
!7919 = distinct !DILexicalBlock(scope: !7913, file: !5059, line: 43, column: 21)
!7920 = !DILocation(line: 43, column: 25, scope: !7919)
!7921 = !DILocation(line: 44, column: 21, scope: !7919)
!7922 = !{i32 41317}
!7923 = !DILocation(line: 45, column: 42, scope: !7919)
!7924 = !DILocation(line: 45, column: 21, scope: !7919)
!7925 = !DILocation(line: 47, column: 14, scope: !7913)
!7926 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h42d68a03b222bc7fE", scope: !7914, file: !5059, line: 49, type: !7927, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7929)
!7927 = !DISubroutineType(types: !7928)
!7928 = !{null, !13}
!7929 = !{!7930}
!7930 = !DILocalVariable(name: "base", arg: 1, scope: !7926, file: !5059, line: 49, type: !13)
!7931 = !DILocation(line: 49, column: 34, scope: !7926)
!7932 = !DILocation(line: 51, column: 67, scope: !7926)
!7933 = !DILocation(line: 51, column: 21, scope: !7926)
!7934 = !{i32 41586}
!7935 = !DILocation(line: 53, column: 14, scope: !7926)
!7936 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h8a0b7c0e39539305E", scope: !7937, file: !5059, line: 28, type: !5062, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7938)
!7937 = !DINamespace(name: "{impl#7}", scope: !5061)
!7938 = !{!7939}
!7939 = !DILocalVariable(name: "sel", arg: 1, scope: !7936, file: !5059, line: 28, type: !5064)
!7940 = !DILocation(line: 28, column: 31, scope: !7936)
!7941 = !DILocation(line: 30, column: 21, scope: !7936)
!7942 = !DILocation(line: 32, column: 14, scope: !7936)
!7943 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h676cf2fef9991e56E", scope: !7937, file: !5059, line: 13, type: !7837, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7944)
!7944 = !{!7945}
!7945 = !DILocalVariable(name: "segment", scope: !7946, file: !5059, line: 14, type: !57, align: 2)
!7946 = distinct !DILexicalBlock(scope: !7943, file: !5059, line: 14, column: 13)
!7947 = !DILocation(line: 14, column: 17, scope: !7946)
!7948 = !DILocation(line: 16, column: 17, scope: !7946)
!7949 = !DILocation(line: 18, column: 29, scope: !7946)
!7950 = !DILocation(line: 18, column: 13, scope: !7946)
!7951 = !DILocation(line: 19, column: 10, scope: !7943)
!7952 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hc671f5ebffe48014E", scope: !7953, file: !5059, line: 41, type: !7915, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7954)
!7953 = !DINamespace(name: "{impl#8}", scope: !5061)
!7954 = !{!7955}
!7955 = !DILocalVariable(name: "val", scope: !7956, file: !5059, line: 43, type: !18, align: 8)
!7956 = distinct !DILexicalBlock(scope: !7952, file: !5059, line: 43, column: 21)
!7957 = !DILocation(line: 43, column: 25, scope: !7956)
!7958 = !DILocation(line: 44, column: 21, scope: !7956)
!7959 = !DILocation(line: 45, column: 42, scope: !7956)
!7960 = !DILocation(line: 45, column: 21, scope: !7956)
!7961 = !DILocation(line: 47, column: 14, scope: !7952)
!7962 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h8f4f42789b0662ebE", scope: !7953, file: !5059, line: 49, type: !7927, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7963)
!7963 = !{!7964}
!7964 = !DILocalVariable(name: "base", arg: 1, scope: !7962, file: !5059, line: 49, type: !13)
!7965 = !DILocation(line: 49, column: 34, scope: !7962)
!7966 = !DILocation(line: 51, column: 67, scope: !7962)
!7967 = !DILocation(line: 51, column: 21, scope: !7962)
!7968 = !DILocation(line: 53, column: 14, scope: !7962)
!7969 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h67748e88839d2f31E", scope: !7970, file: !5091, line: 23, type: !7971, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7992)
!7970 = !DINamespace(name: "{impl#1}", scope: !388)
!7971 = !DISubroutineType(types: !7972)
!7972 = !{!192, !7973, !210}
!7973 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !7974, size: 64, align: 64, dwarfAddressSpace: 0)
!7974 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !388, file: !2, size: 128, align: 64, elements: !7975, templateParams: !19, identifier: "91e4ec5f3ebc90d8df895739d99c61cf")
!7975 = !{!7976}
!7976 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7974, file: !2, size: 128, align: 64, elements: !7977, templateParams: !19, identifier: "17a6f7a9b9254ded3b85d2e8f0c81eea", discriminator: !7991)
!7977 = !{!7978, !7983, !7987, !7989}
!7978 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !7976, file: !2, baseType: !7979, size: 128, align: 64, extraData: i64 0)
!7979 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !7974, file: !2, size: 128, align: 64, elements: !7980, templateParams: !19, identifier: "a54ac5c1e1039760ed3cf2ce3bd78725")
!7980 = !{!7981, !7982}
!7981 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7979, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!7982 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !7979, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!7983 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !7976, file: !2, baseType: !7984, size: 128, align: 64, extraData: i64 1)
!7984 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !7974, file: !2, size: 128, align: 64, elements: !7985, templateParams: !19, identifier: "cf8a7cb55c7881acbadc8a30b6d11f69")
!7985 = !{!7986}
!7986 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7984, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!7987 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !7976, file: !2, baseType: !7988, size: 128, align: 64, extraData: i64 2)
!7988 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !7974, file: !2, size: 128, align: 64, elements: !19, identifier: "7fdb6f4cc058ee9e64a472180da0a01b")
!7989 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !7976, file: !2, baseType: !7990, size: 128, align: 64, extraData: i64 3)
!7990 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !7974, file: !2, size: 128, align: 64, elements: !19, identifier: "5ba4ad4c750e10d7eae472664e28c438")
!7991 = !DIDerivedType(tag: DW_TAG_member, scope: !7974, file: !2, baseType: !57, size: 16, align: 16, flags: DIFlagArtificial)
!7992 = !{!7993, !7994, !7995, !7997, !7998}
!7993 = !DILocalVariable(name: "self", arg: 1, scope: !7969, file: !5091, line: 23, type: !7973)
!7994 = !DILocalVariable(name: "f", arg: 2, scope: !7969, file: !5091, line: 23, type: !210)
!7995 = !DILocalVariable(name: "__self_0", scope: !7996, file: !5091, line: 26, type: !12, align: 8)
!7996 = distinct !DILexicalBlock(scope: !7969, file: !5091, line: 23, column: 10)
!7997 = !DILocalVariable(name: "__self_1", scope: !7996, file: !5091, line: 26, type: !386, align: 8)
!7998 = !DILocalVariable(name: "__self_0", scope: !7999, file: !5091, line: 29, type: !386, align: 8)
!7999 = distinct !DILexicalBlock(scope: !7969, file: !5091, line: 23, column: 10)
!8000 = !DILocation(line: 23, column: 10, scope: !7969)
!8001 = !DILocation(line: 26, column: 23, scope: !7996)
!8002 = !DILocation(line: 29, column: 12, scope: !7999)
!8003 = !{i16 0, i16 4}
!8004 = !DILocation(line: 26, column: 13, scope: !7969)
!8005 = !DILocation(line: 26, column: 13, scope: !7996)
!8006 = !DILocation(line: 26, column: 23, scope: !7969)
!8007 = !DILocation(line: 23, column: 10, scope: !7996)
!8008 = !DILocation(line: 29, column: 12, scope: !7969)
!8009 = !DILocation(line: 23, column: 10, scope: !7999)
!8010 = !DILocation(line: 23, column: 15, scope: !7969)
!8011 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17ha285ffce91976553E", scope: !8012, file: !5091, line: 41, type: !8013, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8020)
!8012 = !DINamespace(name: "{impl#2}", scope: !388)
!8013 = !DISubroutineType(types: !8014)
!8014 = !{!192, !8015, !210}
!8015 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8016, size: 64, align: 64, dwarfAddressSpace: 0)
!8016 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !388, file: !2, size: 128, align: 64, elements: !8017, templateParams: !19, identifier: "851cb5480d8f971b4bd4c289934aed7d")
!8017 = !{!8018, !8019}
!8018 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8016, file: !2, baseType: !18, size: 64, align: 64)
!8019 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8016, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!8020 = !{!8021, !8022}
!8021 = !DILocalVariable(name: "self", arg: 1, scope: !8011, file: !5091, line: 41, type: !8015)
!8022 = !DILocalVariable(name: "f", arg: 2, scope: !8011, file: !5091, line: 41, type: !210)
!8023 = !DILocation(line: 41, column: 10, scope: !8011)
!8024 = !DILocation(line: 44, column: 5, scope: !8011)
!8025 = !DILocation(line: 41, column: 15, scope: !8011)
!8026 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d0c0dc1f789f5b6E", scope: !8027, file: !5091, line: 49, type: !8028, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8030)
!8027 = !DINamespace(name: "{impl#3}", scope: !388)
!8028 = !DISubroutineType(types: !8029)
!8029 = !{!192, !386, !210}
!8030 = !{!8031, !8032}
!8031 = !DILocalVariable(name: "self", arg: 1, scope: !8026, file: !5091, line: 49, type: !386)
!8032 = !DILocalVariable(name: "f", arg: 2, scope: !8026, file: !5091, line: 49, type: !210)
!8033 = !DILocation(line: 49, column: 10, scope: !8026)
!8034 = !DILocation(line: 50, column: 17, scope: !8026)
!8035 = !DILocation(line: 49, column: 15, scope: !8026)
!8036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17he419fb44a7823facE", scope: !8038, file: !8037, line: 7, type: !8040, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8044)
!8037 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8038 = !DINamespace(name: "{impl#0}", scope: !8039)
!8039 = !DINamespace(name: "control", scope: !783)
!8040 = !DISubroutineType(types: !8041)
!8041 = !{!192, !8042, !210}
!8042 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8043, size: 64, align: 64, dwarfAddressSpace: 0)
!8043 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8039, file: !2, align: 8, elements: !19, identifier: "a213ce4aea5f21075eb69ec98dcb81c8")
!8044 = !{!8045, !8046}
!8045 = !DILocalVariable(name: "self", arg: 1, scope: !8036, file: !8037, line: 7, type: !8042)
!8046 = !DILocalVariable(name: "f", arg: 2, scope: !8036, file: !8037, line: 7, type: !210)
!8047 = !DILocation(line: 7, column: 10, scope: !8036)
!8048 = !DILocation(line: 7, column: 15, scope: !8036)
!8049 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17had2168c4a7dcfc36E", scope: !8051, file: !8050, line: 434, type: !8052, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8058)
!8050 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8051 = !DINamespace(name: "{impl#10}", scope: !8039)
!8052 = !DISubroutineType(types: !8053)
!8053 = !{!192, !8054, !210}
!8054 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8055, size: 64, align: 64, dwarfAddressSpace: 0)
!8055 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8039, file: !2, size: 64, align: 64, elements: !8056, templateParams: !19, identifier: "8eba76068969f6bd2e7488572b0e8c0")
!8056 = !{!8057}
!8057 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8055, file: !2, baseType: !18, size: 64, align: 64)
!8058 = !{!8059, !8060, !8061, !8063, !8078, !8080, !8082, !8084, !8086, !8088, !8090, !8092, !8094, !8096, !8098, !8100, !8102, !8104, !8106, !8108, !8110, !8112, !8114, !8116, !8118, !8120, !8122, !8124, !8126, !8128, !8130, !8132, !8134, !8136, !8138, !8140, !8142, !8144, !8146, !8148, !8150, !8152, !8154, !8156, !8158, !8160, !8162, !8164, !8166, !8168, !8170, !8172, !8174, !8176, !8178, !8180}
!8059 = !DILocalVariable(name: "self", arg: 1, scope: !8049, file: !8050, line: 434, type: !8054)
!8060 = !DILocalVariable(name: "f", arg: 2, scope: !8049, file: !8050, line: 434, type: !210)
!8061 = !DILocalVariable(name: "first", scope: !8062, file: !8050, line: 471, type: !310, align: 1)
!8062 = distinct !DILexicalBlock(scope: !8049, file: !8050, line: 471, column: 17)
!8063 = !DILocalVariable(name: "residual", scope: !8064, file: !8050, line: 475, type: !8065, align: 1)
!8064 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8065 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !193, file: !2, align: 8, elements: !8066, templateParams: !19, identifier: "4017d134fb498ee0bb8715bd1e1edb5d")
!8066 = !{!8067}
!8067 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8065, file: !2, align: 8, elements: !8068, templateParams: !19, identifier: "95a3c8ccc01a95aa48df11d69d34827b")
!8068 = !{!8069, !8074}
!8069 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8067, file: !2, baseType: !8070, align: 8)
!8070 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8065, file: !2, align: 8, elements: !8071, templateParams: !8073, identifier: "9e7fb4268b470386b595957f8fb01144")
!8071 = !{!8072}
!8072 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8070, file: !2, baseType: !907, align: 8)
!8073 = !{!912, !203}
!8074 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8067, file: !2, baseType: !8075, align: 8)
!8075 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8065, file: !2, align: 8, elements: !8076, templateParams: !8073, identifier: "424c764659abb7cb3cdc2d22b76efcf5")
!8076 = !{!8077}
!8077 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8075, file: !2, baseType: !204, align: 8)
!8078 = !DILocalVariable(name: "val", scope: !8079, file: !8050, line: 475, type: !7, align: 1)
!8079 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8080 = !DILocalVariable(name: "residual", scope: !8081, file: !8050, line: 478, type: !8065, align: 1)
!8081 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8082 = !DILocalVariable(name: "val", scope: !8083, file: !8050, line: 478, type: !7, align: 1)
!8083 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8084 = !DILocalVariable(name: "residual", scope: !8085, file: !8050, line: 475, type: !8065, align: 1)
!8085 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8086 = !DILocalVariable(name: "val", scope: !8087, file: !8050, line: 475, type: !7, align: 1)
!8087 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8088 = !DILocalVariable(name: "residual", scope: !8089, file: !8050, line: 478, type: !8065, align: 1)
!8089 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8090 = !DILocalVariable(name: "val", scope: !8091, file: !8050, line: 478, type: !7, align: 1)
!8091 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8092 = !DILocalVariable(name: "residual", scope: !8093, file: !8050, line: 475, type: !8065, align: 1)
!8093 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8094 = !DILocalVariable(name: "val", scope: !8095, file: !8050, line: 475, type: !7, align: 1)
!8095 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8096 = !DILocalVariable(name: "residual", scope: !8097, file: !8050, line: 478, type: !8065, align: 1)
!8097 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8098 = !DILocalVariable(name: "val", scope: !8099, file: !8050, line: 478, type: !7, align: 1)
!8099 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8100 = !DILocalVariable(name: "residual", scope: !8101, file: !8050, line: 475, type: !8065, align: 1)
!8101 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8102 = !DILocalVariable(name: "val", scope: !8103, file: !8050, line: 475, type: !7, align: 1)
!8103 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8104 = !DILocalVariable(name: "residual", scope: !8105, file: !8050, line: 478, type: !8065, align: 1)
!8105 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8106 = !DILocalVariable(name: "val", scope: !8107, file: !8050, line: 478, type: !7, align: 1)
!8107 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8108 = !DILocalVariable(name: "residual", scope: !8109, file: !8050, line: 475, type: !8065, align: 1)
!8109 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8110 = !DILocalVariable(name: "val", scope: !8111, file: !8050, line: 475, type: !7, align: 1)
!8111 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8112 = !DILocalVariable(name: "residual", scope: !8113, file: !8050, line: 478, type: !8065, align: 1)
!8113 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8114 = !DILocalVariable(name: "val", scope: !8115, file: !8050, line: 478, type: !7, align: 1)
!8115 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8116 = !DILocalVariable(name: "residual", scope: !8117, file: !8050, line: 475, type: !8065, align: 1)
!8117 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8118 = !DILocalVariable(name: "val", scope: !8119, file: !8050, line: 475, type: !7, align: 1)
!8119 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8120 = !DILocalVariable(name: "residual", scope: !8121, file: !8050, line: 478, type: !8065, align: 1)
!8121 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8122 = !DILocalVariable(name: "val", scope: !8123, file: !8050, line: 478, type: !7, align: 1)
!8123 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8124 = !DILocalVariable(name: "residual", scope: !8125, file: !8050, line: 475, type: !8065, align: 1)
!8125 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8126 = !DILocalVariable(name: "val", scope: !8127, file: !8050, line: 475, type: !7, align: 1)
!8127 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8128 = !DILocalVariable(name: "residual", scope: !8129, file: !8050, line: 478, type: !8065, align: 1)
!8129 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8130 = !DILocalVariable(name: "val", scope: !8131, file: !8050, line: 478, type: !7, align: 1)
!8131 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8132 = !DILocalVariable(name: "residual", scope: !8133, file: !8050, line: 475, type: !8065, align: 1)
!8133 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8134 = !DILocalVariable(name: "val", scope: !8135, file: !8050, line: 475, type: !7, align: 1)
!8135 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8136 = !DILocalVariable(name: "residual", scope: !8137, file: !8050, line: 478, type: !8065, align: 1)
!8137 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8138 = !DILocalVariable(name: "val", scope: !8139, file: !8050, line: 478, type: !7, align: 1)
!8139 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8140 = !DILocalVariable(name: "residual", scope: !8141, file: !8050, line: 475, type: !8065, align: 1)
!8141 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8142 = !DILocalVariable(name: "val", scope: !8143, file: !8050, line: 475, type: !7, align: 1)
!8143 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8144 = !DILocalVariable(name: "residual", scope: !8145, file: !8050, line: 478, type: !8065, align: 1)
!8145 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8146 = !DILocalVariable(name: "val", scope: !8147, file: !8050, line: 478, type: !7, align: 1)
!8147 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8148 = !DILocalVariable(name: "residual", scope: !8149, file: !8050, line: 475, type: !8065, align: 1)
!8149 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8150 = !DILocalVariable(name: "val", scope: !8151, file: !8050, line: 475, type: !7, align: 1)
!8151 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8152 = !DILocalVariable(name: "residual", scope: !8153, file: !8050, line: 478, type: !8065, align: 1)
!8153 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8154 = !DILocalVariable(name: "val", scope: !8155, file: !8050, line: 478, type: !7, align: 1)
!8155 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8156 = !DILocalVariable(name: "residual", scope: !8157, file: !8050, line: 475, type: !8065, align: 1)
!8157 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 47)
!8158 = !DILocalVariable(name: "val", scope: !8159, file: !8050, line: 475, type: !7, align: 1)
!8159 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 475, column: 29)
!8160 = !DILocalVariable(name: "residual", scope: !8161, file: !8050, line: 478, type: !8065, align: 1)
!8161 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 70)
!8162 = !DILocalVariable(name: "val", scope: !8163, file: !8050, line: 478, type: !7, align: 1)
!8163 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 478, column: 25)
!8164 = !DILocalVariable(name: "extra_bits", scope: !8165, file: !8050, line: 481, type: !18, align: 8)
!8165 = distinct !DILexicalBlock(scope: !8062, file: !8050, line: 481, column: 17)
!8166 = !DILocalVariable(name: "residual", scope: !8167, file: !8050, line: 484, type: !8065, align: 1)
!8167 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 484, column: 43)
!8168 = !DILocalVariable(name: "val", scope: !8169, file: !8050, line: 484, type: !7, align: 1)
!8169 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 484, column: 25)
!8170 = !DILocalVariable(name: "residual", scope: !8171, file: !8050, line: 487, type: !8065, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 487, column: 38)
!8172 = !DILocalVariable(name: "val", scope: !8173, file: !8050, line: 487, type: !7, align: 1)
!8173 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 487, column: 21)
!8174 = !DILocalVariable(name: "residual", scope: !8175, file: !8050, line: 488, type: !8065, align: 1)
!8175 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 488, column: 70)
!8176 = !DILocalVariable(name: "val", scope: !8177, file: !8050, line: 488, type: !7, align: 1)
!8177 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 488, column: 21)
!8178 = !DILocalVariable(name: "residual", scope: !8179, file: !8050, line: 491, type: !8065, align: 1)
!8179 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 491, column: 43)
!8180 = !DILocalVariable(name: "val", scope: !8181, file: !8050, line: 491, type: !7, align: 1)
!8181 = distinct !DILexicalBlock(scope: !8165, file: !8050, line: 491, column: 21)
!8182 = !DILocation(line: 434, column: 20, scope: !8049)
!8183 = !DILocation(line: 434, column: 27, scope: !8049)
!8184 = !DILocation(line: 471, column: 21, scope: !8062)
!8185 = !DILocation(line: 475, column: 47, scope: !8064)
!8186 = !DILocation(line: 475, column: 29, scope: !8079)
!8187 = !DILocation(line: 478, column: 70, scope: !8081)
!8188 = !DILocation(line: 478, column: 25, scope: !8083)
!8189 = !DILocation(line: 475, column: 47, scope: !8085)
!8190 = !DILocation(line: 475, column: 29, scope: !8087)
!8191 = !DILocation(line: 478, column: 70, scope: !8089)
!8192 = !DILocation(line: 478, column: 25, scope: !8091)
!8193 = !DILocation(line: 475, column: 47, scope: !8093)
!8194 = !DILocation(line: 475, column: 29, scope: !8095)
!8195 = !DILocation(line: 478, column: 70, scope: !8097)
!8196 = !DILocation(line: 478, column: 25, scope: !8099)
!8197 = !DILocation(line: 475, column: 47, scope: !8101)
!8198 = !DILocation(line: 475, column: 29, scope: !8103)
!8199 = !DILocation(line: 478, column: 70, scope: !8105)
!8200 = !DILocation(line: 478, column: 25, scope: !8107)
!8201 = !DILocation(line: 475, column: 47, scope: !8109)
!8202 = !DILocation(line: 475, column: 29, scope: !8111)
!8203 = !DILocation(line: 478, column: 70, scope: !8113)
!8204 = !DILocation(line: 478, column: 25, scope: !8115)
!8205 = !DILocation(line: 475, column: 47, scope: !8117)
!8206 = !DILocation(line: 475, column: 29, scope: !8119)
!8207 = !DILocation(line: 478, column: 70, scope: !8121)
!8208 = !DILocation(line: 478, column: 25, scope: !8123)
!8209 = !DILocation(line: 475, column: 47, scope: !8125)
!8210 = !DILocation(line: 475, column: 29, scope: !8127)
!8211 = !DILocation(line: 478, column: 70, scope: !8129)
!8212 = !DILocation(line: 478, column: 25, scope: !8131)
!8213 = !DILocation(line: 475, column: 47, scope: !8133)
!8214 = !DILocation(line: 475, column: 29, scope: !8135)
!8215 = !DILocation(line: 478, column: 70, scope: !8137)
!8216 = !DILocation(line: 478, column: 25, scope: !8139)
!8217 = !DILocation(line: 475, column: 47, scope: !8141)
!8218 = !DILocation(line: 475, column: 29, scope: !8143)
!8219 = !DILocation(line: 478, column: 70, scope: !8145)
!8220 = !DILocation(line: 478, column: 25, scope: !8147)
!8221 = !DILocation(line: 475, column: 47, scope: !8149)
!8222 = !DILocation(line: 475, column: 29, scope: !8151)
!8223 = !DILocation(line: 478, column: 70, scope: !8153)
!8224 = !DILocation(line: 478, column: 25, scope: !8155)
!8225 = !DILocation(line: 475, column: 47, scope: !8157)
!8226 = !DILocation(line: 475, column: 29, scope: !8159)
!8227 = !DILocation(line: 478, column: 70, scope: !8161)
!8228 = !DILocation(line: 478, column: 25, scope: !8163)
!8229 = !DILocation(line: 481, column: 21, scope: !8165)
!8230 = !DILocation(line: 484, column: 43, scope: !8167)
!8231 = !DILocation(line: 484, column: 25, scope: !8169)
!8232 = !DILocation(line: 487, column: 38, scope: !8171)
!8233 = !DILocation(line: 487, column: 21, scope: !8173)
!8234 = !DILocation(line: 488, column: 70, scope: !8175)
!8235 = !DILocation(line: 488, column: 21, scope: !8177)
!8236 = !DILocation(line: 491, column: 43, scope: !8179)
!8237 = !DILocation(line: 491, column: 21, scope: !8181)
!8238 = !DILocation(line: 471, column: 33, scope: !8049)
!8239 = !DILocation(line: 473, column: 46, scope: !8062)
!8240 = !DILocation(line: 474, column: 29, scope: !8062)
!8241 = !DILocation(line: 474, column: 28, scope: !8062)
!8242 = !DILocation(line: 477, column: 25, scope: !8062)
!8243 = !DILocation(line: 478, column: 25, scope: !8062)
!8244 = !DILocation(line: 475, column: 29, scope: !8062)
!8245 = !DILocation(line: 475, column: 29, scope: !8064)
!8246 = !DILocation(line: 494, column: 14, scope: !8049)
!8247 = !DILocation(line: 478, column: 25, scope: !8081)
!8248 = !DILocation(line: 475, column: 29, scope: !8085)
!8249 = !DILocation(line: 478, column: 25, scope: !8089)
!8250 = !DILocation(line: 475, column: 29, scope: !8093)
!8251 = !DILocation(line: 478, column: 25, scope: !8097)
!8252 = !DILocation(line: 475, column: 29, scope: !8101)
!8253 = !DILocation(line: 478, column: 25, scope: !8105)
!8254 = !DILocation(line: 475, column: 29, scope: !8109)
!8255 = !DILocation(line: 478, column: 25, scope: !8113)
!8256 = !DILocation(line: 475, column: 29, scope: !8117)
!8257 = !DILocation(line: 478, column: 25, scope: !8121)
!8258 = !DILocation(line: 475, column: 29, scope: !8125)
!8259 = !DILocation(line: 478, column: 25, scope: !8129)
!8260 = !DILocation(line: 475, column: 29, scope: !8133)
!8261 = !DILocation(line: 478, column: 25, scope: !8137)
!8262 = !DILocation(line: 475, column: 29, scope: !8141)
!8263 = !DILocation(line: 478, column: 25, scope: !8145)
!8264 = !DILocation(line: 475, column: 29, scope: !8149)
!8265 = !DILocation(line: 478, column: 25, scope: !8153)
!8266 = !DILocation(line: 481, column: 34, scope: !8062)
!8267 = !DILocation(line: 481, column: 47, scope: !8062)
!8268 = !DILocation(line: 481, column: 46, scope: !8062)
!8269 = !DILocation(line: 482, column: 20, scope: !8165)
!8270 = !DILocation(line: 475, column: 29, scope: !8157)
!8271 = !DILocation(line: 478, column: 25, scope: !8161)
!8272 = !DILocation(line: 490, column: 20, scope: !8165)
!8273 = !DILocation(line: 483, column: 25, scope: !8165)
!8274 = !DILocation(line: 483, column: 24, scope: !8165)
!8275 = !DILocation(line: 486, column: 21, scope: !8165)
!8276 = !DILocation(line: 487, column: 21, scope: !8165)
!8277 = !DILocation(line: 484, column: 25, scope: !8165)
!8278 = !DILocation(line: 484, column: 25, scope: !8167)
!8279 = !DILocation(line: 488, column: 21, scope: !8165)
!8280 = !DILocation(line: 487, column: 21, scope: !8171)
!8281 = !DILocation(line: 488, column: 21, scope: !8175)
!8282 = !DILocation(line: 493, column: 17, scope: !8165)
!8283 = !DILocation(line: 491, column: 21, scope: !8165)
!8284 = !DILocation(line: 491, column: 21, scope: !8179)
!8285 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3c93ea5c18f608cdE", scope: !8286, file: !8050, line: 497, type: !8052, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8287)
!8286 = !DINamespace(name: "{impl#11}", scope: !8039)
!8287 = !{!8288, !8289}
!8288 = !DILocalVariable(name: "self", arg: 1, scope: !8285, file: !8050, line: 497, type: !8054)
!8289 = !DILocalVariable(name: "f", arg: 2, scope: !8285, file: !8050, line: 497, type: !210)
!8290 = !DILocation(line: 497, column: 20, scope: !8285)
!8291 = !DILocation(line: 497, column: 27, scope: !8285)
!8292 = !DILocation(line: 498, column: 17, scope: !8285)
!8293 = !DILocation(line: 499, column: 14, scope: !8285)
!8294 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hdda8eda456fd172eE", scope: !8295, file: !8050, line: 502, type: !8052, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8296)
!8295 = !DINamespace(name: "{impl#12}", scope: !8039)
!8296 = !{!8297, !8298}
!8297 = !DILocalVariable(name: "self", arg: 1, scope: !8294, file: !8050, line: 502, type: !8054)
!8298 = !DILocalVariable(name: "f", arg: 2, scope: !8294, file: !8050, line: 502, type: !210)
!8299 = !DILocation(line: 502, column: 20, scope: !8294)
!8300 = !DILocation(line: 502, column: 27, scope: !8294)
!8301 = !DILocation(line: 503, column: 17, scope: !8294)
!8302 = !DILocation(line: 504, column: 14, scope: !8294)
!8303 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf510227b1384bfebE", scope: !8304, file: !8050, line: 507, type: !8052, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8305)
!8304 = !DINamespace(name: "{impl#13}", scope: !8039)
!8305 = !{!8306, !8307}
!8306 = !DILocalVariable(name: "self", arg: 1, scope: !8303, file: !8050, line: 507, type: !8054)
!8307 = !DILocalVariable(name: "f", arg: 2, scope: !8303, file: !8050, line: 507, type: !210)
!8308 = !DILocation(line: 507, column: 20, scope: !8303)
!8309 = !DILocation(line: 507, column: 27, scope: !8303)
!8310 = !DILocation(line: 508, column: 17, scope: !8303)
!8311 = !DILocation(line: 509, column: 14, scope: !8303)
!8312 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc29acf04949aa2acE", scope: !8313, file: !8050, line: 512, type: !8052, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8314)
!8313 = !DINamespace(name: "{impl#14}", scope: !8039)
!8314 = !{!8315, !8316}
!8315 = !DILocalVariable(name: "self", arg: 1, scope: !8312, file: !8050, line: 512, type: !8054)
!8316 = !DILocalVariable(name: "f", arg: 2, scope: !8312, file: !8050, line: 512, type: !210)
!8317 = !DILocation(line: 512, column: 20, scope: !8312)
!8318 = !DILocation(line: 512, column: 27, scope: !8312)
!8319 = !DILocation(line: 513, column: 17, scope: !8312)
!8320 = !DILocation(line: 514, column: 14, scope: !8312)
!8321 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h6fd4dc05dd813249E", scope: !8055, file: !8050, line: 532, type: !8322, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!8322 = !DISubroutineType(types: !8323)
!8323 = !{!8055}
!8324 = !DILocation(line: 541, column: 14, scope: !8321)
!8325 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17hf23404c8f7de207dE", scope: !8055, file: !8050, line: 545, type: !8326, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8328)
!8326 = !DISubroutineType(types: !8327)
!8327 = !{!18, !8054}
!8328 = !{!8329}
!8329 = !DILocalVariable(name: "self", arg: 1, scope: !8325, file: !8050, line: 545, type: !8054)
!8330 = !DILocation(line: 545, column: 31, scope: !8325)
!8331 = !DILocation(line: 546, column: 17, scope: !8325)
!8332 = !DILocation(line: 547, column: 14, scope: !8325)
!8333 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h9acabc3317603b10E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8338)
!8334 = !DINamespace(name: "{impl#0}", scope: !8335)
!8335 = !DINamespace(name: "fmt", scope: !8051)
!8336 = !DISubroutineType(types: !8337)
!8337 = !{!310, !8054}
!8338 = !{!8339}
!8339 = !DILocalVariable(name: "self", arg: 1, scope: !8340, file: !8037, line: 10, type: !8054)
!8340 = !DILexicalBlockFile(scope: !8333, file: !8037, discriminator: 0)
!8341 = !DILocation(line: 10, column: 1, scope: !8340)
!8342 = !DILocation(line: 875, column: 11, scope: !8333)
!8343 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17ha3f5a24285f9c93aE", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8344)
!8344 = !{!8345}
!8345 = !DILocalVariable(name: "self", arg: 1, scope: !8346, file: !8037, line: 10, type: !8054)
!8346 = !DILexicalBlockFile(scope: !8343, file: !8037, discriminator: 0)
!8347 = !DILocation(line: 10, column: 1, scope: !8346)
!8348 = !DILocation(line: 875, column: 11, scope: !8343)
!8349 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h0e72f4d3fea51f20E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8350)
!8350 = !{!8351}
!8351 = !DILocalVariable(name: "self", arg: 1, scope: !8352, file: !8037, line: 10, type: !8054)
!8352 = !DILexicalBlockFile(scope: !8349, file: !8037, discriminator: 0)
!8353 = !DILocation(line: 10, column: 1, scope: !8352)
!8354 = !DILocation(line: 875, column: 11, scope: !8349)
!8355 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h58ee23316bdd5eabE", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8356)
!8356 = !{!8357}
!8357 = !DILocalVariable(name: "self", arg: 1, scope: !8358, file: !8037, line: 10, type: !8054)
!8358 = !DILexicalBlockFile(scope: !8355, file: !8037, discriminator: 0)
!8359 = !DILocation(line: 10, column: 1, scope: !8358)
!8360 = !DILocation(line: 875, column: 11, scope: !8355)
!8361 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h526bd77072871cddE", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8362)
!8362 = !{!8363}
!8363 = !DILocalVariable(name: "self", arg: 1, scope: !8364, file: !8037, line: 10, type: !8054)
!8364 = !DILexicalBlockFile(scope: !8361, file: !8037, discriminator: 0)
!8365 = !DILocation(line: 10, column: 1, scope: !8364)
!8366 = !DILocation(line: 875, column: 11, scope: !8361)
!8367 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h937a8068857d9bb3E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8368)
!8368 = !{!8369}
!8369 = !DILocalVariable(name: "self", arg: 1, scope: !8370, file: !8037, line: 10, type: !8054)
!8370 = !DILexicalBlockFile(scope: !8367, file: !8037, discriminator: 0)
!8371 = !DILocation(line: 10, column: 1, scope: !8370)
!8372 = !DILocation(line: 875, column: 11, scope: !8367)
!8373 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h4dd875f13ea0a181E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8374)
!8374 = !{!8375}
!8375 = !DILocalVariable(name: "self", arg: 1, scope: !8376, file: !8037, line: 10, type: !8054)
!8376 = !DILexicalBlockFile(scope: !8373, file: !8037, discriminator: 0)
!8377 = !DILocation(line: 10, column: 1, scope: !8376)
!8378 = !DILocation(line: 875, column: 11, scope: !8373)
!8379 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h21813fdd90d3a917E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8380)
!8380 = !{!8381}
!8381 = !DILocalVariable(name: "self", arg: 1, scope: !8382, file: !8037, line: 10, type: !8054)
!8382 = !DILexicalBlockFile(scope: !8379, file: !8037, discriminator: 0)
!8383 = !DILocation(line: 10, column: 1, scope: !8382)
!8384 = !DILocation(line: 875, column: 11, scope: !8379)
!8385 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h86ef8608b8619e0dE", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8386)
!8386 = !{!8387}
!8387 = !DILocalVariable(name: "self", arg: 1, scope: !8388, file: !8037, line: 10, type: !8054)
!8388 = !DILexicalBlockFile(scope: !8385, file: !8037, discriminator: 0)
!8389 = !DILocation(line: 10, column: 1, scope: !8388)
!8390 = !DILocation(line: 875, column: 11, scope: !8385)
!8391 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h49f7d6108904cd53E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8392)
!8392 = !{!8393}
!8393 = !DILocalVariable(name: "self", arg: 1, scope: !8394, file: !8037, line: 10, type: !8054)
!8394 = !DILexicalBlockFile(scope: !8391, file: !8037, discriminator: 0)
!8395 = !DILocation(line: 10, column: 1, scope: !8394)
!8396 = !DILocation(line: 875, column: 11, scope: !8391)
!8397 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17hec646cdf7f578070E", scope: !8334, file: !8050, line: 460, type: !8336, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8398)
!8398 = !{!8399}
!8399 = !DILocalVariable(name: "self", arg: 1, scope: !8400, file: !8037, line: 10, type: !8054)
!8400 = !DILexicalBlockFile(scope: !8397, file: !8037, discriminator: 0)
!8401 = !DILocation(line: 10, column: 1, scope: !8400)
!8402 = !DILocation(line: 875, column: 11, scope: !8397)
!8403 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h197cfde5bf77b3b0E", scope: !8404, file: !8037, line: 55, type: !8405, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8409)
!8404 = !DINamespace(name: "{impl#27}", scope: !8039)
!8405 = !DISubroutineType(types: !8406)
!8406 = !{!192, !8407, !210}
!8407 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8408, size: 64, align: 64, dwarfAddressSpace: 0)
!8408 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8039, file: !2, align: 8, elements: !19, identifier: "7f90810bb286da63bfd1177c01f77280")
!8409 = !{!8410, !8411}
!8410 = !DILocalVariable(name: "self", arg: 1, scope: !8403, file: !8037, line: 55, type: !8407)
!8411 = !DILocalVariable(name: "f", arg: 2, scope: !8403, file: !8037, line: 55, type: !210)
!8412 = !DILocation(line: 55, column: 10, scope: !8403)
!8413 = !DILocation(line: 55, column: 15, scope: !8403)
!8414 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc73d4cefa5109caE", scope: !8415, file: !8037, line: 59, type: !8416, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8420)
!8415 = !DINamespace(name: "{impl#28}", scope: !8039)
!8416 = !DISubroutineType(types: !8417)
!8417 = !{!192, !8418, !210}
!8418 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8419, size: 64, align: 64, dwarfAddressSpace: 0)
!8419 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8039, file: !2, align: 8, elements: !19, identifier: "791c9b45f9abcc175fbaf34e29207427")
!8420 = !{!8421, !8422}
!8421 = !DILocalVariable(name: "self", arg: 1, scope: !8414, file: !8037, line: 59, type: !8418)
!8422 = !DILocalVariable(name: "f", arg: 2, scope: !8414, file: !8037, line: 59, type: !210)
!8423 = !DILocation(line: 59, column: 10, scope: !8414)
!8424 = !DILocation(line: 59, column: 15, scope: !8414)
!8425 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc8a55f3e9aa47aa7E", scope: !8426, file: !8050, line: 434, type: !8427, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8433)
!8426 = !DINamespace(name: "{impl#38}", scope: !8039)
!8427 = !DISubroutineType(types: !8428)
!8428 = !{!192, !8429, !210}
!8429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8430, size: 64, align: 64, dwarfAddressSpace: 0)
!8430 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8039, file: !2, size: 64, align: 64, elements: !8431, templateParams: !19, identifier: "f68c8cdbc6cca9f2c3ef2380db4ea1f7")
!8431 = !{!8432}
!8432 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8430, file: !2, baseType: !18, size: 64, align: 64)
!8433 = !{!8434, !8435, !8436, !8438, !8440, !8442, !8444, !8446, !8448, !8450, !8452, !8454, !8456, !8458, !8460, !8462, !8464, !8466, !8468, !8470}
!8434 = !DILocalVariable(name: "self", arg: 1, scope: !8425, file: !8050, line: 434, type: !8429)
!8435 = !DILocalVariable(name: "f", arg: 2, scope: !8425, file: !8050, line: 434, type: !210)
!8436 = !DILocalVariable(name: "first", scope: !8437, file: !8050, line: 471, type: !310, align: 1)
!8437 = distinct !DILexicalBlock(scope: !8425, file: !8050, line: 471, column: 17)
!8438 = !DILocalVariable(name: "residual", scope: !8439, file: !8050, line: 475, type: !8065, align: 1)
!8439 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 475, column: 47)
!8440 = !DILocalVariable(name: "val", scope: !8441, file: !8050, line: 475, type: !7, align: 1)
!8441 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 475, column: 29)
!8442 = !DILocalVariable(name: "residual", scope: !8443, file: !8050, line: 478, type: !8065, align: 1)
!8443 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 478, column: 70)
!8444 = !DILocalVariable(name: "val", scope: !8445, file: !8050, line: 478, type: !7, align: 1)
!8445 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 478, column: 25)
!8446 = !DILocalVariable(name: "residual", scope: !8447, file: !8050, line: 475, type: !8065, align: 1)
!8447 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 475, column: 47)
!8448 = !DILocalVariable(name: "val", scope: !8449, file: !8050, line: 475, type: !7, align: 1)
!8449 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 475, column: 29)
!8450 = !DILocalVariable(name: "residual", scope: !8451, file: !8050, line: 478, type: !8065, align: 1)
!8451 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 478, column: 70)
!8452 = !DILocalVariable(name: "val", scope: !8453, file: !8050, line: 478, type: !7, align: 1)
!8453 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 478, column: 25)
!8454 = !DILocalVariable(name: "extra_bits", scope: !8455, file: !8050, line: 481, type: !18, align: 8)
!8455 = distinct !DILexicalBlock(scope: !8437, file: !8050, line: 481, column: 17)
!8456 = !DILocalVariable(name: "residual", scope: !8457, file: !8050, line: 484, type: !8065, align: 1)
!8457 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 484, column: 43)
!8458 = !DILocalVariable(name: "val", scope: !8459, file: !8050, line: 484, type: !7, align: 1)
!8459 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 484, column: 25)
!8460 = !DILocalVariable(name: "residual", scope: !8461, file: !8050, line: 487, type: !8065, align: 1)
!8461 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 487, column: 38)
!8462 = !DILocalVariable(name: "val", scope: !8463, file: !8050, line: 487, type: !7, align: 1)
!8463 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 487, column: 21)
!8464 = !DILocalVariable(name: "residual", scope: !8465, file: !8050, line: 488, type: !8065, align: 1)
!8465 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 488, column: 70)
!8466 = !DILocalVariable(name: "val", scope: !8467, file: !8050, line: 488, type: !7, align: 1)
!8467 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 488, column: 21)
!8468 = !DILocalVariable(name: "residual", scope: !8469, file: !8050, line: 491, type: !8065, align: 1)
!8469 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 491, column: 43)
!8470 = !DILocalVariable(name: "val", scope: !8471, file: !8050, line: 491, type: !7, align: 1)
!8471 = distinct !DILexicalBlock(scope: !8455, file: !8050, line: 491, column: 21)
!8472 = !DILocation(line: 434, column: 20, scope: !8425)
!8473 = !DILocation(line: 434, column: 27, scope: !8425)
!8474 = !DILocation(line: 471, column: 21, scope: !8437)
!8475 = !DILocation(line: 475, column: 47, scope: !8439)
!8476 = !DILocation(line: 475, column: 29, scope: !8441)
!8477 = !DILocation(line: 478, column: 70, scope: !8443)
!8478 = !DILocation(line: 478, column: 25, scope: !8445)
!8479 = !DILocation(line: 475, column: 47, scope: !8447)
!8480 = !DILocation(line: 475, column: 29, scope: !8449)
!8481 = !DILocation(line: 478, column: 70, scope: !8451)
!8482 = !DILocation(line: 478, column: 25, scope: !8453)
!8483 = !DILocation(line: 481, column: 21, scope: !8455)
!8484 = !DILocation(line: 484, column: 43, scope: !8457)
!8485 = !DILocation(line: 484, column: 25, scope: !8459)
!8486 = !DILocation(line: 487, column: 38, scope: !8461)
!8487 = !DILocation(line: 487, column: 21, scope: !8463)
!8488 = !DILocation(line: 488, column: 70, scope: !8465)
!8489 = !DILocation(line: 488, column: 21, scope: !8467)
!8490 = !DILocation(line: 491, column: 43, scope: !8469)
!8491 = !DILocation(line: 491, column: 21, scope: !8471)
!8492 = !DILocation(line: 471, column: 33, scope: !8425)
!8493 = !DILocation(line: 473, column: 46, scope: !8437)
!8494 = !DILocation(line: 474, column: 29, scope: !8437)
!8495 = !DILocation(line: 474, column: 28, scope: !8437)
!8496 = !DILocation(line: 477, column: 25, scope: !8437)
!8497 = !DILocation(line: 478, column: 25, scope: !8437)
!8498 = !DILocation(line: 475, column: 29, scope: !8437)
!8499 = !DILocation(line: 475, column: 29, scope: !8439)
!8500 = !DILocation(line: 494, column: 14, scope: !8425)
!8501 = !DILocation(line: 478, column: 25, scope: !8443)
!8502 = !DILocation(line: 481, column: 34, scope: !8437)
!8503 = !DILocation(line: 481, column: 47, scope: !8437)
!8504 = !DILocation(line: 481, column: 46, scope: !8437)
!8505 = !DILocation(line: 482, column: 20, scope: !8455)
!8506 = !DILocation(line: 475, column: 29, scope: !8447)
!8507 = !DILocation(line: 478, column: 25, scope: !8451)
!8508 = !DILocation(line: 490, column: 20, scope: !8455)
!8509 = !DILocation(line: 483, column: 25, scope: !8455)
!8510 = !DILocation(line: 483, column: 24, scope: !8455)
!8511 = !DILocation(line: 486, column: 21, scope: !8455)
!8512 = !DILocation(line: 487, column: 21, scope: !8455)
!8513 = !DILocation(line: 484, column: 25, scope: !8455)
!8514 = !DILocation(line: 484, column: 25, scope: !8457)
!8515 = !DILocation(line: 488, column: 21, scope: !8455)
!8516 = !DILocation(line: 487, column: 21, scope: !8461)
!8517 = !DILocation(line: 488, column: 21, scope: !8465)
!8518 = !DILocation(line: 493, column: 17, scope: !8455)
!8519 = !DILocation(line: 491, column: 21, scope: !8455)
!8520 = !DILocation(line: 491, column: 21, scope: !8469)
!8521 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd710c9cb4332c948E", scope: !8522, file: !8050, line: 497, type: !8427, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8523)
!8522 = !DINamespace(name: "{impl#39}", scope: !8039)
!8523 = !{!8524, !8525}
!8524 = !DILocalVariable(name: "self", arg: 1, scope: !8521, file: !8050, line: 497, type: !8429)
!8525 = !DILocalVariable(name: "f", arg: 2, scope: !8521, file: !8050, line: 497, type: !210)
!8526 = !DILocation(line: 497, column: 20, scope: !8521)
!8527 = !DILocation(line: 497, column: 27, scope: !8521)
!8528 = !DILocation(line: 498, column: 17, scope: !8521)
!8529 = !DILocation(line: 499, column: 14, scope: !8521)
!8530 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha89573f6b9f9f9eaE", scope: !8531, file: !8050, line: 502, type: !8427, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8532)
!8531 = !DINamespace(name: "{impl#40}", scope: !8039)
!8532 = !{!8533, !8534}
!8533 = !DILocalVariable(name: "self", arg: 1, scope: !8530, file: !8050, line: 502, type: !8429)
!8534 = !DILocalVariable(name: "f", arg: 2, scope: !8530, file: !8050, line: 502, type: !210)
!8535 = !DILocation(line: 502, column: 20, scope: !8530)
!8536 = !DILocation(line: 502, column: 27, scope: !8530)
!8537 = !DILocation(line: 503, column: 17, scope: !8530)
!8538 = !DILocation(line: 504, column: 14, scope: !8530)
!8539 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hafebf64c204eee6aE", scope: !8540, file: !8050, line: 507, type: !8427, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8541)
!8540 = !DINamespace(name: "{impl#41}", scope: !8039)
!8541 = !{!8542, !8543}
!8542 = !DILocalVariable(name: "self", arg: 1, scope: !8539, file: !8050, line: 507, type: !8429)
!8543 = !DILocalVariable(name: "f", arg: 2, scope: !8539, file: !8050, line: 507, type: !210)
!8544 = !DILocation(line: 507, column: 20, scope: !8539)
!8545 = !DILocation(line: 507, column: 27, scope: !8539)
!8546 = !DILocation(line: 508, column: 17, scope: !8539)
!8547 = !DILocation(line: 509, column: 14, scope: !8539)
!8548 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfce2869cc56ce8afE", scope: !8549, file: !8050, line: 512, type: !8427, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8550)
!8549 = !DINamespace(name: "{impl#42}", scope: !8039)
!8550 = !{!8551, !8552}
!8551 = !DILocalVariable(name: "self", arg: 1, scope: !8548, file: !8050, line: 512, type: !8429)
!8552 = !DILocalVariable(name: "f", arg: 2, scope: !8548, file: !8050, line: 512, type: !210)
!8553 = !DILocation(line: 512, column: 20, scope: !8548)
!8554 = !DILocation(line: 512, column: 27, scope: !8548)
!8555 = !DILocation(line: 513, column: 17, scope: !8548)
!8556 = !DILocation(line: 514, column: 14, scope: !8548)
!8557 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17ha71357f0b100ba60E", scope: !8430, file: !8050, line: 532, type: !8558, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!8558 = !DISubroutineType(types: !8559)
!8559 = !{!8430}
!8560 = !DILocation(line: 541, column: 14, scope: !8557)
!8561 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17hfbb19a21f73e6218E", scope: !8430, file: !8050, line: 545, type: !8562, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8564)
!8562 = !DISubroutineType(types: !8563)
!8563 = !{!18, !8429}
!8564 = !{!8565}
!8565 = !DILocalVariable(name: "self", arg: 1, scope: !8561, file: !8050, line: 545, type: !8429)
!8566 = !DILocation(line: 545, column: 31, scope: !8561)
!8567 = !DILocation(line: 546, column: 17, scope: !8561)
!8568 = !DILocation(line: 547, column: 14, scope: !8561)
!8569 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h948df366e47331c2E", scope: !8570, file: !8050, line: 460, type: !8572, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8574)
!8570 = !DINamespace(name: "{impl#0}", scope: !8571)
!8571 = !DINamespace(name: "fmt", scope: !8426)
!8572 = !DISubroutineType(types: !8573)
!8573 = !{!310, !8429}
!8574 = !{!8575}
!8575 = !DILocalVariable(name: "self", arg: 1, scope: !8576, file: !8037, line: 62, type: !8429)
!8576 = !DILexicalBlockFile(scope: !8569, file: !8037, discriminator: 0)
!8577 = !DILocation(line: 62, column: 1, scope: !8576)
!8578 = !DILocation(line: 875, column: 11, scope: !8569)
!8579 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc8540e34e2c35399E", scope: !8570, file: !8050, line: 460, type: !8572, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8580)
!8580 = !{!8581}
!8581 = !DILocalVariable(name: "self", arg: 1, scope: !8582, file: !8037, line: 62, type: !8429)
!8582 = !DILexicalBlockFile(scope: !8579, file: !8037, discriminator: 0)
!8583 = !DILocation(line: 62, column: 1, scope: !8582)
!8584 = !DILocation(line: 875, column: 11, scope: !8579)
!8585 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc44f43a903a5ba5E", scope: !8586, file: !8037, line: 76, type: !8587, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8591)
!8586 = !DINamespace(name: "{impl#55}", scope: !8039)
!8587 = !DISubroutineType(types: !8588)
!8588 = !{!192, !8589, !210}
!8589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8590, size: 64, align: 64, dwarfAddressSpace: 0)
!8590 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8039, file: !2, align: 8, elements: !19, identifier: "5649d80340183d75605c075cfefb286c")
!8591 = !{!8592, !8593}
!8592 = !DILocalVariable(name: "self", arg: 1, scope: !8585, file: !8037, line: 76, type: !8589)
!8593 = !DILocalVariable(name: "f", arg: 2, scope: !8585, file: !8037, line: 76, type: !210)
!8594 = !DILocation(line: 76, column: 10, scope: !8585)
!8595 = !DILocation(line: 76, column: 15, scope: !8585)
!8596 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf6412916559546eE", scope: !8597, file: !8050, line: 434, type: !8598, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8604)
!8597 = !DINamespace(name: "{impl#65}", scope: !8039)
!8598 = !DISubroutineType(types: !8599)
!8599 = !{!192, !8600, !210}
!8600 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8601, size: 64, align: 64, dwarfAddressSpace: 0)
!8601 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8039, file: !2, size: 64, align: 64, elements: !8602, templateParams: !19, identifier: "b989de639828e1bad5d667d92eb5887b")
!8602 = !{!8603}
!8603 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8601, file: !2, baseType: !18, size: 64, align: 64)
!8604 = !{!8605, !8606, !8607, !8609, !8611, !8613, !8615, !8617, !8619, !8621, !8623, !8625, !8627, !8629, !8631, !8633, !8635, !8637, !8639, !8641, !8643, !8645, !8647, !8649, !8651, !8653, !8655, !8657, !8659, !8661, !8663, !8665, !8667, !8669, !8671, !8673, !8675, !8677, !8679, !8681, !8683, !8685, !8687, !8689, !8691, !8693, !8695, !8697, !8699, !8701, !8703, !8705, !8707, !8709, !8711, !8713, !8715, !8717, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825}
!8605 = !DILocalVariable(name: "self", arg: 1, scope: !8596, file: !8050, line: 434, type: !8600)
!8606 = !DILocalVariable(name: "f", arg: 2, scope: !8596, file: !8050, line: 434, type: !210)
!8607 = !DILocalVariable(name: "first", scope: !8608, file: !8050, line: 471, type: !310, align: 1)
!8608 = distinct !DILexicalBlock(scope: !8596, file: !8050, line: 471, column: 17)
!8609 = !DILocalVariable(name: "residual", scope: !8610, file: !8050, line: 475, type: !8065, align: 1)
!8610 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8611 = !DILocalVariable(name: "val", scope: !8612, file: !8050, line: 475, type: !7, align: 1)
!8612 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8613 = !DILocalVariable(name: "residual", scope: !8614, file: !8050, line: 478, type: !8065, align: 1)
!8614 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8615 = !DILocalVariable(name: "val", scope: !8616, file: !8050, line: 478, type: !7, align: 1)
!8616 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8617 = !DILocalVariable(name: "residual", scope: !8618, file: !8050, line: 475, type: !8065, align: 1)
!8618 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8619 = !DILocalVariable(name: "val", scope: !8620, file: !8050, line: 475, type: !7, align: 1)
!8620 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8621 = !DILocalVariable(name: "residual", scope: !8622, file: !8050, line: 478, type: !8065, align: 1)
!8622 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8623 = !DILocalVariable(name: "val", scope: !8624, file: !8050, line: 478, type: !7, align: 1)
!8624 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8625 = !DILocalVariable(name: "residual", scope: !8626, file: !8050, line: 475, type: !8065, align: 1)
!8626 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8627 = !DILocalVariable(name: "val", scope: !8628, file: !8050, line: 475, type: !7, align: 1)
!8628 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8629 = !DILocalVariable(name: "residual", scope: !8630, file: !8050, line: 478, type: !8065, align: 1)
!8630 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8631 = !DILocalVariable(name: "val", scope: !8632, file: !8050, line: 478, type: !7, align: 1)
!8632 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8633 = !DILocalVariable(name: "residual", scope: !8634, file: !8050, line: 475, type: !8065, align: 1)
!8634 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8635 = !DILocalVariable(name: "val", scope: !8636, file: !8050, line: 475, type: !7, align: 1)
!8636 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8637 = !DILocalVariable(name: "residual", scope: !8638, file: !8050, line: 478, type: !8065, align: 1)
!8638 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8639 = !DILocalVariable(name: "val", scope: !8640, file: !8050, line: 478, type: !7, align: 1)
!8640 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8641 = !DILocalVariable(name: "residual", scope: !8642, file: !8050, line: 475, type: !8065, align: 1)
!8642 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8643 = !DILocalVariable(name: "val", scope: !8644, file: !8050, line: 475, type: !7, align: 1)
!8644 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8645 = !DILocalVariable(name: "residual", scope: !8646, file: !8050, line: 478, type: !8065, align: 1)
!8646 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8647 = !DILocalVariable(name: "val", scope: !8648, file: !8050, line: 478, type: !7, align: 1)
!8648 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8649 = !DILocalVariable(name: "residual", scope: !8650, file: !8050, line: 475, type: !8065, align: 1)
!8650 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8651 = !DILocalVariable(name: "val", scope: !8652, file: !8050, line: 475, type: !7, align: 1)
!8652 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8653 = !DILocalVariable(name: "residual", scope: !8654, file: !8050, line: 478, type: !8065, align: 1)
!8654 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8655 = !DILocalVariable(name: "val", scope: !8656, file: !8050, line: 478, type: !7, align: 1)
!8656 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8657 = !DILocalVariable(name: "residual", scope: !8658, file: !8050, line: 475, type: !8065, align: 1)
!8658 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8659 = !DILocalVariable(name: "val", scope: !8660, file: !8050, line: 475, type: !7, align: 1)
!8660 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8661 = !DILocalVariable(name: "residual", scope: !8662, file: !8050, line: 478, type: !8065, align: 1)
!8662 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8663 = !DILocalVariable(name: "val", scope: !8664, file: !8050, line: 478, type: !7, align: 1)
!8664 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8665 = !DILocalVariable(name: "residual", scope: !8666, file: !8050, line: 475, type: !8065, align: 1)
!8666 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8667 = !DILocalVariable(name: "val", scope: !8668, file: !8050, line: 475, type: !7, align: 1)
!8668 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8669 = !DILocalVariable(name: "residual", scope: !8670, file: !8050, line: 478, type: !8065, align: 1)
!8670 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8671 = !DILocalVariable(name: "val", scope: !8672, file: !8050, line: 478, type: !7, align: 1)
!8672 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8673 = !DILocalVariable(name: "residual", scope: !8674, file: !8050, line: 475, type: !8065, align: 1)
!8674 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8675 = !DILocalVariable(name: "val", scope: !8676, file: !8050, line: 475, type: !7, align: 1)
!8676 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8677 = !DILocalVariable(name: "residual", scope: !8678, file: !8050, line: 478, type: !8065, align: 1)
!8678 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8679 = !DILocalVariable(name: "val", scope: !8680, file: !8050, line: 478, type: !7, align: 1)
!8680 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8681 = !DILocalVariable(name: "residual", scope: !8682, file: !8050, line: 475, type: !8065, align: 1)
!8682 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8683 = !DILocalVariable(name: "val", scope: !8684, file: !8050, line: 475, type: !7, align: 1)
!8684 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8685 = !DILocalVariable(name: "residual", scope: !8686, file: !8050, line: 478, type: !8065, align: 1)
!8686 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8687 = !DILocalVariable(name: "val", scope: !8688, file: !8050, line: 478, type: !7, align: 1)
!8688 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8689 = !DILocalVariable(name: "residual", scope: !8690, file: !8050, line: 475, type: !8065, align: 1)
!8690 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8691 = !DILocalVariable(name: "val", scope: !8692, file: !8050, line: 475, type: !7, align: 1)
!8692 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8693 = !DILocalVariable(name: "residual", scope: !8694, file: !8050, line: 478, type: !8065, align: 1)
!8694 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8695 = !DILocalVariable(name: "val", scope: !8696, file: !8050, line: 478, type: !7, align: 1)
!8696 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8697 = !DILocalVariable(name: "residual", scope: !8698, file: !8050, line: 475, type: !8065, align: 1)
!8698 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8699 = !DILocalVariable(name: "val", scope: !8700, file: !8050, line: 475, type: !7, align: 1)
!8700 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8701 = !DILocalVariable(name: "residual", scope: !8702, file: !8050, line: 478, type: !8065, align: 1)
!8702 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8703 = !DILocalVariable(name: "val", scope: !8704, file: !8050, line: 478, type: !7, align: 1)
!8704 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8705 = !DILocalVariable(name: "residual", scope: !8706, file: !8050, line: 475, type: !8065, align: 1)
!8706 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8707 = !DILocalVariable(name: "val", scope: !8708, file: !8050, line: 475, type: !7, align: 1)
!8708 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8709 = !DILocalVariable(name: "residual", scope: !8710, file: !8050, line: 478, type: !8065, align: 1)
!8710 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8711 = !DILocalVariable(name: "val", scope: !8712, file: !8050, line: 478, type: !7, align: 1)
!8712 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8713 = !DILocalVariable(name: "residual", scope: !8714, file: !8050, line: 475, type: !8065, align: 1)
!8714 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8715 = !DILocalVariable(name: "val", scope: !8716, file: !8050, line: 475, type: !7, align: 1)
!8716 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8717 = !DILocalVariable(name: "residual", scope: !8718, file: !8050, line: 478, type: !8065, align: 1)
!8718 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8719 = !DILocalVariable(name: "val", scope: !8720, file: !8050, line: 478, type: !7, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8721 = !DILocalVariable(name: "residual", scope: !8722, file: !8050, line: 475, type: !8065, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8723 = !DILocalVariable(name: "val", scope: !8724, file: !8050, line: 475, type: !7, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8725 = !DILocalVariable(name: "residual", scope: !8726, file: !8050, line: 478, type: !8065, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8727 = !DILocalVariable(name: "val", scope: !8728, file: !8050, line: 478, type: !7, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8729 = !DILocalVariable(name: "residual", scope: !8730, file: !8050, line: 475, type: !8065, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8731 = !DILocalVariable(name: "val", scope: !8732, file: !8050, line: 475, type: !7, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8733 = !DILocalVariable(name: "residual", scope: !8734, file: !8050, line: 478, type: !8065, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8735 = !DILocalVariable(name: "val", scope: !8736, file: !8050, line: 478, type: !7, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8737 = !DILocalVariable(name: "residual", scope: !8738, file: !8050, line: 475, type: !8065, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8739 = !DILocalVariable(name: "val", scope: !8740, file: !8050, line: 475, type: !7, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8741 = !DILocalVariable(name: "residual", scope: !8742, file: !8050, line: 478, type: !8065, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8743 = !DILocalVariable(name: "val", scope: !8744, file: !8050, line: 478, type: !7, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8745 = !DILocalVariable(name: "residual", scope: !8746, file: !8050, line: 475, type: !8065, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8747 = !DILocalVariable(name: "val", scope: !8748, file: !8050, line: 475, type: !7, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8749 = !DILocalVariable(name: "residual", scope: !8750, file: !8050, line: 478, type: !8065, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8751 = !DILocalVariable(name: "val", scope: !8752, file: !8050, line: 478, type: !7, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8753 = !DILocalVariable(name: "residual", scope: !8754, file: !8050, line: 475, type: !8065, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8755 = !DILocalVariable(name: "val", scope: !8756, file: !8050, line: 475, type: !7, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8757 = !DILocalVariable(name: "residual", scope: !8758, file: !8050, line: 478, type: !8065, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8759 = !DILocalVariable(name: "val", scope: !8760, file: !8050, line: 478, type: !7, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8761 = !DILocalVariable(name: "residual", scope: !8762, file: !8050, line: 475, type: !8065, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8763 = !DILocalVariable(name: "val", scope: !8764, file: !8050, line: 475, type: !7, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8765 = !DILocalVariable(name: "residual", scope: !8766, file: !8050, line: 478, type: !8065, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8767 = !DILocalVariable(name: "val", scope: !8768, file: !8050, line: 478, type: !7, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8769 = !DILocalVariable(name: "residual", scope: !8770, file: !8050, line: 475, type: !8065, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8771 = !DILocalVariable(name: "val", scope: !8772, file: !8050, line: 475, type: !7, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8773 = !DILocalVariable(name: "residual", scope: !8774, file: !8050, line: 478, type: !8065, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8775 = !DILocalVariable(name: "val", scope: !8776, file: !8050, line: 478, type: !7, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8777 = !DILocalVariable(name: "residual", scope: !8778, file: !8050, line: 475, type: !8065, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8779 = !DILocalVariable(name: "val", scope: !8780, file: !8050, line: 475, type: !7, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8781 = !DILocalVariable(name: "residual", scope: !8782, file: !8050, line: 478, type: !8065, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8783 = !DILocalVariable(name: "val", scope: !8784, file: !8050, line: 478, type: !7, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8785 = !DILocalVariable(name: "residual", scope: !8786, file: !8050, line: 475, type: !8065, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8787 = !DILocalVariable(name: "val", scope: !8788, file: !8050, line: 475, type: !7, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8789 = !DILocalVariable(name: "residual", scope: !8790, file: !8050, line: 478, type: !8065, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8791 = !DILocalVariable(name: "val", scope: !8792, file: !8050, line: 478, type: !7, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8793 = !DILocalVariable(name: "residual", scope: !8794, file: !8050, line: 475, type: !8065, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8795 = !DILocalVariable(name: "val", scope: !8796, file: !8050, line: 475, type: !7, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8797 = !DILocalVariable(name: "residual", scope: !8798, file: !8050, line: 478, type: !8065, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8799 = !DILocalVariable(name: "val", scope: !8800, file: !8050, line: 478, type: !7, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8801 = !DILocalVariable(name: "residual", scope: !8802, file: !8050, line: 475, type: !8065, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 47)
!8803 = !DILocalVariable(name: "val", scope: !8804, file: !8050, line: 475, type: !7, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 475, column: 29)
!8805 = !DILocalVariable(name: "residual", scope: !8806, file: !8050, line: 478, type: !8065, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 70)
!8807 = !DILocalVariable(name: "val", scope: !8808, file: !8050, line: 478, type: !7, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 478, column: 25)
!8809 = !DILocalVariable(name: "extra_bits", scope: !8810, file: !8050, line: 481, type: !18, align: 8)
!8810 = distinct !DILexicalBlock(scope: !8608, file: !8050, line: 481, column: 17)
!8811 = !DILocalVariable(name: "residual", scope: !8812, file: !8050, line: 484, type: !8065, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 484, column: 43)
!8813 = !DILocalVariable(name: "val", scope: !8814, file: !8050, line: 484, type: !7, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 484, column: 25)
!8815 = !DILocalVariable(name: "residual", scope: !8816, file: !8050, line: 487, type: !8065, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 487, column: 38)
!8817 = !DILocalVariable(name: "val", scope: !8818, file: !8050, line: 487, type: !7, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 487, column: 21)
!8819 = !DILocalVariable(name: "residual", scope: !8820, file: !8050, line: 488, type: !8065, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 488, column: 70)
!8821 = !DILocalVariable(name: "val", scope: !8822, file: !8050, line: 488, type: !7, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 488, column: 21)
!8823 = !DILocalVariable(name: "residual", scope: !8824, file: !8050, line: 491, type: !8065, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 491, column: 43)
!8825 = !DILocalVariable(name: "val", scope: !8826, file: !8050, line: 491, type: !7, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8810, file: !8050, line: 491, column: 21)
!8827 = !DILocation(line: 434, column: 20, scope: !8596)
!8828 = !DILocation(line: 434, column: 27, scope: !8596)
!8829 = !DILocation(line: 471, column: 21, scope: !8608)
!8830 = !DILocation(line: 475, column: 47, scope: !8610)
!8831 = !DILocation(line: 475, column: 29, scope: !8612)
!8832 = !DILocation(line: 478, column: 70, scope: !8614)
!8833 = !DILocation(line: 478, column: 25, scope: !8616)
!8834 = !DILocation(line: 475, column: 47, scope: !8618)
!8835 = !DILocation(line: 475, column: 29, scope: !8620)
!8836 = !DILocation(line: 478, column: 70, scope: !8622)
!8837 = !DILocation(line: 478, column: 25, scope: !8624)
!8838 = !DILocation(line: 475, column: 47, scope: !8626)
!8839 = !DILocation(line: 475, column: 29, scope: !8628)
!8840 = !DILocation(line: 478, column: 70, scope: !8630)
!8841 = !DILocation(line: 478, column: 25, scope: !8632)
!8842 = !DILocation(line: 475, column: 47, scope: !8634)
!8843 = !DILocation(line: 475, column: 29, scope: !8636)
!8844 = !DILocation(line: 478, column: 70, scope: !8638)
!8845 = !DILocation(line: 478, column: 25, scope: !8640)
!8846 = !DILocation(line: 475, column: 47, scope: !8642)
!8847 = !DILocation(line: 475, column: 29, scope: !8644)
!8848 = !DILocation(line: 478, column: 70, scope: !8646)
!8849 = !DILocation(line: 478, column: 25, scope: !8648)
!8850 = !DILocation(line: 475, column: 47, scope: !8650)
!8851 = !DILocation(line: 475, column: 29, scope: !8652)
!8852 = !DILocation(line: 478, column: 70, scope: !8654)
!8853 = !DILocation(line: 478, column: 25, scope: !8656)
!8854 = !DILocation(line: 475, column: 47, scope: !8658)
!8855 = !DILocation(line: 475, column: 29, scope: !8660)
!8856 = !DILocation(line: 478, column: 70, scope: !8662)
!8857 = !DILocation(line: 478, column: 25, scope: !8664)
!8858 = !DILocation(line: 475, column: 47, scope: !8666)
!8859 = !DILocation(line: 475, column: 29, scope: !8668)
!8860 = !DILocation(line: 478, column: 70, scope: !8670)
!8861 = !DILocation(line: 478, column: 25, scope: !8672)
!8862 = !DILocation(line: 475, column: 47, scope: !8674)
!8863 = !DILocation(line: 475, column: 29, scope: !8676)
!8864 = !DILocation(line: 478, column: 70, scope: !8678)
!8865 = !DILocation(line: 478, column: 25, scope: !8680)
!8866 = !DILocation(line: 475, column: 47, scope: !8682)
!8867 = !DILocation(line: 475, column: 29, scope: !8684)
!8868 = !DILocation(line: 478, column: 70, scope: !8686)
!8869 = !DILocation(line: 478, column: 25, scope: !8688)
!8870 = !DILocation(line: 475, column: 47, scope: !8690)
!8871 = !DILocation(line: 475, column: 29, scope: !8692)
!8872 = !DILocation(line: 478, column: 70, scope: !8694)
!8873 = !DILocation(line: 478, column: 25, scope: !8696)
!8874 = !DILocation(line: 475, column: 47, scope: !8698)
!8875 = !DILocation(line: 475, column: 29, scope: !8700)
!8876 = !DILocation(line: 478, column: 70, scope: !8702)
!8877 = !DILocation(line: 478, column: 25, scope: !8704)
!8878 = !DILocation(line: 475, column: 47, scope: !8706)
!8879 = !DILocation(line: 475, column: 29, scope: !8708)
!8880 = !DILocation(line: 478, column: 70, scope: !8710)
!8881 = !DILocation(line: 478, column: 25, scope: !8712)
!8882 = !DILocation(line: 475, column: 47, scope: !8714)
!8883 = !DILocation(line: 475, column: 29, scope: !8716)
!8884 = !DILocation(line: 478, column: 70, scope: !8718)
!8885 = !DILocation(line: 478, column: 25, scope: !8720)
!8886 = !DILocation(line: 475, column: 47, scope: !8722)
!8887 = !DILocation(line: 475, column: 29, scope: !8724)
!8888 = !DILocation(line: 478, column: 70, scope: !8726)
!8889 = !DILocation(line: 478, column: 25, scope: !8728)
!8890 = !DILocation(line: 475, column: 47, scope: !8730)
!8891 = !DILocation(line: 475, column: 29, scope: !8732)
!8892 = !DILocation(line: 478, column: 70, scope: !8734)
!8893 = !DILocation(line: 478, column: 25, scope: !8736)
!8894 = !DILocation(line: 475, column: 47, scope: !8738)
!8895 = !DILocation(line: 475, column: 29, scope: !8740)
!8896 = !DILocation(line: 478, column: 70, scope: !8742)
!8897 = !DILocation(line: 478, column: 25, scope: !8744)
!8898 = !DILocation(line: 475, column: 47, scope: !8746)
!8899 = !DILocation(line: 475, column: 29, scope: !8748)
!8900 = !DILocation(line: 478, column: 70, scope: !8750)
!8901 = !DILocation(line: 478, column: 25, scope: !8752)
!8902 = !DILocation(line: 475, column: 47, scope: !8754)
!8903 = !DILocation(line: 475, column: 29, scope: !8756)
!8904 = !DILocation(line: 478, column: 70, scope: !8758)
!8905 = !DILocation(line: 478, column: 25, scope: !8760)
!8906 = !DILocation(line: 475, column: 47, scope: !8762)
!8907 = !DILocation(line: 475, column: 29, scope: !8764)
!8908 = !DILocation(line: 478, column: 70, scope: !8766)
!8909 = !DILocation(line: 478, column: 25, scope: !8768)
!8910 = !DILocation(line: 475, column: 47, scope: !8770)
!8911 = !DILocation(line: 475, column: 29, scope: !8772)
!8912 = !DILocation(line: 478, column: 70, scope: !8774)
!8913 = !DILocation(line: 478, column: 25, scope: !8776)
!8914 = !DILocation(line: 475, column: 47, scope: !8778)
!8915 = !DILocation(line: 475, column: 29, scope: !8780)
!8916 = !DILocation(line: 478, column: 70, scope: !8782)
!8917 = !DILocation(line: 478, column: 25, scope: !8784)
!8918 = !DILocation(line: 475, column: 47, scope: !8786)
!8919 = !DILocation(line: 475, column: 29, scope: !8788)
!8920 = !DILocation(line: 478, column: 70, scope: !8790)
!8921 = !DILocation(line: 478, column: 25, scope: !8792)
!8922 = !DILocation(line: 475, column: 47, scope: !8794)
!8923 = !DILocation(line: 475, column: 29, scope: !8796)
!8924 = !DILocation(line: 478, column: 70, scope: !8798)
!8925 = !DILocation(line: 478, column: 25, scope: !8800)
!8926 = !DILocation(line: 475, column: 47, scope: !8802)
!8927 = !DILocation(line: 475, column: 29, scope: !8804)
!8928 = !DILocation(line: 478, column: 70, scope: !8806)
!8929 = !DILocation(line: 478, column: 25, scope: !8808)
!8930 = !DILocation(line: 481, column: 21, scope: !8810)
!8931 = !DILocation(line: 484, column: 43, scope: !8812)
!8932 = !DILocation(line: 484, column: 25, scope: !8814)
!8933 = !DILocation(line: 487, column: 38, scope: !8816)
!8934 = !DILocation(line: 487, column: 21, scope: !8818)
!8935 = !DILocation(line: 488, column: 70, scope: !8820)
!8936 = !DILocation(line: 488, column: 21, scope: !8822)
!8937 = !DILocation(line: 491, column: 43, scope: !8824)
!8938 = !DILocation(line: 491, column: 21, scope: !8826)
!8939 = !DILocation(line: 471, column: 33, scope: !8596)
!8940 = !DILocation(line: 473, column: 46, scope: !8608)
!8941 = !DILocation(line: 474, column: 29, scope: !8608)
!8942 = !DILocation(line: 474, column: 28, scope: !8608)
!8943 = !DILocation(line: 477, column: 25, scope: !8608)
!8944 = !DILocation(line: 478, column: 25, scope: !8608)
!8945 = !DILocation(line: 475, column: 29, scope: !8608)
!8946 = !DILocation(line: 475, column: 29, scope: !8610)
!8947 = !DILocation(line: 494, column: 14, scope: !8596)
!8948 = !DILocation(line: 478, column: 25, scope: !8614)
!8949 = !DILocation(line: 475, column: 29, scope: !8618)
!8950 = !DILocation(line: 478, column: 25, scope: !8622)
!8951 = !DILocation(line: 475, column: 29, scope: !8626)
!8952 = !DILocation(line: 478, column: 25, scope: !8630)
!8953 = !DILocation(line: 475, column: 29, scope: !8634)
!8954 = !DILocation(line: 478, column: 25, scope: !8638)
!8955 = !DILocation(line: 475, column: 29, scope: !8642)
!8956 = !DILocation(line: 478, column: 25, scope: !8646)
!8957 = !DILocation(line: 475, column: 29, scope: !8650)
!8958 = !DILocation(line: 478, column: 25, scope: !8654)
!8959 = !DILocation(line: 475, column: 29, scope: !8658)
!8960 = !DILocation(line: 478, column: 25, scope: !8662)
!8961 = !DILocation(line: 475, column: 29, scope: !8666)
!8962 = !DILocation(line: 478, column: 25, scope: !8670)
!8963 = !DILocation(line: 475, column: 29, scope: !8674)
!8964 = !DILocation(line: 478, column: 25, scope: !8678)
!8965 = !DILocation(line: 475, column: 29, scope: !8682)
!8966 = !DILocation(line: 478, column: 25, scope: !8686)
!8967 = !DILocation(line: 475, column: 29, scope: !8690)
!8968 = !DILocation(line: 478, column: 25, scope: !8694)
!8969 = !DILocation(line: 475, column: 29, scope: !8698)
!8970 = !DILocation(line: 478, column: 25, scope: !8702)
!8971 = !DILocation(line: 475, column: 29, scope: !8706)
!8972 = !DILocation(line: 478, column: 25, scope: !8710)
!8973 = !DILocation(line: 475, column: 29, scope: !8714)
!8974 = !DILocation(line: 478, column: 25, scope: !8718)
!8975 = !DILocation(line: 475, column: 29, scope: !8722)
!8976 = !DILocation(line: 478, column: 25, scope: !8726)
!8977 = !DILocation(line: 475, column: 29, scope: !8730)
!8978 = !DILocation(line: 478, column: 25, scope: !8734)
!8979 = !DILocation(line: 475, column: 29, scope: !8738)
!8980 = !DILocation(line: 478, column: 25, scope: !8742)
!8981 = !DILocation(line: 475, column: 29, scope: !8746)
!8982 = !DILocation(line: 478, column: 25, scope: !8750)
!8983 = !DILocation(line: 475, column: 29, scope: !8754)
!8984 = !DILocation(line: 478, column: 25, scope: !8758)
!8985 = !DILocation(line: 475, column: 29, scope: !8762)
!8986 = !DILocation(line: 478, column: 25, scope: !8766)
!8987 = !DILocation(line: 475, column: 29, scope: !8770)
!8988 = !DILocation(line: 478, column: 25, scope: !8774)
!8989 = !DILocation(line: 475, column: 29, scope: !8778)
!8990 = !DILocation(line: 478, column: 25, scope: !8782)
!8991 = !DILocation(line: 475, column: 29, scope: !8786)
!8992 = !DILocation(line: 478, column: 25, scope: !8790)
!8993 = !DILocation(line: 475, column: 29, scope: !8794)
!8994 = !DILocation(line: 478, column: 25, scope: !8798)
!8995 = !DILocation(line: 481, column: 34, scope: !8608)
!8996 = !DILocation(line: 481, column: 47, scope: !8608)
!8997 = !DILocation(line: 481, column: 46, scope: !8608)
!8998 = !DILocation(line: 482, column: 20, scope: !8810)
!8999 = !DILocation(line: 475, column: 29, scope: !8802)
!9000 = !DILocation(line: 478, column: 25, scope: !8806)
!9001 = !DILocation(line: 490, column: 20, scope: !8810)
!9002 = !DILocation(line: 483, column: 25, scope: !8810)
!9003 = !DILocation(line: 483, column: 24, scope: !8810)
!9004 = !DILocation(line: 486, column: 21, scope: !8810)
!9005 = !DILocation(line: 487, column: 21, scope: !8810)
!9006 = !DILocation(line: 484, column: 25, scope: !8810)
!9007 = !DILocation(line: 484, column: 25, scope: !8812)
!9008 = !DILocation(line: 488, column: 21, scope: !8810)
!9009 = !DILocation(line: 487, column: 21, scope: !8816)
!9010 = !DILocation(line: 488, column: 21, scope: !8820)
!9011 = !DILocation(line: 493, column: 17, scope: !8810)
!9012 = !DILocation(line: 491, column: 21, scope: !8810)
!9013 = !DILocation(line: 491, column: 21, scope: !8824)
!9014 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h23c90099c6ee3508E", scope: !9015, file: !8050, line: 497, type: !8598, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9016)
!9015 = !DINamespace(name: "{impl#66}", scope: !8039)
!9016 = !{!9017, !9018}
!9017 = !DILocalVariable(name: "self", arg: 1, scope: !9014, file: !8050, line: 497, type: !8600)
!9018 = !DILocalVariable(name: "f", arg: 2, scope: !9014, file: !8050, line: 497, type: !210)
!9019 = !DILocation(line: 497, column: 20, scope: !9014)
!9020 = !DILocation(line: 497, column: 27, scope: !9014)
!9021 = !DILocation(line: 498, column: 17, scope: !9014)
!9022 = !DILocation(line: 499, column: 14, scope: !9014)
!9023 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbe09a8f4af3c94c1E", scope: !9024, file: !8050, line: 502, type: !8598, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9025)
!9024 = !DINamespace(name: "{impl#67}", scope: !8039)
!9025 = !{!9026, !9027}
!9026 = !DILocalVariable(name: "self", arg: 1, scope: !9023, file: !8050, line: 502, type: !8600)
!9027 = !DILocalVariable(name: "f", arg: 2, scope: !9023, file: !8050, line: 502, type: !210)
!9028 = !DILocation(line: 502, column: 20, scope: !9023)
!9029 = !DILocation(line: 502, column: 27, scope: !9023)
!9030 = !DILocation(line: 503, column: 17, scope: !9023)
!9031 = !DILocation(line: 504, column: 14, scope: !9023)
!9032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1819247240c4a49fE", scope: !9033, file: !8050, line: 507, type: !8598, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9034)
!9033 = !DINamespace(name: "{impl#68}", scope: !8039)
!9034 = !{!9035, !9036}
!9035 = !DILocalVariable(name: "self", arg: 1, scope: !9032, file: !8050, line: 507, type: !8600)
!9036 = !DILocalVariable(name: "f", arg: 2, scope: !9032, file: !8050, line: 507, type: !210)
!9037 = !DILocation(line: 507, column: 20, scope: !9032)
!9038 = !DILocation(line: 507, column: 27, scope: !9032)
!9039 = !DILocation(line: 508, column: 17, scope: !9032)
!9040 = !DILocation(line: 509, column: 14, scope: !9032)
!9041 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3c95ab370518b7ecE", scope: !9042, file: !8050, line: 512, type: !8598, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9043)
!9042 = !DINamespace(name: "{impl#69}", scope: !8039)
!9043 = !{!9044, !9045}
!9044 = !DILocalVariable(name: "self", arg: 1, scope: !9041, file: !8050, line: 512, type: !8600)
!9045 = !DILocalVariable(name: "f", arg: 2, scope: !9041, file: !8050, line: 512, type: !210)
!9046 = !DILocation(line: 512, column: 20, scope: !9041)
!9047 = !DILocation(line: 512, column: 27, scope: !9041)
!9048 = !DILocation(line: 513, column: 17, scope: !9041)
!9049 = !DILocation(line: 514, column: 14, scope: !9041)
!9050 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h5e2b2823e30706ecE", scope: !8601, file: !8050, line: 532, type: !9051, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9051 = !DISubroutineType(types: !9052)
!9052 = !{!8601}
!9053 = !DILocation(line: 541, column: 14, scope: !9050)
!9054 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h112edf96958c1b1eE", scope: !8601, file: !8050, line: 545, type: !9055, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9057)
!9055 = !DISubroutineType(types: !9056)
!9056 = !{!18, !8600}
!9057 = !{!9058}
!9058 = !DILocalVariable(name: "self", arg: 1, scope: !9054, file: !8050, line: 545, type: !8600)
!9059 = !DILocation(line: 545, column: 31, scope: !9054)
!9060 = !DILocation(line: 546, column: 17, scope: !9054)
!9061 = !DILocation(line: 547, column: 14, scope: !9054)
!9062 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57ec7424b994c13aE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9067)
!9063 = !DINamespace(name: "{impl#0}", scope: !9064)
!9064 = !DINamespace(name: "fmt", scope: !8597)
!9065 = !DISubroutineType(types: !9066)
!9066 = !{!310, !8600}
!9067 = !{!9068}
!9068 = !DILocalVariable(name: "self", arg: 1, scope: !9069, file: !8037, line: 79, type: !8600)
!9069 = !DILexicalBlockFile(scope: !9062, file: !8037, discriminator: 0)
!9070 = !DILocation(line: 79, column: 1, scope: !9069)
!9071 = !DILocation(line: 875, column: 11, scope: !9062)
!9072 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17ha31b15c6916e5465E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9073)
!9073 = !{!9074}
!9074 = !DILocalVariable(name: "self", arg: 1, scope: !9075, file: !8037, line: 79, type: !8600)
!9075 = !DILexicalBlockFile(scope: !9072, file: !8037, discriminator: 0)
!9076 = !DILocation(line: 79, column: 1, scope: !9075)
!9077 = !DILocation(line: 875, column: 11, scope: !9072)
!9078 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h996512db8be197faE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9079)
!9079 = !{!9080}
!9080 = !DILocalVariable(name: "self", arg: 1, scope: !9081, file: !8037, line: 79, type: !8600)
!9081 = !DILexicalBlockFile(scope: !9078, file: !8037, discriminator: 0)
!9082 = !DILocation(line: 79, column: 1, scope: !9081)
!9083 = !DILocation(line: 875, column: 11, scope: !9078)
!9084 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17hd8b3ecf363c9c77dE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9085)
!9085 = !{!9086}
!9086 = !DILocalVariable(name: "self", arg: 1, scope: !9087, file: !8037, line: 79, type: !8600)
!9087 = !DILexicalBlockFile(scope: !9084, file: !8037, discriminator: 0)
!9088 = !DILocation(line: 79, column: 1, scope: !9087)
!9089 = !DILocation(line: 875, column: 11, scope: !9084)
!9090 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5c4cfd1aae3311d9E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9091)
!9091 = !{!9092}
!9092 = !DILocalVariable(name: "self", arg: 1, scope: !9093, file: !8037, line: 79, type: !8600)
!9093 = !DILexicalBlockFile(scope: !9090, file: !8037, discriminator: 0)
!9094 = !DILocation(line: 79, column: 1, scope: !9093)
!9095 = !DILocation(line: 875, column: 11, scope: !9090)
!9096 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h767c478abd8a4f70E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9097)
!9097 = !{!9098}
!9098 = !DILocalVariable(name: "self", arg: 1, scope: !9099, file: !8037, line: 79, type: !8600)
!9099 = !DILexicalBlockFile(scope: !9096, file: !8037, discriminator: 0)
!9100 = !DILocation(line: 79, column: 1, scope: !9099)
!9101 = !DILocation(line: 875, column: 11, scope: !9096)
!9102 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h33b8c375eca2e115E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9103)
!9103 = !{!9104}
!9104 = !DILocalVariable(name: "self", arg: 1, scope: !9105, file: !8037, line: 79, type: !8600)
!9105 = !DILexicalBlockFile(scope: !9102, file: !8037, discriminator: 0)
!9106 = !DILocation(line: 79, column: 1, scope: !9105)
!9107 = !DILocation(line: 875, column: 11, scope: !9102)
!9108 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h7a4690c5bf1b412aE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9109)
!9109 = !{!9110}
!9110 = !DILocalVariable(name: "self", arg: 1, scope: !9111, file: !8037, line: 79, type: !8600)
!9111 = !DILexicalBlockFile(scope: !9108, file: !8037, discriminator: 0)
!9112 = !DILocation(line: 79, column: 1, scope: !9111)
!9113 = !DILocation(line: 875, column: 11, scope: !9108)
!9114 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h84585b827aed544dE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9115)
!9115 = !{!9116}
!9116 = !DILocalVariable(name: "self", arg: 1, scope: !9117, file: !8037, line: 79, type: !8600)
!9117 = !DILexicalBlockFile(scope: !9114, file: !8037, discriminator: 0)
!9118 = !DILocation(line: 79, column: 1, scope: !9117)
!9119 = !DILocation(line: 875, column: 11, scope: !9114)
!9120 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h2831699a1065cb24E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9121)
!9121 = !{!9122}
!9122 = !DILocalVariable(name: "self", arg: 1, scope: !9123, file: !8037, line: 79, type: !8600)
!9123 = !DILexicalBlockFile(scope: !9120, file: !8037, discriminator: 0)
!9124 = !DILocation(line: 79, column: 1, scope: !9123)
!9125 = !DILocation(line: 875, column: 11, scope: !9120)
!9126 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h04085dc514aee620E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9127)
!9127 = !{!9128}
!9128 = !DILocalVariable(name: "self", arg: 1, scope: !9129, file: !8037, line: 79, type: !8600)
!9129 = !DILexicalBlockFile(scope: !9126, file: !8037, discriminator: 0)
!9130 = !DILocation(line: 79, column: 1, scope: !9129)
!9131 = !DILocation(line: 875, column: 11, scope: !9126)
!9132 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hd7c1658e62b6fcc3E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9133)
!9133 = !{!9134}
!9134 = !DILocalVariable(name: "self", arg: 1, scope: !9135, file: !8037, line: 79, type: !8600)
!9135 = !DILexicalBlockFile(scope: !9132, file: !8037, discriminator: 0)
!9136 = !DILocation(line: 79, column: 1, scope: !9135)
!9137 = !DILocation(line: 875, column: 11, scope: !9132)
!9138 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h99f2b763c2e24841E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9139)
!9139 = !{!9140}
!9140 = !DILocalVariable(name: "self", arg: 1, scope: !9141, file: !8037, line: 79, type: !8600)
!9141 = !DILexicalBlockFile(scope: !9138, file: !8037, discriminator: 0)
!9142 = !DILocation(line: 79, column: 1, scope: !9141)
!9143 = !DILocation(line: 875, column: 11, scope: !9138)
!9144 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he9df14a1ed767078E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9145)
!9145 = !{!9146}
!9146 = !DILocalVariable(name: "self", arg: 1, scope: !9147, file: !8037, line: 79, type: !8600)
!9147 = !DILexicalBlockFile(scope: !9144, file: !8037, discriminator: 0)
!9148 = !DILocation(line: 79, column: 1, scope: !9147)
!9149 = !DILocation(line: 875, column: 11, scope: !9144)
!9150 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha25f989391fcc758E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9151)
!9151 = !{!9152}
!9152 = !DILocalVariable(name: "self", arg: 1, scope: !9153, file: !8037, line: 79, type: !8600)
!9153 = !DILexicalBlockFile(scope: !9150, file: !8037, discriminator: 0)
!9154 = !DILocation(line: 79, column: 1, scope: !9153)
!9155 = !DILocation(line: 875, column: 11, scope: !9150)
!9156 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h65cc840b7e686fb3E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9157)
!9157 = !{!9158}
!9158 = !DILocalVariable(name: "self", arg: 1, scope: !9159, file: !8037, line: 79, type: !8600)
!9159 = !DILexicalBlockFile(scope: !9156, file: !8037, discriminator: 0)
!9160 = !DILocation(line: 79, column: 1, scope: !9159)
!9161 = !DILocation(line: 875, column: 11, scope: !9156)
!9162 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h0b0a808c03b759bbE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9163)
!9163 = !{!9164}
!9164 = !DILocalVariable(name: "self", arg: 1, scope: !9165, file: !8037, line: 79, type: !8600)
!9165 = !DILexicalBlockFile(scope: !9162, file: !8037, discriminator: 0)
!9166 = !DILocation(line: 79, column: 1, scope: !9165)
!9167 = !DILocation(line: 875, column: 11, scope: !9162)
!9168 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h758eaa4d6c366fc8E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9169)
!9169 = !{!9170}
!9170 = !DILocalVariable(name: "self", arg: 1, scope: !9171, file: !8037, line: 79, type: !8600)
!9171 = !DILexicalBlockFile(scope: !9168, file: !8037, discriminator: 0)
!9172 = !DILocation(line: 79, column: 1, scope: !9171)
!9173 = !DILocation(line: 875, column: 11, scope: !9168)
!9174 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h49744716ddd74a4eE", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9175)
!9175 = !{!9176}
!9176 = !DILocalVariable(name: "self", arg: 1, scope: !9177, file: !8037, line: 79, type: !8600)
!9177 = !DILexicalBlockFile(scope: !9174, file: !8037, discriminator: 0)
!9178 = !DILocation(line: 79, column: 1, scope: !9177)
!9179 = !DILocation(line: 875, column: 11, scope: !9174)
!9180 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hb8a943a2aa6d4359E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9181)
!9181 = !{!9182}
!9182 = !DILocalVariable(name: "self", arg: 1, scope: !9183, file: !8037, line: 79, type: !8600)
!9183 = !DILexicalBlockFile(scope: !9180, file: !8037, discriminator: 0)
!9184 = !DILocation(line: 79, column: 1, scope: !9183)
!9185 = !DILocation(line: 875, column: 11, scope: !9180)
!9186 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h48148e20aeceba12E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9187)
!9187 = !{!9188}
!9188 = !DILocalVariable(name: "self", arg: 1, scope: !9189, file: !8037, line: 79, type: !8600)
!9189 = !DILexicalBlockFile(scope: !9186, file: !8037, discriminator: 0)
!9190 = !DILocation(line: 79, column: 1, scope: !9189)
!9191 = !DILocation(line: 875, column: 11, scope: !9186)
!9192 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbf16ab5dec60df48E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9193)
!9193 = !{!9194}
!9194 = !DILocalVariable(name: "self", arg: 1, scope: !9195, file: !8037, line: 79, type: !8600)
!9195 = !DILexicalBlockFile(scope: !9192, file: !8037, discriminator: 0)
!9196 = !DILocation(line: 79, column: 1, scope: !9195)
!9197 = !DILocation(line: 875, column: 11, scope: !9192)
!9198 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h145769204f7ec873E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9199)
!9199 = !{!9200}
!9200 = !DILocalVariable(name: "self", arg: 1, scope: !9201, file: !8037, line: 79, type: !8600)
!9201 = !DILexicalBlockFile(scope: !9198, file: !8037, discriminator: 0)
!9202 = !DILocation(line: 79, column: 1, scope: !9201)
!9203 = !DILocation(line: 875, column: 11, scope: !9198)
!9204 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h96a96a164f224659E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9205)
!9205 = !{!9206}
!9206 = !DILocalVariable(name: "self", arg: 1, scope: !9207, file: !8037, line: 79, type: !8600)
!9207 = !DILexicalBlockFile(scope: !9204, file: !8037, discriminator: 0)
!9208 = !DILocation(line: 79, column: 1, scope: !9207)
!9209 = !DILocation(line: 875, column: 11, scope: !9204)
!9210 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h28be395fb3c7b165E", scope: !9063, file: !8050, line: 460, type: !9065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9211)
!9211 = !{!9212}
!9212 = !DILocalVariable(name: "self", arg: 1, scope: !9213, file: !8037, line: 79, type: !8600)
!9213 = !DILexicalBlockFile(scope: !9210, file: !8037, discriminator: 0)
!9214 = !DILocation(line: 79, column: 1, scope: !9213)
!9215 = !DILocation(line: 875, column: 11, scope: !9210)
!9216 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h96f77b576d30610bE", scope: !9217, file: !5127, line: 31, type: !9218, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9222)
!9217 = !DINamespace(name: "{impl#8}", scope: !782)
!9218 = !DISubroutineType(types: !9219)
!9219 = !{!192, !9220, !210}
!9220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9221, size: 64, align: 64, dwarfAddressSpace: 0)
!9221 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !782, file: !2, align: 8, elements: !19, identifier: "e6cc93f008ff2d9bbe2efff6b7e5c085")
!9222 = !{!9223, !9224}
!9223 = !DILocalVariable(name: "self", arg: 1, scope: !9216, file: !5127, line: 31, type: !9220)
!9224 = !DILocalVariable(name: "f", arg: 2, scope: !9216, file: !5127, line: 31, type: !210)
!9225 = !DILocation(line: 31, column: 18, scope: !9216)
!9226 = !DILocation(line: 31, column: 23, scope: !9216)
!9227 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fc02c0de88133b0E", scope: !9228, file: !5127, line: 31, type: !9229, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9233)
!9228 = !DINamespace(name: "{impl#10}", scope: !782)
!9229 = !DISubroutineType(types: !9230)
!9230 = !{!192, !9231, !210}
!9231 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9232, size: 64, align: 64, dwarfAddressSpace: 0)
!9232 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !782, file: !2, align: 8, elements: !19, identifier: "b8699d2790f9e3e988b0153fb07b91e4")
!9233 = !{!9234, !9235}
!9234 = !DILocalVariable(name: "self", arg: 1, scope: !9227, file: !5127, line: 31, type: !9231)
!9235 = !DILocalVariable(name: "f", arg: 2, scope: !9227, file: !5127, line: 31, type: !210)
!9236 = !DILocation(line: 31, column: 18, scope: !9227)
!9237 = !DILocation(line: 31, column: 23, scope: !9227)
!9238 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h14e73bf5beec1496E", scope: !9239, file: !5127, line: 31, type: !9240, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9244)
!9239 = !DINamespace(name: "{impl#12}", scope: !782)
!9240 = !DISubroutineType(types: !9241)
!9241 = !{!192, !9242, !210}
!9242 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9243, size: 64, align: 64, dwarfAddressSpace: 0)
!9243 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !782, file: !2, align: 8, elements: !19, identifier: "70e3cc7215c9f636f97ecf776c68dbe")
!9244 = !{!9245, !9246}
!9245 = !DILocalVariable(name: "self", arg: 1, scope: !9238, file: !5127, line: 31, type: !9242)
!9246 = !DILocalVariable(name: "f", arg: 2, scope: !9238, file: !5127, line: 31, type: !210)
!9247 = !DILocation(line: 31, column: 18, scope: !9238)
!9248 = !DILocation(line: 31, column: 23, scope: !9238)
!9249 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa8852641978af6E", scope: !9250, file: !5127, line: 31, type: !9251, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9255)
!9250 = !DINamespace(name: "{impl#14}", scope: !782)
!9251 = !DISubroutineType(types: !9252)
!9252 = !{!192, !9253, !210}
!9253 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9254, size: 64, align: 64, dwarfAddressSpace: 0)
!9254 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !782, file: !2, align: 8, elements: !19, identifier: "13ab66cee2741d70534a0337d16aec02")
!9255 = !{!9256, !9257}
!9256 = !DILocalVariable(name: "self", arg: 1, scope: !9249, file: !5127, line: 31, type: !9253)
!9257 = !DILocalVariable(name: "f", arg: 2, scope: !9249, file: !5127, line: 31, type: !210)
!9258 = !DILocation(line: 31, column: 18, scope: !9249)
!9259 = !DILocation(line: 31, column: 23, scope: !9249)
!9260 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h633cbb02f893ee5dE", scope: !9261, file: !5127, line: 63, type: !9262, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9265)
!9261 = !DINamespace(name: "{impl#17}", scope: !782)
!9262 = !DISubroutineType(types: !9263)
!9263 = !{!192, !9264, !210}
!9264 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !799, size: 64, align: 64, dwarfAddressSpace: 0)
!9265 = !{!9266, !9267}
!9266 = !DILocalVariable(name: "self", arg: 1, scope: !9260, file: !5127, line: 63, type: !9264)
!9267 = !DILocalVariable(name: "f", arg: 2, scope: !9260, file: !5127, line: 63, type: !210)
!9268 = !DILocation(line: 63, column: 23, scope: !9260)
!9269 = !DILocation(line: 63, column: 27, scope: !9260)
!9270 = !DILocation(line: 63, column: 28, scope: !9260)
!9271 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17haffd42c947939c00E", scope: !9272, file: !5127, line: 107, type: !9273, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9277)
!9272 = !DINamespace(name: "{impl#22}", scope: !782)
!9273 = !DISubroutineType(types: !9274)
!9274 = !{!192, !9275, !210}
!9275 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9276, size: 64, align: 64, dwarfAddressSpace: 0)
!9276 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !782, file: !2, align: 8, elements: !19, identifier: "bf0c399f1b4a28c45d341334dd58b990")
!9277 = !{!9278, !9279}
!9278 = !DILocalVariable(name: "self", arg: 1, scope: !9271, file: !5127, line: 107, type: !9275)
!9279 = !DILocalVariable(name: "f", arg: 2, scope: !9271, file: !5127, line: 107, type: !210)
!9280 = !DILocation(line: 107, column: 10, scope: !9271)
!9281 = !DILocation(line: 107, column: 15, scope: !9271)
!9282 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h17d6d7990c1dd0f4E", scope: !9283, file: !8050, line: 434, type: !9284, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9287)
!9283 = !DINamespace(name: "{impl#32}", scope: !782)
!9284 = !DISubroutineType(types: !9285)
!9285 = !{!192, !9286, !210}
!9286 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5171, size: 64, align: 64, dwarfAddressSpace: 0)
!9287 = !{!9288, !9289, !9290, !9292, !9294, !9296, !9298, !9300, !9302, !9304, !9306, !9308, !9310, !9312, !9314, !9316, !9318, !9320, !9322, !9324, !9326, !9328, !9330, !9332, !9334, !9336, !9338, !9340, !9342, !9344, !9346, !9348, !9350, !9352, !9354, !9356, !9358, !9360, !9362, !9364, !9366, !9368, !9370, !9372, !9374, !9376, !9378, !9380}
!9288 = !DILocalVariable(name: "self", arg: 1, scope: !9282, file: !8050, line: 434, type: !9286)
!9289 = !DILocalVariable(name: "f", arg: 2, scope: !9282, file: !8050, line: 434, type: !210)
!9290 = !DILocalVariable(name: "first", scope: !9291, file: !8050, line: 471, type: !310, align: 1)
!9291 = distinct !DILexicalBlock(scope: !9282, file: !8050, line: 471, column: 17)
!9292 = !DILocalVariable(name: "residual", scope: !9293, file: !8050, line: 475, type: !8065, align: 1)
!9293 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9294 = !DILocalVariable(name: "val", scope: !9295, file: !8050, line: 475, type: !7, align: 1)
!9295 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9296 = !DILocalVariable(name: "residual", scope: !9297, file: !8050, line: 478, type: !8065, align: 1)
!9297 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9298 = !DILocalVariable(name: "val", scope: !9299, file: !8050, line: 478, type: !7, align: 1)
!9299 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9300 = !DILocalVariable(name: "residual", scope: !9301, file: !8050, line: 475, type: !8065, align: 1)
!9301 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9302 = !DILocalVariable(name: "val", scope: !9303, file: !8050, line: 475, type: !7, align: 1)
!9303 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9304 = !DILocalVariable(name: "residual", scope: !9305, file: !8050, line: 478, type: !8065, align: 1)
!9305 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9306 = !DILocalVariable(name: "val", scope: !9307, file: !8050, line: 478, type: !7, align: 1)
!9307 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9308 = !DILocalVariable(name: "residual", scope: !9309, file: !8050, line: 475, type: !8065, align: 1)
!9309 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9310 = !DILocalVariable(name: "val", scope: !9311, file: !8050, line: 475, type: !7, align: 1)
!9311 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9312 = !DILocalVariable(name: "residual", scope: !9313, file: !8050, line: 478, type: !8065, align: 1)
!9313 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9314 = !DILocalVariable(name: "val", scope: !9315, file: !8050, line: 478, type: !7, align: 1)
!9315 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9316 = !DILocalVariable(name: "residual", scope: !9317, file: !8050, line: 475, type: !8065, align: 1)
!9317 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9318 = !DILocalVariable(name: "val", scope: !9319, file: !8050, line: 475, type: !7, align: 1)
!9319 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9320 = !DILocalVariable(name: "residual", scope: !9321, file: !8050, line: 478, type: !8065, align: 1)
!9321 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9322 = !DILocalVariable(name: "val", scope: !9323, file: !8050, line: 478, type: !7, align: 1)
!9323 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9324 = !DILocalVariable(name: "residual", scope: !9325, file: !8050, line: 475, type: !8065, align: 1)
!9325 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9326 = !DILocalVariable(name: "val", scope: !9327, file: !8050, line: 475, type: !7, align: 1)
!9327 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9328 = !DILocalVariable(name: "residual", scope: !9329, file: !8050, line: 478, type: !8065, align: 1)
!9329 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9330 = !DILocalVariable(name: "val", scope: !9331, file: !8050, line: 478, type: !7, align: 1)
!9331 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9332 = !DILocalVariable(name: "residual", scope: !9333, file: !8050, line: 475, type: !8065, align: 1)
!9333 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9334 = !DILocalVariable(name: "val", scope: !9335, file: !8050, line: 475, type: !7, align: 1)
!9335 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9336 = !DILocalVariable(name: "residual", scope: !9337, file: !8050, line: 478, type: !8065, align: 1)
!9337 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9338 = !DILocalVariable(name: "val", scope: !9339, file: !8050, line: 478, type: !7, align: 1)
!9339 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9340 = !DILocalVariable(name: "residual", scope: !9341, file: !8050, line: 475, type: !8065, align: 1)
!9341 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9342 = !DILocalVariable(name: "val", scope: !9343, file: !8050, line: 475, type: !7, align: 1)
!9343 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9344 = !DILocalVariable(name: "residual", scope: !9345, file: !8050, line: 478, type: !8065, align: 1)
!9345 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9346 = !DILocalVariable(name: "val", scope: !9347, file: !8050, line: 478, type: !7, align: 1)
!9347 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9348 = !DILocalVariable(name: "residual", scope: !9349, file: !8050, line: 475, type: !8065, align: 1)
!9349 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9350 = !DILocalVariable(name: "val", scope: !9351, file: !8050, line: 475, type: !7, align: 1)
!9351 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9352 = !DILocalVariable(name: "residual", scope: !9353, file: !8050, line: 478, type: !8065, align: 1)
!9353 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9354 = !DILocalVariable(name: "val", scope: !9355, file: !8050, line: 478, type: !7, align: 1)
!9355 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9356 = !DILocalVariable(name: "residual", scope: !9357, file: !8050, line: 475, type: !8065, align: 1)
!9357 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 47)
!9358 = !DILocalVariable(name: "val", scope: !9359, file: !8050, line: 475, type: !7, align: 1)
!9359 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 475, column: 29)
!9360 = !DILocalVariable(name: "residual", scope: !9361, file: !8050, line: 478, type: !8065, align: 1)
!9361 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 70)
!9362 = !DILocalVariable(name: "val", scope: !9363, file: !8050, line: 478, type: !7, align: 1)
!9363 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 478, column: 25)
!9364 = !DILocalVariable(name: "extra_bits", scope: !9365, file: !8050, line: 481, type: !18, align: 8)
!9365 = distinct !DILexicalBlock(scope: !9291, file: !8050, line: 481, column: 17)
!9366 = !DILocalVariable(name: "residual", scope: !9367, file: !8050, line: 484, type: !8065, align: 1)
!9367 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 484, column: 43)
!9368 = !DILocalVariable(name: "val", scope: !9369, file: !8050, line: 484, type: !7, align: 1)
!9369 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 484, column: 25)
!9370 = !DILocalVariable(name: "residual", scope: !9371, file: !8050, line: 487, type: !8065, align: 1)
!9371 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 487, column: 38)
!9372 = !DILocalVariable(name: "val", scope: !9373, file: !8050, line: 487, type: !7, align: 1)
!9373 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 487, column: 21)
!9374 = !DILocalVariable(name: "residual", scope: !9375, file: !8050, line: 488, type: !8065, align: 1)
!9375 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 488, column: 70)
!9376 = !DILocalVariable(name: "val", scope: !9377, file: !8050, line: 488, type: !7, align: 1)
!9377 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 488, column: 21)
!9378 = !DILocalVariable(name: "residual", scope: !9379, file: !8050, line: 491, type: !8065, align: 1)
!9379 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 491, column: 43)
!9380 = !DILocalVariable(name: "val", scope: !9381, file: !8050, line: 491, type: !7, align: 1)
!9381 = distinct !DILexicalBlock(scope: !9365, file: !8050, line: 491, column: 21)
!9382 = !DILocation(line: 434, column: 20, scope: !9282)
!9383 = !DILocation(line: 434, column: 27, scope: !9282)
!9384 = !DILocation(line: 471, column: 21, scope: !9291)
!9385 = !DILocation(line: 475, column: 47, scope: !9293)
!9386 = !DILocation(line: 475, column: 29, scope: !9295)
!9387 = !DILocation(line: 478, column: 70, scope: !9297)
!9388 = !DILocation(line: 478, column: 25, scope: !9299)
!9389 = !DILocation(line: 475, column: 47, scope: !9301)
!9390 = !DILocation(line: 475, column: 29, scope: !9303)
!9391 = !DILocation(line: 478, column: 70, scope: !9305)
!9392 = !DILocation(line: 478, column: 25, scope: !9307)
!9393 = !DILocation(line: 475, column: 47, scope: !9309)
!9394 = !DILocation(line: 475, column: 29, scope: !9311)
!9395 = !DILocation(line: 478, column: 70, scope: !9313)
!9396 = !DILocation(line: 478, column: 25, scope: !9315)
!9397 = !DILocation(line: 475, column: 47, scope: !9317)
!9398 = !DILocation(line: 475, column: 29, scope: !9319)
!9399 = !DILocation(line: 478, column: 70, scope: !9321)
!9400 = !DILocation(line: 478, column: 25, scope: !9323)
!9401 = !DILocation(line: 475, column: 47, scope: !9325)
!9402 = !DILocation(line: 475, column: 29, scope: !9327)
!9403 = !DILocation(line: 478, column: 70, scope: !9329)
!9404 = !DILocation(line: 478, column: 25, scope: !9331)
!9405 = !DILocation(line: 475, column: 47, scope: !9333)
!9406 = !DILocation(line: 475, column: 29, scope: !9335)
!9407 = !DILocation(line: 478, column: 70, scope: !9337)
!9408 = !DILocation(line: 478, column: 25, scope: !9339)
!9409 = !DILocation(line: 475, column: 47, scope: !9341)
!9410 = !DILocation(line: 475, column: 29, scope: !9343)
!9411 = !DILocation(line: 478, column: 70, scope: !9345)
!9412 = !DILocation(line: 478, column: 25, scope: !9347)
!9413 = !DILocation(line: 475, column: 47, scope: !9349)
!9414 = !DILocation(line: 475, column: 29, scope: !9351)
!9415 = !DILocation(line: 478, column: 70, scope: !9353)
!9416 = !DILocation(line: 478, column: 25, scope: !9355)
!9417 = !DILocation(line: 475, column: 47, scope: !9357)
!9418 = !DILocation(line: 475, column: 29, scope: !9359)
!9419 = !DILocation(line: 478, column: 70, scope: !9361)
!9420 = !DILocation(line: 478, column: 25, scope: !9363)
!9421 = !DILocation(line: 481, column: 21, scope: !9365)
!9422 = !DILocation(line: 484, column: 43, scope: !9367)
!9423 = !DILocation(line: 484, column: 25, scope: !9369)
!9424 = !DILocation(line: 487, column: 38, scope: !9371)
!9425 = !DILocation(line: 487, column: 21, scope: !9373)
!9426 = !DILocation(line: 488, column: 70, scope: !9375)
!9427 = !DILocation(line: 488, column: 21, scope: !9377)
!9428 = !DILocation(line: 491, column: 43, scope: !9379)
!9429 = !DILocation(line: 491, column: 21, scope: !9381)
!9430 = !DILocation(line: 471, column: 33, scope: !9282)
!9431 = !DILocation(line: 473, column: 46, scope: !9291)
!9432 = !DILocation(line: 474, column: 29, scope: !9291)
!9433 = !DILocation(line: 474, column: 28, scope: !9291)
!9434 = !DILocation(line: 477, column: 25, scope: !9291)
!9435 = !DILocation(line: 478, column: 25, scope: !9291)
!9436 = !DILocation(line: 475, column: 29, scope: !9291)
!9437 = !DILocation(line: 475, column: 29, scope: !9293)
!9438 = !DILocation(line: 494, column: 14, scope: !9282)
!9439 = !DILocation(line: 478, column: 25, scope: !9297)
!9440 = !DILocation(line: 475, column: 29, scope: !9301)
!9441 = !DILocation(line: 478, column: 25, scope: !9305)
!9442 = !DILocation(line: 475, column: 29, scope: !9309)
!9443 = !DILocation(line: 478, column: 25, scope: !9313)
!9444 = !DILocation(line: 475, column: 29, scope: !9317)
!9445 = !DILocation(line: 478, column: 25, scope: !9321)
!9446 = !DILocation(line: 475, column: 29, scope: !9325)
!9447 = !DILocation(line: 478, column: 25, scope: !9329)
!9448 = !DILocation(line: 475, column: 29, scope: !9333)
!9449 = !DILocation(line: 478, column: 25, scope: !9337)
!9450 = !DILocation(line: 475, column: 29, scope: !9341)
!9451 = !DILocation(line: 478, column: 25, scope: !9345)
!9452 = !DILocation(line: 475, column: 29, scope: !9349)
!9453 = !DILocation(line: 478, column: 25, scope: !9353)
!9454 = !DILocation(line: 481, column: 34, scope: !9291)
!9455 = !DILocation(line: 481, column: 47, scope: !9291)
!9456 = !DILocation(line: 481, column: 46, scope: !9291)
!9457 = !DILocation(line: 482, column: 20, scope: !9365)
!9458 = !DILocation(line: 475, column: 29, scope: !9357)
!9459 = !DILocation(line: 478, column: 25, scope: !9361)
!9460 = !DILocation(line: 490, column: 20, scope: !9365)
!9461 = !DILocation(line: 483, column: 25, scope: !9365)
!9462 = !DILocation(line: 483, column: 24, scope: !9365)
!9463 = !DILocation(line: 486, column: 21, scope: !9365)
!9464 = !DILocation(line: 487, column: 21, scope: !9365)
!9465 = !DILocation(line: 484, column: 25, scope: !9365)
!9466 = !DILocation(line: 484, column: 25, scope: !9367)
!9467 = !DILocation(line: 488, column: 21, scope: !9365)
!9468 = !DILocation(line: 487, column: 21, scope: !9371)
!9469 = !DILocation(line: 488, column: 21, scope: !9375)
!9470 = !DILocation(line: 493, column: 17, scope: !9365)
!9471 = !DILocation(line: 491, column: 21, scope: !9365)
!9472 = !DILocation(line: 491, column: 21, scope: !9379)
!9473 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfc8dc0539ee57e0dE", scope: !9474, file: !8050, line: 497, type: !9284, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9475)
!9474 = !DINamespace(name: "{impl#33}", scope: !782)
!9475 = !{!9476, !9477}
!9476 = !DILocalVariable(name: "self", arg: 1, scope: !9473, file: !8050, line: 497, type: !9286)
!9477 = !DILocalVariable(name: "f", arg: 2, scope: !9473, file: !8050, line: 497, type: !210)
!9478 = !DILocation(line: 497, column: 20, scope: !9473)
!9479 = !DILocation(line: 497, column: 27, scope: !9473)
!9480 = !DILocation(line: 498, column: 17, scope: !9473)
!9481 = !DILocation(line: 499, column: 14, scope: !9473)
!9482 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hf1207c19cac9faf1E", scope: !9483, file: !8050, line: 502, type: !9284, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9484)
!9483 = !DINamespace(name: "{impl#34}", scope: !782)
!9484 = !{!9485, !9486}
!9485 = !DILocalVariable(name: "self", arg: 1, scope: !9482, file: !8050, line: 502, type: !9286)
!9486 = !DILocalVariable(name: "f", arg: 2, scope: !9482, file: !8050, line: 502, type: !210)
!9487 = !DILocation(line: 502, column: 20, scope: !9482)
!9488 = !DILocation(line: 502, column: 27, scope: !9482)
!9489 = !DILocation(line: 503, column: 17, scope: !9482)
!9490 = !DILocation(line: 504, column: 14, scope: !9482)
!9491 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h717ed3bb9b9803f7E", scope: !9492, file: !8050, line: 507, type: !9284, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9493)
!9492 = !DINamespace(name: "{impl#35}", scope: !782)
!9493 = !{!9494, !9495}
!9494 = !DILocalVariable(name: "self", arg: 1, scope: !9491, file: !8050, line: 507, type: !9286)
!9495 = !DILocalVariable(name: "f", arg: 2, scope: !9491, file: !8050, line: 507, type: !210)
!9496 = !DILocation(line: 507, column: 20, scope: !9491)
!9497 = !DILocation(line: 507, column: 27, scope: !9491)
!9498 = !DILocation(line: 508, column: 17, scope: !9491)
!9499 = !DILocation(line: 509, column: 14, scope: !9491)
!9500 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h719984c099dbff46E", scope: !9501, file: !8050, line: 512, type: !9284, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9502)
!9501 = !DINamespace(name: "{impl#36}", scope: !782)
!9502 = !{!9503, !9504}
!9503 = !DILocalVariable(name: "self", arg: 1, scope: !9500, file: !8050, line: 512, type: !9286)
!9504 = !DILocalVariable(name: "f", arg: 2, scope: !9500, file: !8050, line: 512, type: !210)
!9505 = !DILocation(line: 512, column: 20, scope: !9500)
!9506 = !DILocation(line: 512, column: 27, scope: !9500)
!9507 = !DILocation(line: 513, column: 17, scope: !9500)
!9508 = !DILocation(line: 514, column: 14, scope: !9500)
!9509 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h2f2770d06b51199cE", scope: !5171, file: !8050, line: 532, type: !9510, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9510 = !DISubroutineType(types: !9511)
!9511 = !{!5171}
!9512 = !DILocation(line: 541, column: 14, scope: !9509)
!9513 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h495eb254cb059d92E", scope: !5171, file: !8050, line: 545, type: !9514, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9516)
!9514 = !DISubroutineType(types: !9515)
!9515 = !{!18, !9286}
!9516 = !{!9517}
!9517 = !DILocalVariable(name: "self", arg: 1, scope: !9513, file: !8050, line: 545, type: !9286)
!9518 = !DILocation(line: 545, column: 31, scope: !9513)
!9519 = !DILocation(line: 546, column: 17, scope: !9513)
!9520 = !DILocation(line: 547, column: 14, scope: !9513)
!9521 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h7270c3428fd63758E", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9526)
!9522 = !DINamespace(name: "{impl#0}", scope: !9523)
!9523 = !DINamespace(name: "fmt", scope: !9283)
!9524 = !DISubroutineType(types: !9525)
!9525 = !{!310, !9286}
!9526 = !{!9527}
!9527 = !DILocalVariable(name: "self", arg: 1, scope: !9528, file: !5127, line: 110, type: !9286)
!9528 = !DILexicalBlockFile(scope: !9521, file: !5127, discriminator: 0)
!9529 = !DILocation(line: 110, column: 1, scope: !9528)
!9530 = !DILocation(line: 875, column: 11, scope: !9521)
!9531 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h7356071a42dd076dE", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9532)
!9532 = !{!9533}
!9533 = !DILocalVariable(name: "self", arg: 1, scope: !9534, file: !5127, line: 110, type: !9286)
!9534 = !DILexicalBlockFile(scope: !9531, file: !5127, discriminator: 0)
!9535 = !DILocation(line: 110, column: 1, scope: !9534)
!9536 = !DILocation(line: 875, column: 11, scope: !9531)
!9537 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h151943e6b4b60790E", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9538)
!9538 = !{!9539}
!9539 = !DILocalVariable(name: "self", arg: 1, scope: !9540, file: !5127, line: 110, type: !9286)
!9540 = !DILexicalBlockFile(scope: !9537, file: !5127, discriminator: 0)
!9541 = !DILocation(line: 110, column: 1, scope: !9540)
!9542 = !DILocation(line: 875, column: 11, scope: !9537)
!9543 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h578ea45338ec5396E", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9544)
!9544 = !{!9545}
!9545 = !DILocalVariable(name: "self", arg: 1, scope: !9546, file: !5127, line: 110, type: !9286)
!9546 = !DILexicalBlockFile(scope: !9543, file: !5127, discriminator: 0)
!9547 = !DILocation(line: 110, column: 1, scope: !9546)
!9548 = !DILocation(line: 875, column: 11, scope: !9543)
!9549 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb368305eb08bdd2cE", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9550)
!9550 = !{!9551}
!9551 = !DILocalVariable(name: "self", arg: 1, scope: !9552, file: !5127, line: 110, type: !9286)
!9552 = !DILexicalBlockFile(scope: !9549, file: !5127, discriminator: 0)
!9553 = !DILocation(line: 110, column: 1, scope: !9552)
!9554 = !DILocation(line: 875, column: 11, scope: !9549)
!9555 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h1f7cffafe85090daE", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9556)
!9556 = !{!9557}
!9557 = !DILocalVariable(name: "self", arg: 1, scope: !9558, file: !5127, line: 110, type: !9286)
!9558 = !DILexicalBlockFile(scope: !9555, file: !5127, discriminator: 0)
!9559 = !DILocation(line: 110, column: 1, scope: !9558)
!9560 = !DILocation(line: 875, column: 11, scope: !9555)
!9561 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hfe68a1da7ce71c5cE", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9562)
!9562 = !{!9563}
!9563 = !DILocalVariable(name: "self", arg: 1, scope: !9564, file: !5127, line: 110, type: !9286)
!9564 = !DILexicalBlockFile(scope: !9561, file: !5127, discriminator: 0)
!9565 = !DILocation(line: 110, column: 1, scope: !9564)
!9566 = !DILocation(line: 875, column: 11, scope: !9561)
!9567 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h65653e9969192f33E", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9568)
!9568 = !{!9569}
!9569 = !DILocalVariable(name: "self", arg: 1, scope: !9570, file: !5127, line: 110, type: !9286)
!9570 = !DILexicalBlockFile(scope: !9567, file: !5127, discriminator: 0)
!9571 = !DILocation(line: 110, column: 1, scope: !9570)
!9572 = !DILocation(line: 875, column: 11, scope: !9567)
!9573 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hfa3dfdc602aaac9eE", scope: !9522, file: !8050, line: 460, type: !9524, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9574)
!9574 = !{!9575}
!9575 = !DILocalVariable(name: "self", arg: 1, scope: !9576, file: !5127, line: 110, type: !9286)
!9576 = !DILexicalBlockFile(scope: !9573, file: !5127, discriminator: 0)
!9577 = !DILocation(line: 110, column: 1, scope: !9576)
!9578 = !DILocation(line: 875, column: 11, scope: !9573)
!9579 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h27892d4e6d110013E", scope: !9580, file: !8050, line: 434, type: !9581, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9584)
!9580 = !DINamespace(name: "{impl#58}", scope: !782)
!9581 = !DISubroutineType(types: !9582)
!9582 = !{!192, !9583, !210}
!9583 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5187, size: 64, align: 64, dwarfAddressSpace: 0)
!9584 = !{!9585, !9586, !9587, !9589, !9591, !9593, !9595, !9597, !9599, !9601, !9603, !9605, !9607, !9609, !9611, !9613, !9615, !9617, !9619, !9621, !9623, !9625, !9627, !9629, !9631, !9633, !9635, !9637, !9639, !9641, !9643, !9645, !9647, !9649, !9651, !9653, !9655, !9657, !9659, !9661, !9663, !9665, !9667, !9669, !9671, !9673, !9675, !9677, !9679, !9681, !9683, !9685, !9687, !9689, !9691, !9693, !9695, !9697, !9699, !9701}
!9585 = !DILocalVariable(name: "self", arg: 1, scope: !9579, file: !8050, line: 434, type: !9583)
!9586 = !DILocalVariable(name: "f", arg: 2, scope: !9579, file: !8050, line: 434, type: !210)
!9587 = !DILocalVariable(name: "first", scope: !9588, file: !8050, line: 471, type: !310, align: 1)
!9588 = distinct !DILexicalBlock(scope: !9579, file: !8050, line: 471, column: 17)
!9589 = !DILocalVariable(name: "residual", scope: !9590, file: !8050, line: 475, type: !8065, align: 1)
!9590 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9591 = !DILocalVariable(name: "val", scope: !9592, file: !8050, line: 475, type: !7, align: 1)
!9592 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9593 = !DILocalVariable(name: "residual", scope: !9594, file: !8050, line: 478, type: !8065, align: 1)
!9594 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9595 = !DILocalVariable(name: "val", scope: !9596, file: !8050, line: 478, type: !7, align: 1)
!9596 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9597 = !DILocalVariable(name: "residual", scope: !9598, file: !8050, line: 475, type: !8065, align: 1)
!9598 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9599 = !DILocalVariable(name: "val", scope: !9600, file: !8050, line: 475, type: !7, align: 1)
!9600 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9601 = !DILocalVariable(name: "residual", scope: !9602, file: !8050, line: 478, type: !8065, align: 1)
!9602 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9603 = !DILocalVariable(name: "val", scope: !9604, file: !8050, line: 478, type: !7, align: 1)
!9604 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9605 = !DILocalVariable(name: "residual", scope: !9606, file: !8050, line: 475, type: !8065, align: 1)
!9606 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9607 = !DILocalVariable(name: "val", scope: !9608, file: !8050, line: 475, type: !7, align: 1)
!9608 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9609 = !DILocalVariable(name: "residual", scope: !9610, file: !8050, line: 478, type: !8065, align: 1)
!9610 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9611 = !DILocalVariable(name: "val", scope: !9612, file: !8050, line: 478, type: !7, align: 1)
!9612 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9613 = !DILocalVariable(name: "residual", scope: !9614, file: !8050, line: 475, type: !8065, align: 1)
!9614 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9615 = !DILocalVariable(name: "val", scope: !9616, file: !8050, line: 475, type: !7, align: 1)
!9616 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9617 = !DILocalVariable(name: "residual", scope: !9618, file: !8050, line: 478, type: !8065, align: 1)
!9618 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9619 = !DILocalVariable(name: "val", scope: !9620, file: !8050, line: 478, type: !7, align: 1)
!9620 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9621 = !DILocalVariable(name: "residual", scope: !9622, file: !8050, line: 475, type: !8065, align: 1)
!9622 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9623 = !DILocalVariable(name: "val", scope: !9624, file: !8050, line: 475, type: !7, align: 1)
!9624 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9625 = !DILocalVariable(name: "residual", scope: !9626, file: !8050, line: 478, type: !8065, align: 1)
!9626 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9627 = !DILocalVariable(name: "val", scope: !9628, file: !8050, line: 478, type: !7, align: 1)
!9628 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9629 = !DILocalVariable(name: "residual", scope: !9630, file: !8050, line: 475, type: !8065, align: 1)
!9630 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9631 = !DILocalVariable(name: "val", scope: !9632, file: !8050, line: 475, type: !7, align: 1)
!9632 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9633 = !DILocalVariable(name: "residual", scope: !9634, file: !8050, line: 478, type: !8065, align: 1)
!9634 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9635 = !DILocalVariable(name: "val", scope: !9636, file: !8050, line: 478, type: !7, align: 1)
!9636 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9637 = !DILocalVariable(name: "residual", scope: !9638, file: !8050, line: 475, type: !8065, align: 1)
!9638 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9639 = !DILocalVariable(name: "val", scope: !9640, file: !8050, line: 475, type: !7, align: 1)
!9640 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9641 = !DILocalVariable(name: "residual", scope: !9642, file: !8050, line: 478, type: !8065, align: 1)
!9642 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9643 = !DILocalVariable(name: "val", scope: !9644, file: !8050, line: 478, type: !7, align: 1)
!9644 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9645 = !DILocalVariable(name: "residual", scope: !9646, file: !8050, line: 475, type: !8065, align: 1)
!9646 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9647 = !DILocalVariable(name: "val", scope: !9648, file: !8050, line: 475, type: !7, align: 1)
!9648 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9649 = !DILocalVariable(name: "residual", scope: !9650, file: !8050, line: 478, type: !8065, align: 1)
!9650 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9651 = !DILocalVariable(name: "val", scope: !9652, file: !8050, line: 478, type: !7, align: 1)
!9652 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9653 = !DILocalVariable(name: "residual", scope: !9654, file: !8050, line: 475, type: !8065, align: 1)
!9654 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9655 = !DILocalVariable(name: "val", scope: !9656, file: !8050, line: 475, type: !7, align: 1)
!9656 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9657 = !DILocalVariable(name: "residual", scope: !9658, file: !8050, line: 478, type: !8065, align: 1)
!9658 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9659 = !DILocalVariable(name: "val", scope: !9660, file: !8050, line: 478, type: !7, align: 1)
!9660 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9661 = !DILocalVariable(name: "residual", scope: !9662, file: !8050, line: 475, type: !8065, align: 1)
!9662 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9663 = !DILocalVariable(name: "val", scope: !9664, file: !8050, line: 475, type: !7, align: 1)
!9664 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9665 = !DILocalVariable(name: "residual", scope: !9666, file: !8050, line: 478, type: !8065, align: 1)
!9666 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9667 = !DILocalVariable(name: "val", scope: !9668, file: !8050, line: 478, type: !7, align: 1)
!9668 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9669 = !DILocalVariable(name: "residual", scope: !9670, file: !8050, line: 475, type: !8065, align: 1)
!9670 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9671 = !DILocalVariable(name: "val", scope: !9672, file: !8050, line: 475, type: !7, align: 1)
!9672 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9673 = !DILocalVariable(name: "residual", scope: !9674, file: !8050, line: 478, type: !8065, align: 1)
!9674 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9675 = !DILocalVariable(name: "val", scope: !9676, file: !8050, line: 478, type: !7, align: 1)
!9676 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9677 = !DILocalVariable(name: "residual", scope: !9678, file: !8050, line: 475, type: !8065, align: 1)
!9678 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 47)
!9679 = !DILocalVariable(name: "val", scope: !9680, file: !8050, line: 475, type: !7, align: 1)
!9680 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 475, column: 29)
!9681 = !DILocalVariable(name: "residual", scope: !9682, file: !8050, line: 478, type: !8065, align: 1)
!9682 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 70)
!9683 = !DILocalVariable(name: "val", scope: !9684, file: !8050, line: 478, type: !7, align: 1)
!9684 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 478, column: 25)
!9685 = !DILocalVariable(name: "extra_bits", scope: !9686, file: !8050, line: 481, type: !18, align: 8)
!9686 = distinct !DILexicalBlock(scope: !9588, file: !8050, line: 481, column: 17)
!9687 = !DILocalVariable(name: "residual", scope: !9688, file: !8050, line: 484, type: !8065, align: 1)
!9688 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 484, column: 43)
!9689 = !DILocalVariable(name: "val", scope: !9690, file: !8050, line: 484, type: !7, align: 1)
!9690 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 484, column: 25)
!9691 = !DILocalVariable(name: "residual", scope: !9692, file: !8050, line: 487, type: !8065, align: 1)
!9692 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 487, column: 38)
!9693 = !DILocalVariable(name: "val", scope: !9694, file: !8050, line: 487, type: !7, align: 1)
!9694 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 487, column: 21)
!9695 = !DILocalVariable(name: "residual", scope: !9696, file: !8050, line: 488, type: !8065, align: 1)
!9696 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 488, column: 70)
!9697 = !DILocalVariable(name: "val", scope: !9698, file: !8050, line: 488, type: !7, align: 1)
!9698 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 488, column: 21)
!9699 = !DILocalVariable(name: "residual", scope: !9700, file: !8050, line: 491, type: !8065, align: 1)
!9700 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 491, column: 43)
!9701 = !DILocalVariable(name: "val", scope: !9702, file: !8050, line: 491, type: !7, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9686, file: !8050, line: 491, column: 21)
!9703 = !DILocation(line: 434, column: 20, scope: !9579)
!9704 = !DILocation(line: 434, column: 27, scope: !9579)
!9705 = !DILocation(line: 471, column: 21, scope: !9588)
!9706 = !DILocation(line: 475, column: 47, scope: !9590)
!9707 = !DILocation(line: 475, column: 29, scope: !9592)
!9708 = !DILocation(line: 478, column: 70, scope: !9594)
!9709 = !DILocation(line: 478, column: 25, scope: !9596)
!9710 = !DILocation(line: 475, column: 47, scope: !9598)
!9711 = !DILocation(line: 475, column: 29, scope: !9600)
!9712 = !DILocation(line: 478, column: 70, scope: !9602)
!9713 = !DILocation(line: 478, column: 25, scope: !9604)
!9714 = !DILocation(line: 475, column: 47, scope: !9606)
!9715 = !DILocation(line: 475, column: 29, scope: !9608)
!9716 = !DILocation(line: 478, column: 70, scope: !9610)
!9717 = !DILocation(line: 478, column: 25, scope: !9612)
!9718 = !DILocation(line: 475, column: 47, scope: !9614)
!9719 = !DILocation(line: 475, column: 29, scope: !9616)
!9720 = !DILocation(line: 478, column: 70, scope: !9618)
!9721 = !DILocation(line: 478, column: 25, scope: !9620)
!9722 = !DILocation(line: 475, column: 47, scope: !9622)
!9723 = !DILocation(line: 475, column: 29, scope: !9624)
!9724 = !DILocation(line: 478, column: 70, scope: !9626)
!9725 = !DILocation(line: 478, column: 25, scope: !9628)
!9726 = !DILocation(line: 475, column: 47, scope: !9630)
!9727 = !DILocation(line: 475, column: 29, scope: !9632)
!9728 = !DILocation(line: 478, column: 70, scope: !9634)
!9729 = !DILocation(line: 478, column: 25, scope: !9636)
!9730 = !DILocation(line: 475, column: 47, scope: !9638)
!9731 = !DILocation(line: 475, column: 29, scope: !9640)
!9732 = !DILocation(line: 478, column: 70, scope: !9642)
!9733 = !DILocation(line: 478, column: 25, scope: !9644)
!9734 = !DILocation(line: 475, column: 47, scope: !9646)
!9735 = !DILocation(line: 475, column: 29, scope: !9648)
!9736 = !DILocation(line: 478, column: 70, scope: !9650)
!9737 = !DILocation(line: 478, column: 25, scope: !9652)
!9738 = !DILocation(line: 475, column: 47, scope: !9654)
!9739 = !DILocation(line: 475, column: 29, scope: !9656)
!9740 = !DILocation(line: 478, column: 70, scope: !9658)
!9741 = !DILocation(line: 478, column: 25, scope: !9660)
!9742 = !DILocation(line: 475, column: 47, scope: !9662)
!9743 = !DILocation(line: 475, column: 29, scope: !9664)
!9744 = !DILocation(line: 478, column: 70, scope: !9666)
!9745 = !DILocation(line: 478, column: 25, scope: !9668)
!9746 = !DILocation(line: 475, column: 47, scope: !9670)
!9747 = !DILocation(line: 475, column: 29, scope: !9672)
!9748 = !DILocation(line: 478, column: 70, scope: !9674)
!9749 = !DILocation(line: 478, column: 25, scope: !9676)
!9750 = !DILocation(line: 475, column: 47, scope: !9678)
!9751 = !DILocation(line: 475, column: 29, scope: !9680)
!9752 = !DILocation(line: 478, column: 70, scope: !9682)
!9753 = !DILocation(line: 478, column: 25, scope: !9684)
!9754 = !DILocation(line: 481, column: 21, scope: !9686)
!9755 = !DILocation(line: 484, column: 43, scope: !9688)
!9756 = !DILocation(line: 484, column: 25, scope: !9690)
!9757 = !DILocation(line: 487, column: 38, scope: !9692)
!9758 = !DILocation(line: 487, column: 21, scope: !9694)
!9759 = !DILocation(line: 488, column: 70, scope: !9696)
!9760 = !DILocation(line: 488, column: 21, scope: !9698)
!9761 = !DILocation(line: 491, column: 43, scope: !9700)
!9762 = !DILocation(line: 491, column: 21, scope: !9702)
!9763 = !DILocation(line: 471, column: 33, scope: !9579)
!9764 = !DILocation(line: 473, column: 46, scope: !9588)
!9765 = !DILocation(line: 474, column: 29, scope: !9588)
!9766 = !DILocation(line: 474, column: 28, scope: !9588)
!9767 = !DILocation(line: 477, column: 25, scope: !9588)
!9768 = !DILocation(line: 478, column: 25, scope: !9588)
!9769 = !DILocation(line: 475, column: 29, scope: !9588)
!9770 = !DILocation(line: 475, column: 29, scope: !9590)
!9771 = !DILocation(line: 494, column: 14, scope: !9579)
!9772 = !DILocation(line: 478, column: 25, scope: !9594)
!9773 = !DILocation(line: 475, column: 29, scope: !9598)
!9774 = !DILocation(line: 478, column: 25, scope: !9602)
!9775 = !DILocation(line: 475, column: 29, scope: !9606)
!9776 = !DILocation(line: 478, column: 25, scope: !9610)
!9777 = !DILocation(line: 475, column: 29, scope: !9614)
!9778 = !DILocation(line: 478, column: 25, scope: !9618)
!9779 = !DILocation(line: 475, column: 29, scope: !9622)
!9780 = !DILocation(line: 478, column: 25, scope: !9626)
!9781 = !DILocation(line: 475, column: 29, scope: !9630)
!9782 = !DILocation(line: 478, column: 25, scope: !9634)
!9783 = !DILocation(line: 475, column: 29, scope: !9638)
!9784 = !DILocation(line: 478, column: 25, scope: !9642)
!9785 = !DILocation(line: 475, column: 29, scope: !9646)
!9786 = !DILocation(line: 478, column: 25, scope: !9650)
!9787 = !DILocation(line: 475, column: 29, scope: !9654)
!9788 = !DILocation(line: 478, column: 25, scope: !9658)
!9789 = !DILocation(line: 475, column: 29, scope: !9662)
!9790 = !DILocation(line: 478, column: 25, scope: !9666)
!9791 = !DILocation(line: 475, column: 29, scope: !9670)
!9792 = !DILocation(line: 478, column: 25, scope: !9674)
!9793 = !DILocation(line: 481, column: 34, scope: !9588)
!9794 = !DILocation(line: 481, column: 47, scope: !9588)
!9795 = !DILocation(line: 481, column: 46, scope: !9588)
!9796 = !DILocation(line: 482, column: 20, scope: !9686)
!9797 = !DILocation(line: 475, column: 29, scope: !9678)
!9798 = !DILocation(line: 478, column: 25, scope: !9682)
!9799 = !DILocation(line: 490, column: 20, scope: !9686)
!9800 = !DILocation(line: 483, column: 25, scope: !9686)
!9801 = !DILocation(line: 483, column: 24, scope: !9686)
!9802 = !DILocation(line: 486, column: 21, scope: !9686)
!9803 = !DILocation(line: 487, column: 21, scope: !9686)
!9804 = !DILocation(line: 484, column: 25, scope: !9686)
!9805 = !DILocation(line: 484, column: 25, scope: !9688)
!9806 = !DILocation(line: 488, column: 21, scope: !9686)
!9807 = !DILocation(line: 487, column: 21, scope: !9692)
!9808 = !DILocation(line: 488, column: 21, scope: !9696)
!9809 = !DILocation(line: 493, column: 17, scope: !9686)
!9810 = !DILocation(line: 491, column: 21, scope: !9686)
!9811 = !DILocation(line: 491, column: 21, scope: !9700)
!9812 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17he32389904aab4e30E", scope: !9813, file: !8050, line: 497, type: !9581, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9814)
!9813 = !DINamespace(name: "{impl#59}", scope: !782)
!9814 = !{!9815, !9816}
!9815 = !DILocalVariable(name: "self", arg: 1, scope: !9812, file: !8050, line: 497, type: !9583)
!9816 = !DILocalVariable(name: "f", arg: 2, scope: !9812, file: !8050, line: 497, type: !210)
!9817 = !DILocation(line: 497, column: 20, scope: !9812)
!9818 = !DILocation(line: 497, column: 27, scope: !9812)
!9819 = !DILocation(line: 498, column: 17, scope: !9812)
!9820 = !DILocation(line: 499, column: 14, scope: !9812)
!9821 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hf75d6f73716baf0cE", scope: !9822, file: !8050, line: 502, type: !9581, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9823)
!9822 = !DINamespace(name: "{impl#60}", scope: !782)
!9823 = !{!9824, !9825}
!9824 = !DILocalVariable(name: "self", arg: 1, scope: !9821, file: !8050, line: 502, type: !9583)
!9825 = !DILocalVariable(name: "f", arg: 2, scope: !9821, file: !8050, line: 502, type: !210)
!9826 = !DILocation(line: 502, column: 20, scope: !9821)
!9827 = !DILocation(line: 502, column: 27, scope: !9821)
!9828 = !DILocation(line: 503, column: 17, scope: !9821)
!9829 = !DILocation(line: 504, column: 14, scope: !9821)
!9830 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbc57e125cd04f1faE", scope: !9831, file: !8050, line: 507, type: !9581, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9832)
!9831 = !DINamespace(name: "{impl#61}", scope: !782)
!9832 = !{!9833, !9834}
!9833 = !DILocalVariable(name: "self", arg: 1, scope: !9830, file: !8050, line: 507, type: !9583)
!9834 = !DILocalVariable(name: "f", arg: 2, scope: !9830, file: !8050, line: 507, type: !210)
!9835 = !DILocation(line: 507, column: 20, scope: !9830)
!9836 = !DILocation(line: 507, column: 27, scope: !9830)
!9837 = !DILocation(line: 508, column: 17, scope: !9830)
!9838 = !DILocation(line: 509, column: 14, scope: !9830)
!9839 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h21f7a85706a93c37E", scope: !9840, file: !8050, line: 512, type: !9581, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9841)
!9840 = !DINamespace(name: "{impl#62}", scope: !782)
!9841 = !{!9842, !9843}
!9842 = !DILocalVariable(name: "self", arg: 1, scope: !9839, file: !8050, line: 512, type: !9583)
!9843 = !DILocalVariable(name: "f", arg: 2, scope: !9839, file: !8050, line: 512, type: !210)
!9844 = !DILocation(line: 512, column: 20, scope: !9839)
!9845 = !DILocation(line: 512, column: 27, scope: !9839)
!9846 = !DILocation(line: 513, column: 17, scope: !9839)
!9847 = !DILocation(line: 514, column: 14, scope: !9839)
!9848 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17hce9ae5077ce5479eE", scope: !5187, file: !8050, line: 532, type: !9849, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9849 = !DISubroutineType(types: !9850)
!9850 = !{!5187}
!9851 = !DILocation(line: 541, column: 14, scope: !9848)
!9852 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h4aff196012eea583E", scope: !5187, file: !8050, line: 545, type: !9853, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9855)
!9853 = !DISubroutineType(types: !9854)
!9854 = !{!18, !9583}
!9855 = !{!9856}
!9856 = !DILocalVariable(name: "self", arg: 1, scope: !9852, file: !8050, line: 545, type: !9583)
!9857 = !DILocation(line: 545, column: 31, scope: !9852)
!9858 = !DILocation(line: 546, column: 17, scope: !9852)
!9859 = !DILocation(line: 547, column: 14, scope: !9852)
!9860 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hbc4eebdb512a4aeaE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9865)
!9861 = !DINamespace(name: "{impl#0}", scope: !9862)
!9862 = !DINamespace(name: "fmt", scope: !9580)
!9863 = !DISubroutineType(types: !9864)
!9864 = !{!310, !9583}
!9865 = !{!9866}
!9866 = !DILocalVariable(name: "self", arg: 1, scope: !9867, file: !5127, line: 163, type: !9583)
!9867 = !DILexicalBlockFile(scope: !9860, file: !5127, discriminator: 0)
!9868 = !DILocation(line: 163, column: 1, scope: !9867)
!9869 = !DILocation(line: 875, column: 11, scope: !9860)
!9870 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1314582806a63f39E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9871)
!9871 = !{!9872}
!9872 = !DILocalVariable(name: "self", arg: 1, scope: !9873, file: !5127, line: 163, type: !9583)
!9873 = !DILexicalBlockFile(scope: !9870, file: !5127, discriminator: 0)
!9874 = !DILocation(line: 163, column: 1, scope: !9873)
!9875 = !DILocation(line: 875, column: 11, scope: !9870)
!9876 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1bae8c8ebaac8a78E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9877)
!9877 = !{!9878}
!9878 = !DILocalVariable(name: "self", arg: 1, scope: !9879, file: !5127, line: 163, type: !9583)
!9879 = !DILexicalBlockFile(scope: !9876, file: !5127, discriminator: 0)
!9880 = !DILocation(line: 163, column: 1, scope: !9879)
!9881 = !DILocation(line: 875, column: 11, scope: !9876)
!9882 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h6d4a0955970312f0E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9883)
!9883 = !{!9884}
!9884 = !DILocalVariable(name: "self", arg: 1, scope: !9885, file: !5127, line: 163, type: !9583)
!9885 = !DILexicalBlockFile(scope: !9882, file: !5127, discriminator: 0)
!9886 = !DILocation(line: 163, column: 1, scope: !9885)
!9887 = !DILocation(line: 875, column: 11, scope: !9882)
!9888 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h5e2003e831c1aefbE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9889)
!9889 = !{!9890}
!9890 = !DILocalVariable(name: "self", arg: 1, scope: !9891, file: !5127, line: 163, type: !9583)
!9891 = !DILexicalBlockFile(scope: !9888, file: !5127, discriminator: 0)
!9892 = !DILocation(line: 163, column: 1, scope: !9891)
!9893 = !DILocation(line: 875, column: 11, scope: !9888)
!9894 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h4d79dac8e52b2befE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9895)
!9895 = !{!9896}
!9896 = !DILocalVariable(name: "self", arg: 1, scope: !9897, file: !5127, line: 163, type: !9583)
!9897 = !DILexicalBlockFile(scope: !9894, file: !5127, discriminator: 0)
!9898 = !DILocation(line: 163, column: 1, scope: !9897)
!9899 = !DILocation(line: 875, column: 11, scope: !9894)
!9900 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hfb70e20a1aef06f2E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9901)
!9901 = !{!9902}
!9902 = !DILocalVariable(name: "self", arg: 1, scope: !9903, file: !5127, line: 163, type: !9583)
!9903 = !DILexicalBlockFile(scope: !9900, file: !5127, discriminator: 0)
!9904 = !DILocation(line: 163, column: 1, scope: !9903)
!9905 = !DILocation(line: 875, column: 11, scope: !9900)
!9906 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h0571c42f3534dba1E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9907)
!9907 = !{!9908}
!9908 = !DILocalVariable(name: "self", arg: 1, scope: !9909, file: !5127, line: 163, type: !9583)
!9909 = !DILexicalBlockFile(scope: !9906, file: !5127, discriminator: 0)
!9910 = !DILocation(line: 163, column: 1, scope: !9909)
!9911 = !DILocation(line: 875, column: 11, scope: !9906)
!9912 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h5041f43e10d35c7eE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9913)
!9913 = !{!9914}
!9914 = !DILocalVariable(name: "self", arg: 1, scope: !9915, file: !5127, line: 163, type: !9583)
!9915 = !DILexicalBlockFile(scope: !9912, file: !5127, discriminator: 0)
!9916 = !DILocation(line: 163, column: 1, scope: !9915)
!9917 = !DILocation(line: 875, column: 11, scope: !9912)
!9918 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hc843534ebe15721eE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9919)
!9919 = !{!9920}
!9920 = !DILocalVariable(name: "self", arg: 1, scope: !9921, file: !5127, line: 163, type: !9583)
!9921 = !DILexicalBlockFile(scope: !9918, file: !5127, discriminator: 0)
!9922 = !DILocation(line: 163, column: 1, scope: !9921)
!9923 = !DILocation(line: 875, column: 11, scope: !9918)
!9924 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h105a60fb478a269aE", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9925)
!9925 = !{!9926}
!9926 = !DILocalVariable(name: "self", arg: 1, scope: !9927, file: !5127, line: 163, type: !9583)
!9927 = !DILexicalBlockFile(scope: !9924, file: !5127, discriminator: 0)
!9928 = !DILocation(line: 163, column: 1, scope: !9927)
!9929 = !DILocation(line: 875, column: 11, scope: !9924)
!9930 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hff0a04d2edde43a8E", scope: !9861, file: !8050, line: 460, type: !9863, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9931)
!9931 = !{!9932}
!9932 = !DILocalVariable(name: "self", arg: 1, scope: !9933, file: !5127, line: 163, type: !9583)
!9933 = !DILexicalBlockFile(scope: !9930, file: !5127, discriminator: 0)
!9934 = !DILocation(line: 163, column: 1, scope: !9933)
!9935 = !DILocation(line: 875, column: 11, scope: !9930)
!9936 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h01269570ff45caf2E", scope: !9937, file: !5127, line: 236, type: !9938, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9941)
!9937 = !DINamespace(name: "{impl#77}", scope: !782)
!9938 = !DISubroutineType(types: !9939)
!9939 = !{!192, !9940, !210}
!9940 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !781, size: 64, align: 64, dwarfAddressSpace: 0)
!9941 = !{!9942, !9943}
!9942 = !DILocalVariable(name: "self", arg: 1, scope: !9936, file: !5127, line: 236, type: !9940)
!9943 = !DILocalVariable(name: "f", arg: 2, scope: !9936, file: !5127, line: 236, type: !210)
!9944 = !DILocation(line: 236, column: 23, scope: !9936)
!9945 = !DILocation(line: 236, column: 27, scope: !9936)
!9946 = !DILocation(line: 236, column: 28, scope: !9936)
!9947 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h51e8f263e1b5d3deE", scope: !9948, file: !5127, line: 271, type: !9949, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9952)
!9948 = !DINamespace(name: "{impl#84}", scope: !782)
!9949 = !DISubroutineType(types: !9950)
!9950 = !{!192, !9951, !210}
!9951 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !789, size: 64, align: 64, dwarfAddressSpace: 0)
!9952 = !{!9953, !9954}
!9953 = !DILocalVariable(name: "self", arg: 1, scope: !9947, file: !5127, line: 271, type: !9951)
!9954 = !DILocalVariable(name: "f", arg: 2, scope: !9947, file: !5127, line: 271, type: !210)
!9955 = !DILocation(line: 271, column: 23, scope: !9947)
!9956 = !DILocation(line: 271, column: 27, scope: !9947)
!9957 = !DILocation(line: 271, column: 28, scope: !9947)
!9958 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h0529143c889dd324E", scope: !9959, file: !5127, line: 319, type: !9960, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9962)
!9959 = !DINamespace(name: "{impl#91}", scope: !782)
!9960 = !DISubroutineType(types: !9961)
!9961 = !{!192, !5332, !210}
!9962 = !{!9963, !9964}
!9963 = !DILocalVariable(name: "self", arg: 1, scope: !9958, file: !5127, line: 319, type: !5332)
!9964 = !DILocalVariable(name: "f", arg: 2, scope: !9958, file: !5127, line: 319, type: !210)
!9965 = !DILocation(line: 319, column: 23, scope: !9958)
!9966 = !DILocation(line: 322, column: 5, scope: !9958)
!9967 = !DILocation(line: 319, column: 28, scope: !9958)
!9968 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h046a7a12f70a5228E", scope: !9969, file: !5127, line: 434, type: !9970, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9974)
!9969 = !DINamespace(name: "{impl#96}", scope: !782)
!9970 = !DISubroutineType(types: !9971)
!9971 = !{!192, !9972, !210}
!9972 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !9973, size: 64, align: 64, dwarfAddressSpace: 0)
!9973 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !782, file: !2, align: 8, elements: !19, identifier: "8b3f32354abd79fda419451ac35d549a")
!9974 = !{!9975, !9976}
!9975 = !DILocalVariable(name: "self", arg: 1, scope: !9968, file: !5127, line: 434, type: !9972)
!9976 = !DILocalVariable(name: "f", arg: 2, scope: !9968, file: !5127, line: 434, type: !210)
!9977 = !DILocation(line: 434, column: 10, scope: !9968)
!9978 = !DILocation(line: 434, column: 15, scope: !9968)
!9979 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb1ac1efb9458aacE", scope: !9981, file: !9980, line: 9, type: !9983, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9989)
!9980 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!9981 = !DINamespace(name: "{impl#10}", scope: !9982)
!9982 = !DINamespace(name: "model_specific", scope: !783)
!9983 = !DISubroutineType(types: !9984)
!9984 = !{!192, !9985, !210}
!9985 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !9986, size: 64, align: 64, dwarfAddressSpace: 0)
!9986 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !9982, file: !2, size: 32, align: 32, elements: !9987, templateParams: !19, identifier: "e2f16813106916fb1f89d91624e23963")
!9987 = !{!9988}
!9988 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !9986, file: !2, baseType: !65, size: 32, align: 32)
!9989 = !{!9990, !9991}
!9990 = !DILocalVariable(name: "self", arg: 1, scope: !9979, file: !9980, line: 9, type: !9985)
!9991 = !DILocalVariable(name: "f", arg: 2, scope: !9979, file: !9980, line: 9, type: !210)
!9992 = !DILocation(line: 9, column: 10, scope: !9979)
!9993 = !DILocation(line: 10, column: 16, scope: !9979)
!9994 = !DILocation(line: 9, column: 15, scope: !9979)
!9995 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h5b9633a1a2af4cc4E", scope: !9996, file: !9980, line: 21, type: !9997, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10001)
!9996 = !DINamespace(name: "{impl#11}", scope: !9982)
!9997 = !DISubroutineType(types: !9998)
!9998 = !{!192, !9999, !210}
!9999 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10000, size: 64, align: 64, dwarfAddressSpace: 0)
!10000 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !9982, file: !2, align: 8, elements: !19, identifier: "cd8666b1bcbe445e12f03ee054771839")
!10001 = !{!10002, !10003}
!10002 = !DILocalVariable(name: "self", arg: 1, scope: !9995, file: !9980, line: 21, type: !9999)
!10003 = !DILocalVariable(name: "f", arg: 2, scope: !9995, file: !9980, line: 21, type: !210)
!10004 = !DILocation(line: 21, column: 10, scope: !9995)
!10005 = !DILocation(line: 21, column: 15, scope: !9995)
!10006 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17ha61d8a52d02fed4eE", scope: !10007, file: !9980, line: 25, type: !10008, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10012)
!10007 = !DINamespace(name: "{impl#12}", scope: !9982)
!10008 = !DISubroutineType(types: !10009)
!10009 = !{!192, !10010, !210}
!10010 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10011, size: 64, align: 64, dwarfAddressSpace: 0)
!10011 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !9982, file: !2, align: 8, elements: !19, identifier: "3003eb388597e9648071bd0f1c7d968b")
!10012 = !{!10013, !10014}
!10013 = !DILocalVariable(name: "self", arg: 1, scope: !10006, file: !9980, line: 25, type: !10010)
!10014 = !DILocalVariable(name: "f", arg: 2, scope: !10006, file: !9980, line: 25, type: !210)
!10015 = !DILocation(line: 25, column: 10, scope: !10006)
!10016 = !DILocation(line: 25, column: 15, scope: !10006)
!10017 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h589d846cfa157cbfE", scope: !10018, file: !9980, line: 34, type: !10019, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10023)
!10018 = !DINamespace(name: "{impl#13}", scope: !9982)
!10019 = !DISubroutineType(types: !10020)
!10020 = !{!192, !10021, !210}
!10021 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10022, size: 64, align: 64, dwarfAddressSpace: 0)
!10022 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !9982, file: !2, align: 8, elements: !19, identifier: "3db0a1fb0507fbf8932df804e38f4e21")
!10023 = !{!10024, !10025}
!10024 = !DILocalVariable(name: "self", arg: 1, scope: !10017, file: !9980, line: 34, type: !10021)
!10025 = !DILocalVariable(name: "f", arg: 2, scope: !10017, file: !9980, line: 34, type: !210)
!10026 = !DILocation(line: 34, column: 10, scope: !10017)
!10027 = !DILocation(line: 34, column: 15, scope: !10017)
!10028 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hba0e1de249332f71E", scope: !10029, file: !9980, line: 43, type: !10030, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10034)
!10029 = !DINamespace(name: "{impl#14}", scope: !9982)
!10030 = !DISubroutineType(types: !10031)
!10031 = !{!192, !10032, !210}
!10032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10033, size: 64, align: 64, dwarfAddressSpace: 0)
!10033 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !9982, file: !2, align: 8, elements: !19, identifier: "4801fd904d131dbeb7ffca37fbf9681d")
!10034 = !{!10035, !10036}
!10035 = !DILocalVariable(name: "self", arg: 1, scope: !10028, file: !9980, line: 43, type: !10032)
!10036 = !DILocalVariable(name: "f", arg: 2, scope: !10028, file: !9980, line: 43, type: !210)
!10037 = !DILocation(line: 43, column: 10, scope: !10028)
!10038 = !DILocation(line: 43, column: 15, scope: !10028)
!10039 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0d7ee65711d5b75E", scope: !10040, file: !9980, line: 47, type: !10041, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10045)
!10040 = !DINamespace(name: "{impl#15}", scope: !9982)
!10041 = !DISubroutineType(types: !10042)
!10042 = !{!192, !10043, !210}
!10043 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10044, size: 64, align: 64, dwarfAddressSpace: 0)
!10044 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !9982, file: !2, align: 8, elements: !19, identifier: "7a7aeece0e96d42b8ac02bbf3e9592ae")
!10045 = !{!10046, !10047}
!10046 = !DILocalVariable(name: "self", arg: 1, scope: !10039, file: !9980, line: 47, type: !10043)
!10047 = !DILocalVariable(name: "f", arg: 2, scope: !10039, file: !9980, line: 47, type: !210)
!10048 = !DILocation(line: 47, column: 10, scope: !10039)
!10049 = !DILocation(line: 47, column: 15, scope: !10039)
!10050 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h34463fd05cfe1714E", scope: !10051, file: !9980, line: 51, type: !10052, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10056)
!10051 = !DINamespace(name: "{impl#16}", scope: !9982)
!10052 = !DISubroutineType(types: !10053)
!10053 = !{!192, !10054, !210}
!10054 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10055, size: 64, align: 64, dwarfAddressSpace: 0)
!10055 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !9982, file: !2, align: 8, elements: !19, identifier: "dc9bebcf9c57bb189b7ea6bb9c49001f")
!10056 = !{!10057, !10058}
!10057 = !DILocalVariable(name: "self", arg: 1, scope: !10050, file: !9980, line: 51, type: !10054)
!10058 = !DILocalVariable(name: "f", arg: 2, scope: !10050, file: !9980, line: 51, type: !210)
!10059 = !DILocation(line: 51, column: 10, scope: !10050)
!10060 = !DILocation(line: 51, column: 15, scope: !10050)
!10061 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h005626bd749ef664E", scope: !10062, file: !9980, line: 55, type: !10063, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10067)
!10062 = !DINamespace(name: "{impl#17}", scope: !9982)
!10063 = !DISubroutineType(types: !10064)
!10064 = !{!192, !10065, !210}
!10065 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10066, size: 64, align: 64, dwarfAddressSpace: 0)
!10066 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !9982, file: !2, align: 8, elements: !19, identifier: "d09c8140307294845a2309071db91ebc")
!10067 = !{!10068, !10069}
!10068 = !DILocalVariable(name: "self", arg: 1, scope: !10061, file: !9980, line: 55, type: !10065)
!10069 = !DILocalVariable(name: "f", arg: 2, scope: !10061, file: !9980, line: 55, type: !210)
!10070 = !DILocation(line: 55, column: 10, scope: !10061)
!10071 = !DILocation(line: 55, column: 15, scope: !10061)
!10072 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h59c2eaca531f52e3E", scope: !10073, file: !9980, line: 59, type: !10074, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10078)
!10073 = !DINamespace(name: "{impl#18}", scope: !9982)
!10074 = !DISubroutineType(types: !10075)
!10075 = !{!192, !10076, !210}
!10076 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10077, size: 64, align: 64, dwarfAddressSpace: 0)
!10077 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !9982, file: !2, align: 8, elements: !19, identifier: "92ad3302f4dbaa1d4ab9e127691b297")
!10078 = !{!10079, !10080}
!10079 = !DILocalVariable(name: "self", arg: 1, scope: !10072, file: !9980, line: 59, type: !10076)
!10080 = !DILocalVariable(name: "f", arg: 2, scope: !10072, file: !9980, line: 59, type: !210)
!10081 = !DILocation(line: 59, column: 10, scope: !10072)
!10082 = !DILocation(line: 59, column: 15, scope: !10072)
!10083 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17hc68feac9f325433dE", scope: !10084, file: !9980, line: 63, type: !10085, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10089)
!10084 = !DINamespace(name: "{impl#19}", scope: !9982)
!10085 = !DISubroutineType(types: !10086)
!10086 = !{!192, !10087, !210}
!10087 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10088, size: 64, align: 64, dwarfAddressSpace: 0)
!10088 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !9982, file: !2, align: 8, elements: !19, identifier: "462c34fed1535fa132dde69f746e0079")
!10089 = !{!10090, !10091}
!10090 = !DILocalVariable(name: "self", arg: 1, scope: !10083, file: !9980, line: 63, type: !10087)
!10091 = !DILocalVariable(name: "f", arg: 2, scope: !10083, file: !9980, line: 63, type: !210)
!10092 = !DILocation(line: 63, column: 10, scope: !10083)
!10093 = !DILocation(line: 63, column: 15, scope: !10083)
!10094 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h714876ddcbc4642dE", scope: !10095, file: !8050, line: 434, type: !10096, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10102)
!10095 = !DINamespace(name: "{impl#29}", scope: !9982)
!10096 = !DISubroutineType(types: !10097)
!10097 = !{!192, !10098, !210}
!10098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10099, size: 64, align: 64, dwarfAddressSpace: 0)
!10099 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !9982, file: !2, size: 64, align: 64, elements: !10100, templateParams: !19, identifier: "b3a81ec2520f1b24dd2c7760672aa2f6")
!10100 = !{!10101}
!10101 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10099, file: !2, baseType: !18, size: 64, align: 64)
!10102 = !{!10103, !10104, !10105, !10107, !10109, !10111, !10113, !10115, !10117, !10119, !10121, !10123, !10125, !10127, !10129, !10131, !10133, !10135, !10137, !10139, !10141, !10143, !10145, !10147, !10149, !10151, !10153, !10155, !10157, !10159, !10161, !10163, !10165, !10167, !10169, !10171, !10173, !10175, !10177, !10179, !10181, !10183, !10185, !10187}
!10103 = !DILocalVariable(name: "self", arg: 1, scope: !10094, file: !8050, line: 434, type: !10098)
!10104 = !DILocalVariable(name: "f", arg: 2, scope: !10094, file: !8050, line: 434, type: !210)
!10105 = !DILocalVariable(name: "first", scope: !10106, file: !8050, line: 471, type: !310, align: 1)
!10106 = distinct !DILexicalBlock(scope: !10094, file: !8050, line: 471, column: 17)
!10107 = !DILocalVariable(name: "residual", scope: !10108, file: !8050, line: 475, type: !8065, align: 1)
!10108 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10109 = !DILocalVariable(name: "val", scope: !10110, file: !8050, line: 475, type: !7, align: 1)
!10110 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10111 = !DILocalVariable(name: "residual", scope: !10112, file: !8050, line: 478, type: !8065, align: 1)
!10112 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10113 = !DILocalVariable(name: "val", scope: !10114, file: !8050, line: 478, type: !7, align: 1)
!10114 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10115 = !DILocalVariable(name: "residual", scope: !10116, file: !8050, line: 475, type: !8065, align: 1)
!10116 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10117 = !DILocalVariable(name: "val", scope: !10118, file: !8050, line: 475, type: !7, align: 1)
!10118 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10119 = !DILocalVariable(name: "residual", scope: !10120, file: !8050, line: 478, type: !8065, align: 1)
!10120 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10121 = !DILocalVariable(name: "val", scope: !10122, file: !8050, line: 478, type: !7, align: 1)
!10122 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10123 = !DILocalVariable(name: "residual", scope: !10124, file: !8050, line: 475, type: !8065, align: 1)
!10124 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10125 = !DILocalVariable(name: "val", scope: !10126, file: !8050, line: 475, type: !7, align: 1)
!10126 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10127 = !DILocalVariable(name: "residual", scope: !10128, file: !8050, line: 478, type: !8065, align: 1)
!10128 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10129 = !DILocalVariable(name: "val", scope: !10130, file: !8050, line: 478, type: !7, align: 1)
!10130 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10131 = !DILocalVariable(name: "residual", scope: !10132, file: !8050, line: 475, type: !8065, align: 1)
!10132 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10133 = !DILocalVariable(name: "val", scope: !10134, file: !8050, line: 475, type: !7, align: 1)
!10134 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10135 = !DILocalVariable(name: "residual", scope: !10136, file: !8050, line: 478, type: !8065, align: 1)
!10136 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10137 = !DILocalVariable(name: "val", scope: !10138, file: !8050, line: 478, type: !7, align: 1)
!10138 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10139 = !DILocalVariable(name: "residual", scope: !10140, file: !8050, line: 475, type: !8065, align: 1)
!10140 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10141 = !DILocalVariable(name: "val", scope: !10142, file: !8050, line: 475, type: !7, align: 1)
!10142 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10143 = !DILocalVariable(name: "residual", scope: !10144, file: !8050, line: 478, type: !8065, align: 1)
!10144 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10145 = !DILocalVariable(name: "val", scope: !10146, file: !8050, line: 478, type: !7, align: 1)
!10146 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10147 = !DILocalVariable(name: "residual", scope: !10148, file: !8050, line: 475, type: !8065, align: 1)
!10148 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10149 = !DILocalVariable(name: "val", scope: !10150, file: !8050, line: 475, type: !7, align: 1)
!10150 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10151 = !DILocalVariable(name: "residual", scope: !10152, file: !8050, line: 478, type: !8065, align: 1)
!10152 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10153 = !DILocalVariable(name: "val", scope: !10154, file: !8050, line: 478, type: !7, align: 1)
!10154 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10155 = !DILocalVariable(name: "residual", scope: !10156, file: !8050, line: 475, type: !8065, align: 1)
!10156 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10157 = !DILocalVariable(name: "val", scope: !10158, file: !8050, line: 475, type: !7, align: 1)
!10158 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10159 = !DILocalVariable(name: "residual", scope: !10160, file: !8050, line: 478, type: !8065, align: 1)
!10160 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10161 = !DILocalVariable(name: "val", scope: !10162, file: !8050, line: 478, type: !7, align: 1)
!10162 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10163 = !DILocalVariable(name: "residual", scope: !10164, file: !8050, line: 475, type: !8065, align: 1)
!10164 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 47)
!10165 = !DILocalVariable(name: "val", scope: !10166, file: !8050, line: 475, type: !7, align: 1)
!10166 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 475, column: 29)
!10167 = !DILocalVariable(name: "residual", scope: !10168, file: !8050, line: 478, type: !8065, align: 1)
!10168 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 70)
!10169 = !DILocalVariable(name: "val", scope: !10170, file: !8050, line: 478, type: !7, align: 1)
!10170 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 478, column: 25)
!10171 = !DILocalVariable(name: "extra_bits", scope: !10172, file: !8050, line: 481, type: !18, align: 8)
!10172 = distinct !DILexicalBlock(scope: !10106, file: !8050, line: 481, column: 17)
!10173 = !DILocalVariable(name: "residual", scope: !10174, file: !8050, line: 484, type: !8065, align: 1)
!10174 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 484, column: 43)
!10175 = !DILocalVariable(name: "val", scope: !10176, file: !8050, line: 484, type: !7, align: 1)
!10176 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 484, column: 25)
!10177 = !DILocalVariable(name: "residual", scope: !10178, file: !8050, line: 487, type: !8065, align: 1)
!10178 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 487, column: 38)
!10179 = !DILocalVariable(name: "val", scope: !10180, file: !8050, line: 487, type: !7, align: 1)
!10180 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 487, column: 21)
!10181 = !DILocalVariable(name: "residual", scope: !10182, file: !8050, line: 488, type: !8065, align: 1)
!10182 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 488, column: 70)
!10183 = !DILocalVariable(name: "val", scope: !10184, file: !8050, line: 488, type: !7, align: 1)
!10184 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 488, column: 21)
!10185 = !DILocalVariable(name: "residual", scope: !10186, file: !8050, line: 491, type: !8065, align: 1)
!10186 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 491, column: 43)
!10187 = !DILocalVariable(name: "val", scope: !10188, file: !8050, line: 491, type: !7, align: 1)
!10188 = distinct !DILexicalBlock(scope: !10172, file: !8050, line: 491, column: 21)
!10189 = !DILocation(line: 434, column: 20, scope: !10094)
!10190 = !DILocation(line: 434, column: 27, scope: !10094)
!10191 = !DILocation(line: 471, column: 21, scope: !10106)
!10192 = !DILocation(line: 475, column: 47, scope: !10108)
!10193 = !DILocation(line: 475, column: 29, scope: !10110)
!10194 = !DILocation(line: 478, column: 70, scope: !10112)
!10195 = !DILocation(line: 478, column: 25, scope: !10114)
!10196 = !DILocation(line: 475, column: 47, scope: !10116)
!10197 = !DILocation(line: 475, column: 29, scope: !10118)
!10198 = !DILocation(line: 478, column: 70, scope: !10120)
!10199 = !DILocation(line: 478, column: 25, scope: !10122)
!10200 = !DILocation(line: 475, column: 47, scope: !10124)
!10201 = !DILocation(line: 475, column: 29, scope: !10126)
!10202 = !DILocation(line: 478, column: 70, scope: !10128)
!10203 = !DILocation(line: 478, column: 25, scope: !10130)
!10204 = !DILocation(line: 475, column: 47, scope: !10132)
!10205 = !DILocation(line: 475, column: 29, scope: !10134)
!10206 = !DILocation(line: 478, column: 70, scope: !10136)
!10207 = !DILocation(line: 478, column: 25, scope: !10138)
!10208 = !DILocation(line: 475, column: 47, scope: !10140)
!10209 = !DILocation(line: 475, column: 29, scope: !10142)
!10210 = !DILocation(line: 478, column: 70, scope: !10144)
!10211 = !DILocation(line: 478, column: 25, scope: !10146)
!10212 = !DILocation(line: 475, column: 47, scope: !10148)
!10213 = !DILocation(line: 475, column: 29, scope: !10150)
!10214 = !DILocation(line: 478, column: 70, scope: !10152)
!10215 = !DILocation(line: 478, column: 25, scope: !10154)
!10216 = !DILocation(line: 475, column: 47, scope: !10156)
!10217 = !DILocation(line: 475, column: 29, scope: !10158)
!10218 = !DILocation(line: 478, column: 70, scope: !10160)
!10219 = !DILocation(line: 478, column: 25, scope: !10162)
!10220 = !DILocation(line: 475, column: 47, scope: !10164)
!10221 = !DILocation(line: 475, column: 29, scope: !10166)
!10222 = !DILocation(line: 478, column: 70, scope: !10168)
!10223 = !DILocation(line: 478, column: 25, scope: !10170)
!10224 = !DILocation(line: 481, column: 21, scope: !10172)
!10225 = !DILocation(line: 484, column: 43, scope: !10174)
!10226 = !DILocation(line: 484, column: 25, scope: !10176)
!10227 = !DILocation(line: 487, column: 38, scope: !10178)
!10228 = !DILocation(line: 487, column: 21, scope: !10180)
!10229 = !DILocation(line: 488, column: 70, scope: !10182)
!10230 = !DILocation(line: 488, column: 21, scope: !10184)
!10231 = !DILocation(line: 491, column: 43, scope: !10186)
!10232 = !DILocation(line: 491, column: 21, scope: !10188)
!10233 = !DILocation(line: 471, column: 33, scope: !10094)
!10234 = !DILocation(line: 473, column: 46, scope: !10106)
!10235 = !DILocation(line: 474, column: 29, scope: !10106)
!10236 = !DILocation(line: 474, column: 28, scope: !10106)
!10237 = !DILocation(line: 477, column: 25, scope: !10106)
!10238 = !DILocation(line: 478, column: 25, scope: !10106)
!10239 = !DILocation(line: 475, column: 29, scope: !10106)
!10240 = !DILocation(line: 475, column: 29, scope: !10108)
!10241 = !DILocation(line: 494, column: 14, scope: !10094)
!10242 = !DILocation(line: 478, column: 25, scope: !10112)
!10243 = !DILocation(line: 475, column: 29, scope: !10116)
!10244 = !DILocation(line: 478, column: 25, scope: !10120)
!10245 = !DILocation(line: 475, column: 29, scope: !10124)
!10246 = !DILocation(line: 478, column: 25, scope: !10128)
!10247 = !DILocation(line: 475, column: 29, scope: !10132)
!10248 = !DILocation(line: 478, column: 25, scope: !10136)
!10249 = !DILocation(line: 475, column: 29, scope: !10140)
!10250 = !DILocation(line: 478, column: 25, scope: !10144)
!10251 = !DILocation(line: 475, column: 29, scope: !10148)
!10252 = !DILocation(line: 478, column: 25, scope: !10152)
!10253 = !DILocation(line: 475, column: 29, scope: !10156)
!10254 = !DILocation(line: 478, column: 25, scope: !10160)
!10255 = !DILocation(line: 481, column: 34, scope: !10106)
!10256 = !DILocation(line: 481, column: 47, scope: !10106)
!10257 = !DILocation(line: 481, column: 46, scope: !10106)
!10258 = !DILocation(line: 482, column: 20, scope: !10172)
!10259 = !DILocation(line: 475, column: 29, scope: !10164)
!10260 = !DILocation(line: 478, column: 25, scope: !10168)
!10261 = !DILocation(line: 490, column: 20, scope: !10172)
!10262 = !DILocation(line: 483, column: 25, scope: !10172)
!10263 = !DILocation(line: 483, column: 24, scope: !10172)
!10264 = !DILocation(line: 486, column: 21, scope: !10172)
!10265 = !DILocation(line: 487, column: 21, scope: !10172)
!10266 = !DILocation(line: 484, column: 25, scope: !10172)
!10267 = !DILocation(line: 484, column: 25, scope: !10174)
!10268 = !DILocation(line: 488, column: 21, scope: !10172)
!10269 = !DILocation(line: 487, column: 21, scope: !10178)
!10270 = !DILocation(line: 488, column: 21, scope: !10182)
!10271 = !DILocation(line: 493, column: 17, scope: !10172)
!10272 = !DILocation(line: 491, column: 21, scope: !10172)
!10273 = !DILocation(line: 491, column: 21, scope: !10186)
!10274 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hee80bf649e9d8ad4E", scope: !10275, file: !8050, line: 497, type: !10096, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10276)
!10275 = !DINamespace(name: "{impl#30}", scope: !9982)
!10276 = !{!10277, !10278}
!10277 = !DILocalVariable(name: "self", arg: 1, scope: !10274, file: !8050, line: 497, type: !10098)
!10278 = !DILocalVariable(name: "f", arg: 2, scope: !10274, file: !8050, line: 497, type: !210)
!10279 = !DILocation(line: 497, column: 20, scope: !10274)
!10280 = !DILocation(line: 497, column: 27, scope: !10274)
!10281 = !DILocation(line: 498, column: 17, scope: !10274)
!10282 = !DILocation(line: 499, column: 14, scope: !10274)
!10283 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hca4fd475ec0785ebE", scope: !10284, file: !8050, line: 502, type: !10096, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10285)
!10284 = !DINamespace(name: "{impl#31}", scope: !9982)
!10285 = !{!10286, !10287}
!10286 = !DILocalVariable(name: "self", arg: 1, scope: !10283, file: !8050, line: 502, type: !10098)
!10287 = !DILocalVariable(name: "f", arg: 2, scope: !10283, file: !8050, line: 502, type: !210)
!10288 = !DILocation(line: 502, column: 20, scope: !10283)
!10289 = !DILocation(line: 502, column: 27, scope: !10283)
!10290 = !DILocation(line: 503, column: 17, scope: !10283)
!10291 = !DILocation(line: 504, column: 14, scope: !10283)
!10292 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17heeecf0d62452f390E", scope: !10293, file: !8050, line: 507, type: !10096, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10294)
!10293 = !DINamespace(name: "{impl#32}", scope: !9982)
!10294 = !{!10295, !10296}
!10295 = !DILocalVariable(name: "self", arg: 1, scope: !10292, file: !8050, line: 507, type: !10098)
!10296 = !DILocalVariable(name: "f", arg: 2, scope: !10292, file: !8050, line: 507, type: !210)
!10297 = !DILocation(line: 507, column: 20, scope: !10292)
!10298 = !DILocation(line: 507, column: 27, scope: !10292)
!10299 = !DILocation(line: 508, column: 17, scope: !10292)
!10300 = !DILocation(line: 509, column: 14, scope: !10292)
!10301 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h78ad12d29885c007E", scope: !10302, file: !8050, line: 512, type: !10096, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10303)
!10302 = !DINamespace(name: "{impl#33}", scope: !9982)
!10303 = !{!10304, !10305}
!10304 = !DILocalVariable(name: "self", arg: 1, scope: !10301, file: !8050, line: 512, type: !10098)
!10305 = !DILocalVariable(name: "f", arg: 2, scope: !10301, file: !8050, line: 512, type: !210)
!10306 = !DILocation(line: 512, column: 20, scope: !10301)
!10307 = !DILocation(line: 512, column: 27, scope: !10301)
!10308 = !DILocation(line: 513, column: 17, scope: !10301)
!10309 = !DILocation(line: 514, column: 14, scope: !10301)
!10310 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h8ef5d6d6916874f9E", scope: !10099, file: !8050, line: 532, type: !10311, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!10311 = !DISubroutineType(types: !10312)
!10312 = !{!10099}
!10313 = !DILocation(line: 541, column: 14, scope: !10310)
!10314 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h0ae5bc5bbe7659ffE", scope: !10099, file: !8050, line: 545, type: !10315, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10317)
!10315 = !DISubroutineType(types: !10316)
!10316 = !{!18, !10098}
!10317 = !{!10318}
!10318 = !DILocalVariable(name: "self", arg: 1, scope: !10314, file: !8050, line: 545, type: !10098)
!10319 = !DILocation(line: 545, column: 31, scope: !10314)
!10320 = !DILocation(line: 546, column: 17, scope: !10314)
!10321 = !DILocation(line: 547, column: 14, scope: !10314)
!10322 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2027c93eb54c0c74E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10327)
!10323 = !DINamespace(name: "{impl#0}", scope: !10324)
!10324 = !DINamespace(name: "fmt", scope: !10095)
!10325 = !DISubroutineType(types: !10326)
!10326 = !{!310, !10098}
!10327 = !{!10328}
!10328 = !DILocalVariable(name: "self", arg: 1, scope: !10329, file: !9980, line: 111, type: !10098)
!10329 = !DILexicalBlockFile(scope: !10322, file: !9980, discriminator: 0)
!10330 = !DILocation(line: 111, column: 1, scope: !10329)
!10331 = !DILocation(line: 875, column: 11, scope: !10322)
!10332 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h7a7b7da0402f0fa7E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10333)
!10333 = !{!10334}
!10334 = !DILocalVariable(name: "self", arg: 1, scope: !10335, file: !9980, line: 111, type: !10098)
!10335 = !DILexicalBlockFile(scope: !10332, file: !9980, discriminator: 0)
!10336 = !DILocation(line: 111, column: 1, scope: !10335)
!10337 = !DILocation(line: 875, column: 11, scope: !10332)
!10338 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h394103b7dcb9dbe3E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10339)
!10339 = !{!10340}
!10340 = !DILocalVariable(name: "self", arg: 1, scope: !10341, file: !9980, line: 111, type: !10098)
!10341 = !DILexicalBlockFile(scope: !10338, file: !9980, discriminator: 0)
!10342 = !DILocation(line: 111, column: 1, scope: !10341)
!10343 = !DILocation(line: 875, column: 11, scope: !10338)
!10344 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he5c078d4b56c1e6fE", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10345)
!10345 = !{!10346}
!10346 = !DILocalVariable(name: "self", arg: 1, scope: !10347, file: !9980, line: 111, type: !10098)
!10347 = !DILexicalBlockFile(scope: !10344, file: !9980, discriminator: 0)
!10348 = !DILocation(line: 111, column: 1, scope: !10347)
!10349 = !DILocation(line: 875, column: 11, scope: !10344)
!10350 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hb8cee254065ad314E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10351)
!10351 = !{!10352}
!10352 = !DILocalVariable(name: "self", arg: 1, scope: !10353, file: !9980, line: 111, type: !10098)
!10353 = !DILexicalBlockFile(scope: !10350, file: !9980, discriminator: 0)
!10354 = !DILocation(line: 111, column: 1, scope: !10353)
!10355 = !DILocation(line: 875, column: 11, scope: !10350)
!10356 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hbbebdb992135282dE", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10357)
!10357 = !{!10358}
!10358 = !DILocalVariable(name: "self", arg: 1, scope: !10359, file: !9980, line: 111, type: !10098)
!10359 = !DILexicalBlockFile(scope: !10356, file: !9980, discriminator: 0)
!10360 = !DILocation(line: 111, column: 1, scope: !10359)
!10361 = !DILocation(line: 875, column: 11, scope: !10356)
!10362 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h84d6c2309a42e9f7E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10363)
!10363 = !{!10364}
!10364 = !DILocalVariable(name: "self", arg: 1, scope: !10365, file: !9980, line: 111, type: !10098)
!10365 = !DILexicalBlockFile(scope: !10362, file: !9980, discriminator: 0)
!10366 = !DILocation(line: 111, column: 1, scope: !10365)
!10367 = !DILocation(line: 875, column: 11, scope: !10362)
!10368 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h0b8075a9b294fc85E", scope: !10323, file: !8050, line: 460, type: !10325, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10369)
!10369 = !{!10370}
!10370 = !DILocalVariable(name: "self", arg: 1, scope: !10371, file: !9980, line: 111, type: !10098)
!10371 = !DILexicalBlockFile(scope: !10368, file: !9980, discriminator: 0)
!10372 = !DILocation(line: 111, column: 1, scope: !10371)
!10373 = !DILocation(line: 875, column: 11, scope: !10368)
!10374 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h799744e06eba7221E", scope: !10375, file: !8050, line: 434, type: !10376, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10382)
!10375 = !DINamespace(name: "{impl#55}", scope: !9982)
!10376 = !DISubroutineType(types: !10377)
!10377 = !{!192, !10378, !210}
!10378 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10379, size: 64, align: 64, dwarfAddressSpace: 0)
!10379 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !9982, file: !2, size: 64, align: 64, elements: !10380, templateParams: !19, identifier: "fe7c6ad2fab2954c918b118e545b7fab")
!10380 = !{!10381}
!10381 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10379, file: !2, baseType: !18, size: 64, align: 64)
!10382 = !{!10383, !10384, !10385, !10387, !10389, !10391, !10393, !10395, !10397, !10399, !10401, !10403, !10405, !10407, !10409, !10411, !10413, !10415, !10417, !10419, !10421, !10423, !10425, !10427, !10429, !10431, !10433, !10435, !10437, !10439, !10441, !10443, !10445, !10447, !10449, !10451, !10453, !10455, !10457, !10459, !10461, !10463, !10465, !10467}
!10383 = !DILocalVariable(name: "self", arg: 1, scope: !10374, file: !8050, line: 434, type: !10378)
!10384 = !DILocalVariable(name: "f", arg: 2, scope: !10374, file: !8050, line: 434, type: !210)
!10385 = !DILocalVariable(name: "first", scope: !10386, file: !8050, line: 471, type: !310, align: 1)
!10386 = distinct !DILexicalBlock(scope: !10374, file: !8050, line: 471, column: 17)
!10387 = !DILocalVariable(name: "residual", scope: !10388, file: !8050, line: 475, type: !8065, align: 1)
!10388 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10389 = !DILocalVariable(name: "val", scope: !10390, file: !8050, line: 475, type: !7, align: 1)
!10390 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10391 = !DILocalVariable(name: "residual", scope: !10392, file: !8050, line: 478, type: !8065, align: 1)
!10392 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10393 = !DILocalVariable(name: "val", scope: !10394, file: !8050, line: 478, type: !7, align: 1)
!10394 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10395 = !DILocalVariable(name: "residual", scope: !10396, file: !8050, line: 475, type: !8065, align: 1)
!10396 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10397 = !DILocalVariable(name: "val", scope: !10398, file: !8050, line: 475, type: !7, align: 1)
!10398 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10399 = !DILocalVariable(name: "residual", scope: !10400, file: !8050, line: 478, type: !8065, align: 1)
!10400 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10401 = !DILocalVariable(name: "val", scope: !10402, file: !8050, line: 478, type: !7, align: 1)
!10402 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10403 = !DILocalVariable(name: "residual", scope: !10404, file: !8050, line: 475, type: !8065, align: 1)
!10404 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10405 = !DILocalVariable(name: "val", scope: !10406, file: !8050, line: 475, type: !7, align: 1)
!10406 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10407 = !DILocalVariable(name: "residual", scope: !10408, file: !8050, line: 478, type: !8065, align: 1)
!10408 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10409 = !DILocalVariable(name: "val", scope: !10410, file: !8050, line: 478, type: !7, align: 1)
!10410 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10411 = !DILocalVariable(name: "residual", scope: !10412, file: !8050, line: 475, type: !8065, align: 1)
!10412 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10413 = !DILocalVariable(name: "val", scope: !10414, file: !8050, line: 475, type: !7, align: 1)
!10414 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10415 = !DILocalVariable(name: "residual", scope: !10416, file: !8050, line: 478, type: !8065, align: 1)
!10416 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10417 = !DILocalVariable(name: "val", scope: !10418, file: !8050, line: 478, type: !7, align: 1)
!10418 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10419 = !DILocalVariable(name: "residual", scope: !10420, file: !8050, line: 475, type: !8065, align: 1)
!10420 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10421 = !DILocalVariable(name: "val", scope: !10422, file: !8050, line: 475, type: !7, align: 1)
!10422 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10423 = !DILocalVariable(name: "residual", scope: !10424, file: !8050, line: 478, type: !8065, align: 1)
!10424 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10425 = !DILocalVariable(name: "val", scope: !10426, file: !8050, line: 478, type: !7, align: 1)
!10426 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10427 = !DILocalVariable(name: "residual", scope: !10428, file: !8050, line: 475, type: !8065, align: 1)
!10428 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10429 = !DILocalVariable(name: "val", scope: !10430, file: !8050, line: 475, type: !7, align: 1)
!10430 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10431 = !DILocalVariable(name: "residual", scope: !10432, file: !8050, line: 478, type: !8065, align: 1)
!10432 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10433 = !DILocalVariable(name: "val", scope: !10434, file: !8050, line: 478, type: !7, align: 1)
!10434 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10435 = !DILocalVariable(name: "residual", scope: !10436, file: !8050, line: 475, type: !8065, align: 1)
!10436 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10437 = !DILocalVariable(name: "val", scope: !10438, file: !8050, line: 475, type: !7, align: 1)
!10438 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10439 = !DILocalVariable(name: "residual", scope: !10440, file: !8050, line: 478, type: !8065, align: 1)
!10440 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10441 = !DILocalVariable(name: "val", scope: !10442, file: !8050, line: 478, type: !7, align: 1)
!10442 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10443 = !DILocalVariable(name: "residual", scope: !10444, file: !8050, line: 475, type: !8065, align: 1)
!10444 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 47)
!10445 = !DILocalVariable(name: "val", scope: !10446, file: !8050, line: 475, type: !7, align: 1)
!10446 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 475, column: 29)
!10447 = !DILocalVariable(name: "residual", scope: !10448, file: !8050, line: 478, type: !8065, align: 1)
!10448 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 70)
!10449 = !DILocalVariable(name: "val", scope: !10450, file: !8050, line: 478, type: !7, align: 1)
!10450 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 478, column: 25)
!10451 = !DILocalVariable(name: "extra_bits", scope: !10452, file: !8050, line: 481, type: !18, align: 8)
!10452 = distinct !DILexicalBlock(scope: !10386, file: !8050, line: 481, column: 17)
!10453 = !DILocalVariable(name: "residual", scope: !10454, file: !8050, line: 484, type: !8065, align: 1)
!10454 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 484, column: 43)
!10455 = !DILocalVariable(name: "val", scope: !10456, file: !8050, line: 484, type: !7, align: 1)
!10456 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 484, column: 25)
!10457 = !DILocalVariable(name: "residual", scope: !10458, file: !8050, line: 487, type: !8065, align: 1)
!10458 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 487, column: 38)
!10459 = !DILocalVariable(name: "val", scope: !10460, file: !8050, line: 487, type: !7, align: 1)
!10460 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 487, column: 21)
!10461 = !DILocalVariable(name: "residual", scope: !10462, file: !8050, line: 488, type: !8065, align: 1)
!10462 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 488, column: 70)
!10463 = !DILocalVariable(name: "val", scope: !10464, file: !8050, line: 488, type: !7, align: 1)
!10464 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 488, column: 21)
!10465 = !DILocalVariable(name: "residual", scope: !10466, file: !8050, line: 491, type: !8065, align: 1)
!10466 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 491, column: 43)
!10467 = !DILocalVariable(name: "val", scope: !10468, file: !8050, line: 491, type: !7, align: 1)
!10468 = distinct !DILexicalBlock(scope: !10452, file: !8050, line: 491, column: 21)
!10469 = !DILocation(line: 434, column: 20, scope: !10374)
!10470 = !DILocation(line: 434, column: 27, scope: !10374)
!10471 = !DILocation(line: 471, column: 21, scope: !10386)
!10472 = !DILocation(line: 475, column: 47, scope: !10388)
!10473 = !DILocation(line: 475, column: 29, scope: !10390)
!10474 = !DILocation(line: 478, column: 70, scope: !10392)
!10475 = !DILocation(line: 478, column: 25, scope: !10394)
!10476 = !DILocation(line: 475, column: 47, scope: !10396)
!10477 = !DILocation(line: 475, column: 29, scope: !10398)
!10478 = !DILocation(line: 478, column: 70, scope: !10400)
!10479 = !DILocation(line: 478, column: 25, scope: !10402)
!10480 = !DILocation(line: 475, column: 47, scope: !10404)
!10481 = !DILocation(line: 475, column: 29, scope: !10406)
!10482 = !DILocation(line: 478, column: 70, scope: !10408)
!10483 = !DILocation(line: 478, column: 25, scope: !10410)
!10484 = !DILocation(line: 475, column: 47, scope: !10412)
!10485 = !DILocation(line: 475, column: 29, scope: !10414)
!10486 = !DILocation(line: 478, column: 70, scope: !10416)
!10487 = !DILocation(line: 478, column: 25, scope: !10418)
!10488 = !DILocation(line: 475, column: 47, scope: !10420)
!10489 = !DILocation(line: 475, column: 29, scope: !10422)
!10490 = !DILocation(line: 478, column: 70, scope: !10424)
!10491 = !DILocation(line: 478, column: 25, scope: !10426)
!10492 = !DILocation(line: 475, column: 47, scope: !10428)
!10493 = !DILocation(line: 475, column: 29, scope: !10430)
!10494 = !DILocation(line: 478, column: 70, scope: !10432)
!10495 = !DILocation(line: 478, column: 25, scope: !10434)
!10496 = !DILocation(line: 475, column: 47, scope: !10436)
!10497 = !DILocation(line: 475, column: 29, scope: !10438)
!10498 = !DILocation(line: 478, column: 70, scope: !10440)
!10499 = !DILocation(line: 478, column: 25, scope: !10442)
!10500 = !DILocation(line: 475, column: 47, scope: !10444)
!10501 = !DILocation(line: 475, column: 29, scope: !10446)
!10502 = !DILocation(line: 478, column: 70, scope: !10448)
!10503 = !DILocation(line: 478, column: 25, scope: !10450)
!10504 = !DILocation(line: 481, column: 21, scope: !10452)
!10505 = !DILocation(line: 484, column: 43, scope: !10454)
!10506 = !DILocation(line: 484, column: 25, scope: !10456)
!10507 = !DILocation(line: 487, column: 38, scope: !10458)
!10508 = !DILocation(line: 487, column: 21, scope: !10460)
!10509 = !DILocation(line: 488, column: 70, scope: !10462)
!10510 = !DILocation(line: 488, column: 21, scope: !10464)
!10511 = !DILocation(line: 491, column: 43, scope: !10466)
!10512 = !DILocation(line: 491, column: 21, scope: !10468)
!10513 = !DILocation(line: 471, column: 33, scope: !10374)
!10514 = !DILocation(line: 473, column: 46, scope: !10386)
!10515 = !DILocation(line: 474, column: 29, scope: !10386)
!10516 = !DILocation(line: 474, column: 28, scope: !10386)
!10517 = !DILocation(line: 477, column: 25, scope: !10386)
!10518 = !DILocation(line: 478, column: 25, scope: !10386)
!10519 = !DILocation(line: 475, column: 29, scope: !10386)
!10520 = !DILocation(line: 475, column: 29, scope: !10388)
!10521 = !DILocation(line: 494, column: 14, scope: !10374)
!10522 = !DILocation(line: 478, column: 25, scope: !10392)
!10523 = !DILocation(line: 475, column: 29, scope: !10396)
!10524 = !DILocation(line: 478, column: 25, scope: !10400)
!10525 = !DILocation(line: 475, column: 29, scope: !10404)
!10526 = !DILocation(line: 478, column: 25, scope: !10408)
!10527 = !DILocation(line: 475, column: 29, scope: !10412)
!10528 = !DILocation(line: 478, column: 25, scope: !10416)
!10529 = !DILocation(line: 475, column: 29, scope: !10420)
!10530 = !DILocation(line: 478, column: 25, scope: !10424)
!10531 = !DILocation(line: 475, column: 29, scope: !10428)
!10532 = !DILocation(line: 478, column: 25, scope: !10432)
!10533 = !DILocation(line: 475, column: 29, scope: !10436)
!10534 = !DILocation(line: 478, column: 25, scope: !10440)
!10535 = !DILocation(line: 481, column: 34, scope: !10386)
!10536 = !DILocation(line: 481, column: 47, scope: !10386)
!10537 = !DILocation(line: 481, column: 46, scope: !10386)
!10538 = !DILocation(line: 482, column: 20, scope: !10452)
!10539 = !DILocation(line: 475, column: 29, scope: !10444)
!10540 = !DILocation(line: 478, column: 25, scope: !10448)
!10541 = !DILocation(line: 490, column: 20, scope: !10452)
!10542 = !DILocation(line: 483, column: 25, scope: !10452)
!10543 = !DILocation(line: 483, column: 24, scope: !10452)
!10544 = !DILocation(line: 486, column: 21, scope: !10452)
!10545 = !DILocation(line: 487, column: 21, scope: !10452)
!10546 = !DILocation(line: 484, column: 25, scope: !10452)
!10547 = !DILocation(line: 484, column: 25, scope: !10454)
!10548 = !DILocation(line: 488, column: 21, scope: !10452)
!10549 = !DILocation(line: 487, column: 21, scope: !10458)
!10550 = !DILocation(line: 488, column: 21, scope: !10462)
!10551 = !DILocation(line: 493, column: 17, scope: !10452)
!10552 = !DILocation(line: 491, column: 21, scope: !10452)
!10553 = !DILocation(line: 491, column: 21, scope: !10466)
!10554 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hd5a804f2ddf7fa68E", scope: !10555, file: !8050, line: 497, type: !10376, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10556)
!10555 = !DINamespace(name: "{impl#56}", scope: !9982)
!10556 = !{!10557, !10558}
!10557 = !DILocalVariable(name: "self", arg: 1, scope: !10554, file: !8050, line: 497, type: !10378)
!10558 = !DILocalVariable(name: "f", arg: 2, scope: !10554, file: !8050, line: 497, type: !210)
!10559 = !DILocation(line: 497, column: 20, scope: !10554)
!10560 = !DILocation(line: 497, column: 27, scope: !10554)
!10561 = !DILocation(line: 498, column: 17, scope: !10554)
!10562 = !DILocation(line: 499, column: 14, scope: !10554)
!10563 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd707627141f9809fE", scope: !10564, file: !8050, line: 502, type: !10376, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10565)
!10564 = !DINamespace(name: "{impl#57}", scope: !9982)
!10565 = !{!10566, !10567}
!10566 = !DILocalVariable(name: "self", arg: 1, scope: !10563, file: !8050, line: 502, type: !10378)
!10567 = !DILocalVariable(name: "f", arg: 2, scope: !10563, file: !8050, line: 502, type: !210)
!10568 = !DILocation(line: 502, column: 20, scope: !10563)
!10569 = !DILocation(line: 502, column: 27, scope: !10563)
!10570 = !DILocation(line: 503, column: 17, scope: !10563)
!10571 = !DILocation(line: 504, column: 14, scope: !10563)
!10572 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63e1203e1a5be760E", scope: !10573, file: !8050, line: 507, type: !10376, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10574)
!10573 = !DINamespace(name: "{impl#58}", scope: !9982)
!10574 = !{!10575, !10576}
!10575 = !DILocalVariable(name: "self", arg: 1, scope: !10572, file: !8050, line: 507, type: !10378)
!10576 = !DILocalVariable(name: "f", arg: 2, scope: !10572, file: !8050, line: 507, type: !210)
!10577 = !DILocation(line: 507, column: 20, scope: !10572)
!10578 = !DILocation(line: 507, column: 27, scope: !10572)
!10579 = !DILocation(line: 508, column: 17, scope: !10572)
!10580 = !DILocation(line: 509, column: 14, scope: !10572)
!10581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf844d58c82b900bfE", scope: !10582, file: !8050, line: 512, type: !10376, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10583)
!10582 = !DINamespace(name: "{impl#59}", scope: !9982)
!10583 = !{!10584, !10585}
!10584 = !DILocalVariable(name: "self", arg: 1, scope: !10581, file: !8050, line: 512, type: !10378)
!10585 = !DILocalVariable(name: "f", arg: 2, scope: !10581, file: !8050, line: 512, type: !210)
!10586 = !DILocation(line: 512, column: 20, scope: !10581)
!10587 = !DILocation(line: 512, column: 27, scope: !10581)
!10588 = !DILocation(line: 513, column: 17, scope: !10581)
!10589 = !DILocation(line: 514, column: 14, scope: !10581)
!10590 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hf94456328bbfddbbE", scope: !10379, file: !8050, line: 532, type: !10591, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!10591 = !DISubroutineType(types: !10592)
!10592 = !{!10379}
!10593 = !DILocation(line: 541, column: 14, scope: !10590)
!10594 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17hf5b2e725447c1e86E", scope: !10379, file: !8050, line: 545, type: !10595, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10597)
!10595 = !DISubroutineType(types: !10596)
!10596 = !{!18, !10378}
!10597 = !{!10598}
!10598 = !DILocalVariable(name: "self", arg: 1, scope: !10594, file: !8050, line: 545, type: !10378)
!10599 = !DILocation(line: 545, column: 31, scope: !10594)
!10600 = !DILocation(line: 546, column: 17, scope: !10594)
!10601 = !DILocation(line: 547, column: 14, scope: !10594)
!10602 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6fafd60fe5bdfc5cE", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10607)
!10603 = !DINamespace(name: "{impl#0}", scope: !10604)
!10604 = !DINamespace(name: "fmt", scope: !10375)
!10605 = !DISubroutineType(types: !10606)
!10606 = !{!310, !10378}
!10607 = !{!10608}
!10608 = !DILocalVariable(name: "self", arg: 1, scope: !10609, file: !9980, line: 133, type: !10378)
!10609 = !DILexicalBlockFile(scope: !10602, file: !9980, discriminator: 0)
!10610 = !DILocation(line: 133, column: 1, scope: !10609)
!10611 = !DILocation(line: 875, column: 11, scope: !10602)
!10612 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17he026e23677c683dbE", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10613)
!10613 = !{!10614}
!10614 = !DILocalVariable(name: "self", arg: 1, scope: !10615, file: !9980, line: 133, type: !10378)
!10615 = !DILexicalBlockFile(scope: !10612, file: !9980, discriminator: 0)
!10616 = !DILocation(line: 133, column: 1, scope: !10615)
!10617 = !DILocation(line: 875, column: 11, scope: !10612)
!10618 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h80a28439d1734c22E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10619)
!10619 = !{!10620}
!10620 = !DILocalVariable(name: "self", arg: 1, scope: !10621, file: !9980, line: 133, type: !10378)
!10621 = !DILexicalBlockFile(scope: !10618, file: !9980, discriminator: 0)
!10622 = !DILocation(line: 133, column: 1, scope: !10621)
!10623 = !DILocation(line: 875, column: 11, scope: !10618)
!10624 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17hc5b4a83d80f519b9E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10625)
!10625 = !{!10626}
!10626 = !DILocalVariable(name: "self", arg: 1, scope: !10627, file: !9980, line: 133, type: !10378)
!10627 = !DILexicalBlockFile(scope: !10624, file: !9980, discriminator: 0)
!10628 = !DILocation(line: 133, column: 1, scope: !10627)
!10629 = !DILocation(line: 875, column: 11, scope: !10624)
!10630 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hcda2652084a259d0E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10631)
!10631 = !{!10632}
!10632 = !DILocalVariable(name: "self", arg: 1, scope: !10633, file: !9980, line: 133, type: !10378)
!10633 = !DILexicalBlockFile(scope: !10630, file: !9980, discriminator: 0)
!10634 = !DILocation(line: 133, column: 1, scope: !10633)
!10635 = !DILocation(line: 875, column: 11, scope: !10630)
!10636 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hae173cc6047a1439E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10637)
!10637 = !{!10638}
!10638 = !DILocalVariable(name: "self", arg: 1, scope: !10639, file: !9980, line: 133, type: !10378)
!10639 = !DILexicalBlockFile(scope: !10636, file: !9980, discriminator: 0)
!10640 = !DILocation(line: 133, column: 1, scope: !10639)
!10641 = !DILocation(line: 875, column: 11, scope: !10636)
!10642 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hab14661754f6ebb3E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10643)
!10643 = !{!10644}
!10644 = !DILocalVariable(name: "self", arg: 1, scope: !10645, file: !9980, line: 133, type: !10378)
!10645 = !DILexicalBlockFile(scope: !10642, file: !9980, discriminator: 0)
!10646 = !DILocation(line: 133, column: 1, scope: !10645)
!10647 = !DILocation(line: 875, column: 11, scope: !10642)
!10648 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h59a0bf7467db4c29E", scope: !10603, file: !8050, line: 460, type: !10605, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10649)
!10649 = !{!10650}
!10650 = !DILocalVariable(name: "self", arg: 1, scope: !10651, file: !9980, line: 133, type: !10378)
!10651 = !DILexicalBlockFile(scope: !10648, file: !9980, discriminator: 0)
!10652 = !DILocation(line: 133, column: 1, scope: !10651)
!10653 = !DILocation(line: 875, column: 11, scope: !10648)
!10654 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h23d44bb8f57e01e5E", scope: !10655, file: !8050, line: 434, type: !10657, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10663)
!10655 = !DINamespace(name: "{impl#10}", scope: !10656)
!10656 = !DINamespace(name: "mxcsr", scope: !783)
!10657 = !DISubroutineType(types: !10658)
!10658 = !{!192, !10659, !210}
!10659 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10660, size: 64, align: 64, dwarfAddressSpace: 0)
!10660 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10656, file: !2, size: 32, align: 32, elements: !10661, templateParams: !19, identifier: "1bddf0168bcf182448ff9eab4fe29130")
!10661 = !{!10662}
!10662 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10660, file: !2, baseType: !65, size: 32, align: 32)
!10663 = !{!10664, !10665, !10666, !10668, !10670, !10672, !10674, !10676, !10678, !10680, !10682, !10684, !10686, !10688, !10690, !10692, !10694, !10696, !10698, !10700, !10702, !10704, !10706, !10708, !10710, !10712, !10714, !10716, !10718, !10720, !10722, !10724, !10726, !10728, !10730, !10732, !10734, !10736, !10738, !10740, !10742, !10744, !10746, !10748, !10750, !10752, !10754, !10756, !10758, !10760, !10762, !10764, !10766, !10768, !10770, !10772, !10774, !10776, !10778, !10780, !10782, !10784, !10786, !10788, !10790, !10792, !10794, !10796, !10798, !10800, !10802, !10804, !10806, !10808, !10810, !10812, !10814, !10816, !10818, !10820}
!10664 = !DILocalVariable(name: "self", arg: 1, scope: !10654, file: !8050, line: 434, type: !10659)
!10665 = !DILocalVariable(name: "f", arg: 2, scope: !10654, file: !8050, line: 434, type: !210)
!10666 = !DILocalVariable(name: "first", scope: !10667, file: !8050, line: 471, type: !310, align: 1)
!10667 = distinct !DILexicalBlock(scope: !10654, file: !8050, line: 471, column: 17)
!10668 = !DILocalVariable(name: "residual", scope: !10669, file: !8050, line: 475, type: !8065, align: 1)
!10669 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10670 = !DILocalVariable(name: "val", scope: !10671, file: !8050, line: 475, type: !7, align: 1)
!10671 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10672 = !DILocalVariable(name: "residual", scope: !10673, file: !8050, line: 478, type: !8065, align: 1)
!10673 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10674 = !DILocalVariable(name: "val", scope: !10675, file: !8050, line: 478, type: !7, align: 1)
!10675 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10676 = !DILocalVariable(name: "residual", scope: !10677, file: !8050, line: 475, type: !8065, align: 1)
!10677 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10678 = !DILocalVariable(name: "val", scope: !10679, file: !8050, line: 475, type: !7, align: 1)
!10679 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10680 = !DILocalVariable(name: "residual", scope: !10681, file: !8050, line: 478, type: !8065, align: 1)
!10681 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10682 = !DILocalVariable(name: "val", scope: !10683, file: !8050, line: 478, type: !7, align: 1)
!10683 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10684 = !DILocalVariable(name: "residual", scope: !10685, file: !8050, line: 475, type: !8065, align: 1)
!10685 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10686 = !DILocalVariable(name: "val", scope: !10687, file: !8050, line: 475, type: !7, align: 1)
!10687 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10688 = !DILocalVariable(name: "residual", scope: !10689, file: !8050, line: 478, type: !8065, align: 1)
!10689 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10690 = !DILocalVariable(name: "val", scope: !10691, file: !8050, line: 478, type: !7, align: 1)
!10691 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10692 = !DILocalVariable(name: "residual", scope: !10693, file: !8050, line: 475, type: !8065, align: 1)
!10693 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10694 = !DILocalVariable(name: "val", scope: !10695, file: !8050, line: 475, type: !7, align: 1)
!10695 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10696 = !DILocalVariable(name: "residual", scope: !10697, file: !8050, line: 478, type: !8065, align: 1)
!10697 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10698 = !DILocalVariable(name: "val", scope: !10699, file: !8050, line: 478, type: !7, align: 1)
!10699 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10700 = !DILocalVariable(name: "residual", scope: !10701, file: !8050, line: 475, type: !8065, align: 1)
!10701 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10702 = !DILocalVariable(name: "val", scope: !10703, file: !8050, line: 475, type: !7, align: 1)
!10703 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10704 = !DILocalVariable(name: "residual", scope: !10705, file: !8050, line: 478, type: !8065, align: 1)
!10705 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10706 = !DILocalVariable(name: "val", scope: !10707, file: !8050, line: 478, type: !7, align: 1)
!10707 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10708 = !DILocalVariable(name: "residual", scope: !10709, file: !8050, line: 475, type: !8065, align: 1)
!10709 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10710 = !DILocalVariable(name: "val", scope: !10711, file: !8050, line: 475, type: !7, align: 1)
!10711 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10712 = !DILocalVariable(name: "residual", scope: !10713, file: !8050, line: 478, type: !8065, align: 1)
!10713 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10714 = !DILocalVariable(name: "val", scope: !10715, file: !8050, line: 478, type: !7, align: 1)
!10715 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10716 = !DILocalVariable(name: "residual", scope: !10717, file: !8050, line: 475, type: !8065, align: 1)
!10717 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10718 = !DILocalVariable(name: "val", scope: !10719, file: !8050, line: 475, type: !7, align: 1)
!10719 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10720 = !DILocalVariable(name: "residual", scope: !10721, file: !8050, line: 478, type: !8065, align: 1)
!10721 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10722 = !DILocalVariable(name: "val", scope: !10723, file: !8050, line: 478, type: !7, align: 1)
!10723 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10724 = !DILocalVariable(name: "residual", scope: !10725, file: !8050, line: 475, type: !8065, align: 1)
!10725 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10726 = !DILocalVariable(name: "val", scope: !10727, file: !8050, line: 475, type: !7, align: 1)
!10727 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10728 = !DILocalVariable(name: "residual", scope: !10729, file: !8050, line: 478, type: !8065, align: 1)
!10729 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10730 = !DILocalVariable(name: "val", scope: !10731, file: !8050, line: 478, type: !7, align: 1)
!10731 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10732 = !DILocalVariable(name: "residual", scope: !10733, file: !8050, line: 475, type: !8065, align: 1)
!10733 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10734 = !DILocalVariable(name: "val", scope: !10735, file: !8050, line: 475, type: !7, align: 1)
!10735 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10736 = !DILocalVariable(name: "residual", scope: !10737, file: !8050, line: 478, type: !8065, align: 1)
!10737 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10738 = !DILocalVariable(name: "val", scope: !10739, file: !8050, line: 478, type: !7, align: 1)
!10739 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10740 = !DILocalVariable(name: "residual", scope: !10741, file: !8050, line: 475, type: !8065, align: 1)
!10741 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10742 = !DILocalVariable(name: "val", scope: !10743, file: !8050, line: 475, type: !7, align: 1)
!10743 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10744 = !DILocalVariable(name: "residual", scope: !10745, file: !8050, line: 478, type: !8065, align: 1)
!10745 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10746 = !DILocalVariable(name: "val", scope: !10747, file: !8050, line: 478, type: !7, align: 1)
!10747 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10748 = !DILocalVariable(name: "residual", scope: !10749, file: !8050, line: 475, type: !8065, align: 1)
!10749 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10750 = !DILocalVariable(name: "val", scope: !10751, file: !8050, line: 475, type: !7, align: 1)
!10751 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10752 = !DILocalVariable(name: "residual", scope: !10753, file: !8050, line: 478, type: !8065, align: 1)
!10753 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10754 = !DILocalVariable(name: "val", scope: !10755, file: !8050, line: 478, type: !7, align: 1)
!10755 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10756 = !DILocalVariable(name: "residual", scope: !10757, file: !8050, line: 475, type: !8065, align: 1)
!10757 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10758 = !DILocalVariable(name: "val", scope: !10759, file: !8050, line: 475, type: !7, align: 1)
!10759 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10760 = !DILocalVariable(name: "residual", scope: !10761, file: !8050, line: 478, type: !8065, align: 1)
!10761 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10762 = !DILocalVariable(name: "val", scope: !10763, file: !8050, line: 478, type: !7, align: 1)
!10763 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10764 = !DILocalVariable(name: "residual", scope: !10765, file: !8050, line: 475, type: !8065, align: 1)
!10765 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10766 = !DILocalVariable(name: "val", scope: !10767, file: !8050, line: 475, type: !7, align: 1)
!10767 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10768 = !DILocalVariable(name: "residual", scope: !10769, file: !8050, line: 478, type: !8065, align: 1)
!10769 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10770 = !DILocalVariable(name: "val", scope: !10771, file: !8050, line: 478, type: !7, align: 1)
!10771 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10772 = !DILocalVariable(name: "residual", scope: !10773, file: !8050, line: 475, type: !8065, align: 1)
!10773 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10774 = !DILocalVariable(name: "val", scope: !10775, file: !8050, line: 475, type: !7, align: 1)
!10775 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10776 = !DILocalVariable(name: "residual", scope: !10777, file: !8050, line: 478, type: !8065, align: 1)
!10777 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10778 = !DILocalVariable(name: "val", scope: !10779, file: !8050, line: 478, type: !7, align: 1)
!10779 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10780 = !DILocalVariable(name: "residual", scope: !10781, file: !8050, line: 475, type: !8065, align: 1)
!10781 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10782 = !DILocalVariable(name: "val", scope: !10783, file: !8050, line: 475, type: !7, align: 1)
!10783 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10784 = !DILocalVariable(name: "residual", scope: !10785, file: !8050, line: 478, type: !8065, align: 1)
!10785 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10786 = !DILocalVariable(name: "val", scope: !10787, file: !8050, line: 478, type: !7, align: 1)
!10787 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10788 = !DILocalVariable(name: "residual", scope: !10789, file: !8050, line: 475, type: !8065, align: 1)
!10789 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10790 = !DILocalVariable(name: "val", scope: !10791, file: !8050, line: 475, type: !7, align: 1)
!10791 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10792 = !DILocalVariable(name: "residual", scope: !10793, file: !8050, line: 478, type: !8065, align: 1)
!10793 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10794 = !DILocalVariable(name: "val", scope: !10795, file: !8050, line: 478, type: !7, align: 1)
!10795 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10796 = !DILocalVariable(name: "residual", scope: !10797, file: !8050, line: 475, type: !8065, align: 1)
!10797 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 47)
!10798 = !DILocalVariable(name: "val", scope: !10799, file: !8050, line: 475, type: !7, align: 1)
!10799 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 475, column: 29)
!10800 = !DILocalVariable(name: "residual", scope: !10801, file: !8050, line: 478, type: !8065, align: 1)
!10801 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 70)
!10802 = !DILocalVariable(name: "val", scope: !10803, file: !8050, line: 478, type: !7, align: 1)
!10803 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 478, column: 25)
!10804 = !DILocalVariable(name: "extra_bits", scope: !10805, file: !8050, line: 481, type: !65, align: 4)
!10805 = distinct !DILexicalBlock(scope: !10667, file: !8050, line: 481, column: 17)
!10806 = !DILocalVariable(name: "residual", scope: !10807, file: !8050, line: 484, type: !8065, align: 1)
!10807 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 484, column: 43)
!10808 = !DILocalVariable(name: "val", scope: !10809, file: !8050, line: 484, type: !7, align: 1)
!10809 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 484, column: 25)
!10810 = !DILocalVariable(name: "residual", scope: !10811, file: !8050, line: 487, type: !8065, align: 1)
!10811 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 487, column: 38)
!10812 = !DILocalVariable(name: "val", scope: !10813, file: !8050, line: 487, type: !7, align: 1)
!10813 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 487, column: 21)
!10814 = !DILocalVariable(name: "residual", scope: !10815, file: !8050, line: 488, type: !8065, align: 1)
!10815 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 488, column: 70)
!10816 = !DILocalVariable(name: "val", scope: !10817, file: !8050, line: 488, type: !7, align: 1)
!10817 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 488, column: 21)
!10818 = !DILocalVariable(name: "residual", scope: !10819, file: !8050, line: 491, type: !8065, align: 1)
!10819 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 491, column: 43)
!10820 = !DILocalVariable(name: "val", scope: !10821, file: !8050, line: 491, type: !7, align: 1)
!10821 = distinct !DILexicalBlock(scope: !10805, file: !8050, line: 491, column: 21)
!10822 = !DILocation(line: 434, column: 20, scope: !10654)
!10823 = !DILocation(line: 434, column: 27, scope: !10654)
!10824 = !DILocation(line: 471, column: 21, scope: !10667)
!10825 = !DILocation(line: 475, column: 47, scope: !10669)
!10826 = !DILocation(line: 475, column: 29, scope: !10671)
!10827 = !DILocation(line: 478, column: 70, scope: !10673)
!10828 = !DILocation(line: 478, column: 25, scope: !10675)
!10829 = !DILocation(line: 475, column: 47, scope: !10677)
!10830 = !DILocation(line: 475, column: 29, scope: !10679)
!10831 = !DILocation(line: 478, column: 70, scope: !10681)
!10832 = !DILocation(line: 478, column: 25, scope: !10683)
!10833 = !DILocation(line: 475, column: 47, scope: !10685)
!10834 = !DILocation(line: 475, column: 29, scope: !10687)
!10835 = !DILocation(line: 478, column: 70, scope: !10689)
!10836 = !DILocation(line: 478, column: 25, scope: !10691)
!10837 = !DILocation(line: 475, column: 47, scope: !10693)
!10838 = !DILocation(line: 475, column: 29, scope: !10695)
!10839 = !DILocation(line: 478, column: 70, scope: !10697)
!10840 = !DILocation(line: 478, column: 25, scope: !10699)
!10841 = !DILocation(line: 475, column: 47, scope: !10701)
!10842 = !DILocation(line: 475, column: 29, scope: !10703)
!10843 = !DILocation(line: 478, column: 70, scope: !10705)
!10844 = !DILocation(line: 478, column: 25, scope: !10707)
!10845 = !DILocation(line: 475, column: 47, scope: !10709)
!10846 = !DILocation(line: 475, column: 29, scope: !10711)
!10847 = !DILocation(line: 478, column: 70, scope: !10713)
!10848 = !DILocation(line: 478, column: 25, scope: !10715)
!10849 = !DILocation(line: 475, column: 47, scope: !10717)
!10850 = !DILocation(line: 475, column: 29, scope: !10719)
!10851 = !DILocation(line: 478, column: 70, scope: !10721)
!10852 = !DILocation(line: 478, column: 25, scope: !10723)
!10853 = !DILocation(line: 475, column: 47, scope: !10725)
!10854 = !DILocation(line: 475, column: 29, scope: !10727)
!10855 = !DILocation(line: 478, column: 70, scope: !10729)
!10856 = !DILocation(line: 478, column: 25, scope: !10731)
!10857 = !DILocation(line: 475, column: 47, scope: !10733)
!10858 = !DILocation(line: 475, column: 29, scope: !10735)
!10859 = !DILocation(line: 478, column: 70, scope: !10737)
!10860 = !DILocation(line: 478, column: 25, scope: !10739)
!10861 = !DILocation(line: 475, column: 47, scope: !10741)
!10862 = !DILocation(line: 475, column: 29, scope: !10743)
!10863 = !DILocation(line: 478, column: 70, scope: !10745)
!10864 = !DILocation(line: 478, column: 25, scope: !10747)
!10865 = !DILocation(line: 475, column: 47, scope: !10749)
!10866 = !DILocation(line: 475, column: 29, scope: !10751)
!10867 = !DILocation(line: 478, column: 70, scope: !10753)
!10868 = !DILocation(line: 478, column: 25, scope: !10755)
!10869 = !DILocation(line: 475, column: 47, scope: !10757)
!10870 = !DILocation(line: 475, column: 29, scope: !10759)
!10871 = !DILocation(line: 478, column: 70, scope: !10761)
!10872 = !DILocation(line: 478, column: 25, scope: !10763)
!10873 = !DILocation(line: 475, column: 47, scope: !10765)
!10874 = !DILocation(line: 475, column: 29, scope: !10767)
!10875 = !DILocation(line: 478, column: 70, scope: !10769)
!10876 = !DILocation(line: 478, column: 25, scope: !10771)
!10877 = !DILocation(line: 475, column: 47, scope: !10773)
!10878 = !DILocation(line: 475, column: 29, scope: !10775)
!10879 = !DILocation(line: 478, column: 70, scope: !10777)
!10880 = !DILocation(line: 478, column: 25, scope: !10779)
!10881 = !DILocation(line: 475, column: 47, scope: !10781)
!10882 = !DILocation(line: 475, column: 29, scope: !10783)
!10883 = !DILocation(line: 478, column: 70, scope: !10785)
!10884 = !DILocation(line: 478, column: 25, scope: !10787)
!10885 = !DILocation(line: 475, column: 47, scope: !10789)
!10886 = !DILocation(line: 475, column: 29, scope: !10791)
!10887 = !DILocation(line: 478, column: 70, scope: !10793)
!10888 = !DILocation(line: 478, column: 25, scope: !10795)
!10889 = !DILocation(line: 475, column: 47, scope: !10797)
!10890 = !DILocation(line: 475, column: 29, scope: !10799)
!10891 = !DILocation(line: 478, column: 70, scope: !10801)
!10892 = !DILocation(line: 478, column: 25, scope: !10803)
!10893 = !DILocation(line: 481, column: 21, scope: !10805)
!10894 = !DILocation(line: 484, column: 43, scope: !10807)
!10895 = !DILocation(line: 484, column: 25, scope: !10809)
!10896 = !DILocation(line: 487, column: 38, scope: !10811)
!10897 = !DILocation(line: 487, column: 21, scope: !10813)
!10898 = !DILocation(line: 488, column: 70, scope: !10815)
!10899 = !DILocation(line: 488, column: 21, scope: !10817)
!10900 = !DILocation(line: 491, column: 43, scope: !10819)
!10901 = !DILocation(line: 491, column: 21, scope: !10821)
!10902 = !DILocation(line: 471, column: 33, scope: !10654)
!10903 = !DILocation(line: 473, column: 46, scope: !10667)
!10904 = !DILocation(line: 474, column: 29, scope: !10667)
!10905 = !DILocation(line: 474, column: 28, scope: !10667)
!10906 = !DILocation(line: 477, column: 25, scope: !10667)
!10907 = !DILocation(line: 478, column: 25, scope: !10667)
!10908 = !DILocation(line: 475, column: 29, scope: !10667)
!10909 = !DILocation(line: 475, column: 29, scope: !10669)
!10910 = !DILocation(line: 494, column: 14, scope: !10654)
!10911 = !DILocation(line: 478, column: 25, scope: !10673)
!10912 = !DILocation(line: 475, column: 29, scope: !10677)
!10913 = !DILocation(line: 478, column: 25, scope: !10681)
!10914 = !DILocation(line: 475, column: 29, scope: !10685)
!10915 = !DILocation(line: 478, column: 25, scope: !10689)
!10916 = !DILocation(line: 475, column: 29, scope: !10693)
!10917 = !DILocation(line: 478, column: 25, scope: !10697)
!10918 = !DILocation(line: 475, column: 29, scope: !10701)
!10919 = !DILocation(line: 478, column: 25, scope: !10705)
!10920 = !DILocation(line: 475, column: 29, scope: !10709)
!10921 = !DILocation(line: 478, column: 25, scope: !10713)
!10922 = !DILocation(line: 475, column: 29, scope: !10717)
!10923 = !DILocation(line: 478, column: 25, scope: !10721)
!10924 = !DILocation(line: 475, column: 29, scope: !10725)
!10925 = !DILocation(line: 478, column: 25, scope: !10729)
!10926 = !DILocation(line: 475, column: 29, scope: !10733)
!10927 = !DILocation(line: 478, column: 25, scope: !10737)
!10928 = !DILocation(line: 475, column: 29, scope: !10741)
!10929 = !DILocation(line: 478, column: 25, scope: !10745)
!10930 = !DILocation(line: 475, column: 29, scope: !10749)
!10931 = !DILocation(line: 478, column: 25, scope: !10753)
!10932 = !DILocation(line: 475, column: 29, scope: !10757)
!10933 = !DILocation(line: 478, column: 25, scope: !10761)
!10934 = !DILocation(line: 475, column: 29, scope: !10765)
!10935 = !DILocation(line: 478, column: 25, scope: !10769)
!10936 = !DILocation(line: 475, column: 29, scope: !10773)
!10937 = !DILocation(line: 478, column: 25, scope: !10777)
!10938 = !DILocation(line: 475, column: 29, scope: !10781)
!10939 = !DILocation(line: 478, column: 25, scope: !10785)
!10940 = !DILocation(line: 475, column: 29, scope: !10789)
!10941 = !DILocation(line: 478, column: 25, scope: !10793)
!10942 = !DILocation(line: 481, column: 34, scope: !10667)
!10943 = !DILocation(line: 481, column: 47, scope: !10667)
!10944 = !DILocation(line: 481, column: 46, scope: !10667)
!10945 = !DILocation(line: 482, column: 20, scope: !10805)
!10946 = !DILocation(line: 475, column: 29, scope: !10797)
!10947 = !DILocation(line: 478, column: 25, scope: !10801)
!10948 = !DILocation(line: 490, column: 20, scope: !10805)
!10949 = !DILocation(line: 483, column: 25, scope: !10805)
!10950 = !DILocation(line: 483, column: 24, scope: !10805)
!10951 = !DILocation(line: 486, column: 21, scope: !10805)
!10952 = !DILocation(line: 487, column: 21, scope: !10805)
!10953 = !DILocation(line: 484, column: 25, scope: !10805)
!10954 = !DILocation(line: 484, column: 25, scope: !10807)
!10955 = !DILocation(line: 488, column: 21, scope: !10805)
!10956 = !DILocation(line: 487, column: 21, scope: !10811)
!10957 = !DILocation(line: 488, column: 21, scope: !10815)
!10958 = !DILocation(line: 493, column: 17, scope: !10805)
!10959 = !DILocation(line: 491, column: 21, scope: !10805)
!10960 = !DILocation(line: 491, column: 21, scope: !10819)
!10961 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h87c0f1a60b03e084E", scope: !10962, file: !8050, line: 497, type: !10657, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10963)
!10962 = !DINamespace(name: "{impl#11}", scope: !10656)
!10963 = !{!10964, !10965}
!10964 = !DILocalVariable(name: "self", arg: 1, scope: !10961, file: !8050, line: 497, type: !10659)
!10965 = !DILocalVariable(name: "f", arg: 2, scope: !10961, file: !8050, line: 497, type: !210)
!10966 = !DILocation(line: 497, column: 20, scope: !10961)
!10967 = !DILocation(line: 497, column: 27, scope: !10961)
!10968 = !DILocation(line: 498, column: 17, scope: !10961)
!10969 = !DILocation(line: 499, column: 14, scope: !10961)
!10970 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h2d8c5958ec2cf2f1E", scope: !10971, file: !8050, line: 502, type: !10657, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10972)
!10971 = !DINamespace(name: "{impl#12}", scope: !10656)
!10972 = !{!10973, !10974}
!10973 = !DILocalVariable(name: "self", arg: 1, scope: !10970, file: !8050, line: 502, type: !10659)
!10974 = !DILocalVariable(name: "f", arg: 2, scope: !10970, file: !8050, line: 502, type: !210)
!10975 = !DILocation(line: 502, column: 20, scope: !10970)
!10976 = !DILocation(line: 502, column: 27, scope: !10970)
!10977 = !DILocation(line: 503, column: 17, scope: !10970)
!10978 = !DILocation(line: 504, column: 14, scope: !10970)
!10979 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1cd28c9dc25b5178E", scope: !10980, file: !8050, line: 507, type: !10657, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10981)
!10980 = !DINamespace(name: "{impl#13}", scope: !10656)
!10981 = !{!10982, !10983}
!10982 = !DILocalVariable(name: "self", arg: 1, scope: !10979, file: !8050, line: 507, type: !10659)
!10983 = !DILocalVariable(name: "f", arg: 2, scope: !10979, file: !8050, line: 507, type: !210)
!10984 = !DILocation(line: 507, column: 20, scope: !10979)
!10985 = !DILocation(line: 507, column: 27, scope: !10979)
!10986 = !DILocation(line: 508, column: 17, scope: !10979)
!10987 = !DILocation(line: 509, column: 14, scope: !10979)
!10988 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h73855e08de16a4a4E", scope: !10989, file: !8050, line: 512, type: !10657, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10990)
!10989 = !DINamespace(name: "{impl#14}", scope: !10656)
!10990 = !{!10991, !10992}
!10991 = !DILocalVariable(name: "self", arg: 1, scope: !10988, file: !8050, line: 512, type: !10659)
!10992 = !DILocalVariable(name: "f", arg: 2, scope: !10988, file: !8050, line: 512, type: !210)
!10993 = !DILocation(line: 512, column: 20, scope: !10988)
!10994 = !DILocation(line: 512, column: 27, scope: !10988)
!10995 = !DILocation(line: 513, column: 17, scope: !10988)
!10996 = !DILocation(line: 514, column: 14, scope: !10988)
!10997 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h3148a4c9efad9b62E", scope: !10660, file: !8050, line: 532, type: !10998, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!10998 = !DISubroutineType(types: !10999)
!10999 = !{!10660}
!11000 = !DILocation(line: 541, column: 14, scope: !10997)
!11001 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17hc72866c2aabb41b3E", scope: !10660, file: !8050, line: 545, type: !11002, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11004)
!11002 = !DISubroutineType(types: !11003)
!11003 = !{!65, !10659}
!11004 = !{!11005}
!11005 = !DILocalVariable(name: "self", arg: 1, scope: !11001, file: !8050, line: 545, type: !10659)
!11006 = !DILocation(line: 545, column: 31, scope: !11001)
!11007 = !DILocation(line: 546, column: 17, scope: !11001)
!11008 = !DILocation(line: 547, column: 14, scope: !11001)
!11009 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8e8936f8c6723b14E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11014)
!11010 = !DINamespace(name: "{impl#0}", scope: !11011)
!11011 = !DINamespace(name: "fmt", scope: !10655)
!11012 = !DISubroutineType(types: !11013)
!11013 = !{!310, !10659}
!11014 = !{!11015}
!11015 = !DILocalVariable(name: "self", arg: 1, scope: !11016, file: !11017, line: 8, type: !10659)
!11016 = !DILexicalBlockFile(scope: !11009, file: !11017, discriminator: 0)
!11017 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11018 = !DILocation(line: 8, column: 1, scope: !11016)
!11019 = !DILocation(line: 875, column: 11, scope: !11009)
!11020 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hb9d1fe96b5f4fc5aE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11021)
!11021 = !{!11022}
!11022 = !DILocalVariable(name: "self", arg: 1, scope: !11023, file: !11017, line: 8, type: !10659)
!11023 = !DILexicalBlockFile(scope: !11020, file: !11017, discriminator: 0)
!11024 = !DILocation(line: 8, column: 1, scope: !11023)
!11025 = !DILocation(line: 875, column: 11, scope: !11020)
!11026 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17he6aca1fdd365a829E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11027)
!11027 = !{!11028}
!11028 = !DILocalVariable(name: "self", arg: 1, scope: !11029, file: !11017, line: 8, type: !10659)
!11029 = !DILexicalBlockFile(scope: !11026, file: !11017, discriminator: 0)
!11030 = !DILocation(line: 8, column: 1, scope: !11029)
!11031 = !DILocation(line: 875, column: 11, scope: !11026)
!11032 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdbb684237ff25169E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11033)
!11033 = !{!11034}
!11034 = !DILocalVariable(name: "self", arg: 1, scope: !11035, file: !11017, line: 8, type: !10659)
!11035 = !DILexicalBlockFile(scope: !11032, file: !11017, discriminator: 0)
!11036 = !DILocation(line: 8, column: 1, scope: !11035)
!11037 = !DILocation(line: 875, column: 11, scope: !11032)
!11038 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17ha64ecad0bc83d2cbE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11039)
!11039 = !{!11040}
!11040 = !DILocalVariable(name: "self", arg: 1, scope: !11041, file: !11017, line: 8, type: !10659)
!11041 = !DILexicalBlockFile(scope: !11038, file: !11017, discriminator: 0)
!11042 = !DILocation(line: 8, column: 1, scope: !11041)
!11043 = !DILocation(line: 875, column: 11, scope: !11038)
!11044 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hff0d0a84299b3d98E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11045)
!11045 = !{!11046}
!11046 = !DILocalVariable(name: "self", arg: 1, scope: !11047, file: !11017, line: 8, type: !10659)
!11047 = !DILexicalBlockFile(scope: !11044, file: !11017, discriminator: 0)
!11048 = !DILocation(line: 8, column: 1, scope: !11047)
!11049 = !DILocation(line: 875, column: 11, scope: !11044)
!11050 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h09a349cdb3766bc2E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11051)
!11051 = !{!11052}
!11052 = !DILocalVariable(name: "self", arg: 1, scope: !11053, file: !11017, line: 8, type: !10659)
!11053 = !DILexicalBlockFile(scope: !11050, file: !11017, discriminator: 0)
!11054 = !DILocation(line: 8, column: 1, scope: !11053)
!11055 = !DILocation(line: 875, column: 11, scope: !11050)
!11056 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb88fa1da914d98a6E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11057)
!11057 = !{!11058}
!11058 = !DILocalVariable(name: "self", arg: 1, scope: !11059, file: !11017, line: 8, type: !10659)
!11059 = !DILexicalBlockFile(scope: !11056, file: !11017, discriminator: 0)
!11060 = !DILocation(line: 8, column: 1, scope: !11059)
!11061 = !DILocation(line: 875, column: 11, scope: !11056)
!11062 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h1246526828dd8defE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11063)
!11063 = !{!11064}
!11064 = !DILocalVariable(name: "self", arg: 1, scope: !11065, file: !11017, line: 8, type: !10659)
!11065 = !DILexicalBlockFile(scope: !11062, file: !11017, discriminator: 0)
!11066 = !DILocation(line: 8, column: 1, scope: !11065)
!11067 = !DILocation(line: 875, column: 11, scope: !11062)
!11068 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h62fc64417e84fd50E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11069)
!11069 = !{!11070}
!11070 = !DILocalVariable(name: "self", arg: 1, scope: !11071, file: !11017, line: 8, type: !10659)
!11071 = !DILexicalBlockFile(scope: !11068, file: !11017, discriminator: 0)
!11072 = !DILocation(line: 8, column: 1, scope: !11071)
!11073 = !DILocation(line: 875, column: 11, scope: !11068)
!11074 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h69f5beb0d5843386E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11075)
!11075 = !{!11076}
!11076 = !DILocalVariable(name: "self", arg: 1, scope: !11077, file: !11017, line: 8, type: !10659)
!11077 = !DILexicalBlockFile(scope: !11074, file: !11017, discriminator: 0)
!11078 = !DILocation(line: 8, column: 1, scope: !11077)
!11079 = !DILocation(line: 875, column: 11, scope: !11074)
!11080 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h6f9626fd8be977fbE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11081)
!11081 = !{!11082}
!11082 = !DILocalVariable(name: "self", arg: 1, scope: !11083, file: !11017, line: 8, type: !10659)
!11083 = !DILexicalBlockFile(scope: !11080, file: !11017, discriminator: 0)
!11084 = !DILocation(line: 8, column: 1, scope: !11083)
!11085 = !DILocation(line: 875, column: 11, scope: !11080)
!11086 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hea933be5920ae013E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11087)
!11087 = !{!11088}
!11088 = !DILocalVariable(name: "self", arg: 1, scope: !11089, file: !11017, line: 8, type: !10659)
!11089 = !DILexicalBlockFile(scope: !11086, file: !11017, discriminator: 0)
!11090 = !DILocation(line: 8, column: 1, scope: !11089)
!11091 = !DILocation(line: 875, column: 11, scope: !11086)
!11092 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h2ebd202386c150f0E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11093)
!11093 = !{!11094}
!11094 = !DILocalVariable(name: "self", arg: 1, scope: !11095, file: !11017, line: 8, type: !10659)
!11095 = !DILexicalBlockFile(scope: !11092, file: !11017, discriminator: 0)
!11096 = !DILocation(line: 8, column: 1, scope: !11095)
!11097 = !DILocation(line: 875, column: 11, scope: !11092)
!11098 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc7299a7e226ea73bE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11099)
!11099 = !{!11100}
!11100 = !DILocalVariable(name: "self", arg: 1, scope: !11101, file: !11017, line: 8, type: !10659)
!11101 = !DILexicalBlockFile(scope: !11098, file: !11017, discriminator: 0)
!11102 = !DILocation(line: 8, column: 1, scope: !11101)
!11103 = !DILocation(line: 875, column: 11, scope: !11098)
!11104 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf2bc71537c756460E", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11105)
!11105 = !{!11106}
!11106 = !DILocalVariable(name: "self", arg: 1, scope: !11107, file: !11017, line: 8, type: !10659)
!11107 = !DILexicalBlockFile(scope: !11104, file: !11017, discriminator: 0)
!11108 = !DILocation(line: 8, column: 1, scope: !11107)
!11109 = !DILocation(line: 875, column: 11, scope: !11104)
!11110 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h4b345da99f4cdf7dE", scope: !11010, file: !8050, line: 460, type: !11012, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11111)
!11111 = !{!11112}
!11112 = !DILocalVariable(name: "self", arg: 1, scope: !11113, file: !11017, line: 8, type: !10659)
!11113 = !DILexicalBlockFile(scope: !11110, file: !11017, discriminator: 0)
!11114 = !DILocation(line: 8, column: 1, scope: !11113)
!11115 = !DILocation(line: 875, column: 11, scope: !11110)
!11116 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ff19140ec29da84E", scope: !11117, file: !8050, line: 434, type: !11119, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11125)
!11117 = !DINamespace(name: "{impl#9}", scope: !11118)
!11118 = !DINamespace(name: "rflags", scope: !783)
!11119 = !DISubroutineType(types: !11120)
!11120 = !{!192, !11121, !210}
!11121 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11122, size: 64, align: 64, dwarfAddressSpace: 0)
!11122 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11118, file: !2, size: 64, align: 64, elements: !11123, templateParams: !19, identifier: "2fbb7652ccefa7e8e64f9a1a9fa76223")
!11123 = !{!11124}
!11124 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11122, file: !2, baseType: !18, size: 64, align: 64)
!11125 = !{!11126, !11127, !11128, !11130, !11132, !11134, !11136, !11138, !11140, !11142, !11144, !11146, !11148, !11150, !11152, !11154, !11156, !11158, !11160, !11162, !11164, !11166, !11168, !11170, !11172, !11174, !11176, !11178, !11180, !11182, !11184, !11186, !11188, !11190, !11192, !11194, !11196, !11198, !11200, !11202, !11204, !11206, !11208, !11210, !11212, !11214, !11216, !11218, !11220, !11222, !11224, !11226, !11228, !11230, !11232, !11234, !11236, !11238, !11240, !11242, !11244, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290}
!11126 = !DILocalVariable(name: "self", arg: 1, scope: !11116, file: !8050, line: 434, type: !11121)
!11127 = !DILocalVariable(name: "f", arg: 2, scope: !11116, file: !8050, line: 434, type: !210)
!11128 = !DILocalVariable(name: "first", scope: !11129, file: !8050, line: 471, type: !310, align: 1)
!11129 = distinct !DILexicalBlock(scope: !11116, file: !8050, line: 471, column: 17)
!11130 = !DILocalVariable(name: "residual", scope: !11131, file: !8050, line: 475, type: !8065, align: 1)
!11131 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11132 = !DILocalVariable(name: "val", scope: !11133, file: !8050, line: 475, type: !7, align: 1)
!11133 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11134 = !DILocalVariable(name: "residual", scope: !11135, file: !8050, line: 478, type: !8065, align: 1)
!11135 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11136 = !DILocalVariable(name: "val", scope: !11137, file: !8050, line: 478, type: !7, align: 1)
!11137 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11138 = !DILocalVariable(name: "residual", scope: !11139, file: !8050, line: 475, type: !8065, align: 1)
!11139 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11140 = !DILocalVariable(name: "val", scope: !11141, file: !8050, line: 475, type: !7, align: 1)
!11141 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11142 = !DILocalVariable(name: "residual", scope: !11143, file: !8050, line: 478, type: !8065, align: 1)
!11143 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11144 = !DILocalVariable(name: "val", scope: !11145, file: !8050, line: 478, type: !7, align: 1)
!11145 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11146 = !DILocalVariable(name: "residual", scope: !11147, file: !8050, line: 475, type: !8065, align: 1)
!11147 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11148 = !DILocalVariable(name: "val", scope: !11149, file: !8050, line: 475, type: !7, align: 1)
!11149 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11150 = !DILocalVariable(name: "residual", scope: !11151, file: !8050, line: 478, type: !8065, align: 1)
!11151 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11152 = !DILocalVariable(name: "val", scope: !11153, file: !8050, line: 478, type: !7, align: 1)
!11153 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11154 = !DILocalVariable(name: "residual", scope: !11155, file: !8050, line: 475, type: !8065, align: 1)
!11155 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11156 = !DILocalVariable(name: "val", scope: !11157, file: !8050, line: 475, type: !7, align: 1)
!11157 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11158 = !DILocalVariable(name: "residual", scope: !11159, file: !8050, line: 478, type: !8065, align: 1)
!11159 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11160 = !DILocalVariable(name: "val", scope: !11161, file: !8050, line: 478, type: !7, align: 1)
!11161 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11162 = !DILocalVariable(name: "residual", scope: !11163, file: !8050, line: 475, type: !8065, align: 1)
!11163 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11164 = !DILocalVariable(name: "val", scope: !11165, file: !8050, line: 475, type: !7, align: 1)
!11165 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11166 = !DILocalVariable(name: "residual", scope: !11167, file: !8050, line: 478, type: !8065, align: 1)
!11167 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11168 = !DILocalVariable(name: "val", scope: !11169, file: !8050, line: 478, type: !7, align: 1)
!11169 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11170 = !DILocalVariable(name: "residual", scope: !11171, file: !8050, line: 475, type: !8065, align: 1)
!11171 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11172 = !DILocalVariable(name: "val", scope: !11173, file: !8050, line: 475, type: !7, align: 1)
!11173 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11174 = !DILocalVariable(name: "residual", scope: !11175, file: !8050, line: 478, type: !8065, align: 1)
!11175 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11176 = !DILocalVariable(name: "val", scope: !11177, file: !8050, line: 478, type: !7, align: 1)
!11177 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11178 = !DILocalVariable(name: "residual", scope: !11179, file: !8050, line: 475, type: !8065, align: 1)
!11179 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11180 = !DILocalVariable(name: "val", scope: !11181, file: !8050, line: 475, type: !7, align: 1)
!11181 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11182 = !DILocalVariable(name: "residual", scope: !11183, file: !8050, line: 478, type: !8065, align: 1)
!11183 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11184 = !DILocalVariable(name: "val", scope: !11185, file: !8050, line: 478, type: !7, align: 1)
!11185 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11186 = !DILocalVariable(name: "residual", scope: !11187, file: !8050, line: 475, type: !8065, align: 1)
!11187 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11188 = !DILocalVariable(name: "val", scope: !11189, file: !8050, line: 475, type: !7, align: 1)
!11189 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11190 = !DILocalVariable(name: "residual", scope: !11191, file: !8050, line: 478, type: !8065, align: 1)
!11191 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11192 = !DILocalVariable(name: "val", scope: !11193, file: !8050, line: 478, type: !7, align: 1)
!11193 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11194 = !DILocalVariable(name: "residual", scope: !11195, file: !8050, line: 475, type: !8065, align: 1)
!11195 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11196 = !DILocalVariable(name: "val", scope: !11197, file: !8050, line: 475, type: !7, align: 1)
!11197 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11198 = !DILocalVariable(name: "residual", scope: !11199, file: !8050, line: 478, type: !8065, align: 1)
!11199 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11200 = !DILocalVariable(name: "val", scope: !11201, file: !8050, line: 478, type: !7, align: 1)
!11201 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11202 = !DILocalVariable(name: "residual", scope: !11203, file: !8050, line: 475, type: !8065, align: 1)
!11203 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11204 = !DILocalVariable(name: "val", scope: !11205, file: !8050, line: 475, type: !7, align: 1)
!11205 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11206 = !DILocalVariable(name: "residual", scope: !11207, file: !8050, line: 478, type: !8065, align: 1)
!11207 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11208 = !DILocalVariable(name: "val", scope: !11209, file: !8050, line: 478, type: !7, align: 1)
!11209 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11210 = !DILocalVariable(name: "residual", scope: !11211, file: !8050, line: 475, type: !8065, align: 1)
!11211 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11212 = !DILocalVariable(name: "val", scope: !11213, file: !8050, line: 475, type: !7, align: 1)
!11213 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11214 = !DILocalVariable(name: "residual", scope: !11215, file: !8050, line: 478, type: !8065, align: 1)
!11215 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11216 = !DILocalVariable(name: "val", scope: !11217, file: !8050, line: 478, type: !7, align: 1)
!11217 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11218 = !DILocalVariable(name: "residual", scope: !11219, file: !8050, line: 475, type: !8065, align: 1)
!11219 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11220 = !DILocalVariable(name: "val", scope: !11221, file: !8050, line: 475, type: !7, align: 1)
!11221 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11222 = !DILocalVariable(name: "residual", scope: !11223, file: !8050, line: 478, type: !8065, align: 1)
!11223 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11224 = !DILocalVariable(name: "val", scope: !11225, file: !8050, line: 478, type: !7, align: 1)
!11225 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11226 = !DILocalVariable(name: "residual", scope: !11227, file: !8050, line: 475, type: !8065, align: 1)
!11227 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11228 = !DILocalVariable(name: "val", scope: !11229, file: !8050, line: 475, type: !7, align: 1)
!11229 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11230 = !DILocalVariable(name: "residual", scope: !11231, file: !8050, line: 478, type: !8065, align: 1)
!11231 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11232 = !DILocalVariable(name: "val", scope: !11233, file: !8050, line: 478, type: !7, align: 1)
!11233 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11234 = !DILocalVariable(name: "residual", scope: !11235, file: !8050, line: 475, type: !8065, align: 1)
!11235 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11236 = !DILocalVariable(name: "val", scope: !11237, file: !8050, line: 475, type: !7, align: 1)
!11237 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11238 = !DILocalVariable(name: "residual", scope: !11239, file: !8050, line: 478, type: !8065, align: 1)
!11239 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11240 = !DILocalVariable(name: "val", scope: !11241, file: !8050, line: 478, type: !7, align: 1)
!11241 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11242 = !DILocalVariable(name: "residual", scope: !11243, file: !8050, line: 475, type: !8065, align: 1)
!11243 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11244 = !DILocalVariable(name: "val", scope: !11245, file: !8050, line: 475, type: !7, align: 1)
!11245 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11246 = !DILocalVariable(name: "residual", scope: !11247, file: !8050, line: 478, type: !8065, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11248 = !DILocalVariable(name: "val", scope: !11249, file: !8050, line: 478, type: !7, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11250 = !DILocalVariable(name: "residual", scope: !11251, file: !8050, line: 475, type: !8065, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11252 = !DILocalVariable(name: "val", scope: !11253, file: !8050, line: 475, type: !7, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11254 = !DILocalVariable(name: "residual", scope: !11255, file: !8050, line: 478, type: !8065, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11256 = !DILocalVariable(name: "val", scope: !11257, file: !8050, line: 478, type: !7, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11258 = !DILocalVariable(name: "residual", scope: !11259, file: !8050, line: 475, type: !8065, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11260 = !DILocalVariable(name: "val", scope: !11261, file: !8050, line: 475, type: !7, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11262 = !DILocalVariable(name: "residual", scope: !11263, file: !8050, line: 478, type: !8065, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11264 = !DILocalVariable(name: "val", scope: !11265, file: !8050, line: 478, type: !7, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11266 = !DILocalVariable(name: "residual", scope: !11267, file: !8050, line: 475, type: !8065, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 47)
!11268 = !DILocalVariable(name: "val", scope: !11269, file: !8050, line: 475, type: !7, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 475, column: 29)
!11270 = !DILocalVariable(name: "residual", scope: !11271, file: !8050, line: 478, type: !8065, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 70)
!11272 = !DILocalVariable(name: "val", scope: !11273, file: !8050, line: 478, type: !7, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 478, column: 25)
!11274 = !DILocalVariable(name: "extra_bits", scope: !11275, file: !8050, line: 481, type: !18, align: 8)
!11275 = distinct !DILexicalBlock(scope: !11129, file: !8050, line: 481, column: 17)
!11276 = !DILocalVariable(name: "residual", scope: !11277, file: !8050, line: 484, type: !8065, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 484, column: 43)
!11278 = !DILocalVariable(name: "val", scope: !11279, file: !8050, line: 484, type: !7, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 484, column: 25)
!11280 = !DILocalVariable(name: "residual", scope: !11281, file: !8050, line: 487, type: !8065, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 487, column: 38)
!11282 = !DILocalVariable(name: "val", scope: !11283, file: !8050, line: 487, type: !7, align: 1)
!11283 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 487, column: 21)
!11284 = !DILocalVariable(name: "residual", scope: !11285, file: !8050, line: 488, type: !8065, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 488, column: 70)
!11286 = !DILocalVariable(name: "val", scope: !11287, file: !8050, line: 488, type: !7, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 488, column: 21)
!11288 = !DILocalVariable(name: "residual", scope: !11289, file: !8050, line: 491, type: !8065, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 491, column: 43)
!11290 = !DILocalVariable(name: "val", scope: !11291, file: !8050, line: 491, type: !7, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11275, file: !8050, line: 491, column: 21)
!11292 = !DILocation(line: 434, column: 20, scope: !11116)
!11293 = !DILocation(line: 434, column: 27, scope: !11116)
!11294 = !DILocation(line: 471, column: 21, scope: !11129)
!11295 = !DILocation(line: 475, column: 47, scope: !11131)
!11296 = !DILocation(line: 475, column: 29, scope: !11133)
!11297 = !DILocation(line: 478, column: 70, scope: !11135)
!11298 = !DILocation(line: 478, column: 25, scope: !11137)
!11299 = !DILocation(line: 475, column: 47, scope: !11139)
!11300 = !DILocation(line: 475, column: 29, scope: !11141)
!11301 = !DILocation(line: 478, column: 70, scope: !11143)
!11302 = !DILocation(line: 478, column: 25, scope: !11145)
!11303 = !DILocation(line: 475, column: 47, scope: !11147)
!11304 = !DILocation(line: 475, column: 29, scope: !11149)
!11305 = !DILocation(line: 478, column: 70, scope: !11151)
!11306 = !DILocation(line: 478, column: 25, scope: !11153)
!11307 = !DILocation(line: 475, column: 47, scope: !11155)
!11308 = !DILocation(line: 475, column: 29, scope: !11157)
!11309 = !DILocation(line: 478, column: 70, scope: !11159)
!11310 = !DILocation(line: 478, column: 25, scope: !11161)
!11311 = !DILocation(line: 475, column: 47, scope: !11163)
!11312 = !DILocation(line: 475, column: 29, scope: !11165)
!11313 = !DILocation(line: 478, column: 70, scope: !11167)
!11314 = !DILocation(line: 478, column: 25, scope: !11169)
!11315 = !DILocation(line: 475, column: 47, scope: !11171)
!11316 = !DILocation(line: 475, column: 29, scope: !11173)
!11317 = !DILocation(line: 478, column: 70, scope: !11175)
!11318 = !DILocation(line: 478, column: 25, scope: !11177)
!11319 = !DILocation(line: 475, column: 47, scope: !11179)
!11320 = !DILocation(line: 475, column: 29, scope: !11181)
!11321 = !DILocation(line: 478, column: 70, scope: !11183)
!11322 = !DILocation(line: 478, column: 25, scope: !11185)
!11323 = !DILocation(line: 475, column: 47, scope: !11187)
!11324 = !DILocation(line: 475, column: 29, scope: !11189)
!11325 = !DILocation(line: 478, column: 70, scope: !11191)
!11326 = !DILocation(line: 478, column: 25, scope: !11193)
!11327 = !DILocation(line: 475, column: 47, scope: !11195)
!11328 = !DILocation(line: 475, column: 29, scope: !11197)
!11329 = !DILocation(line: 478, column: 70, scope: !11199)
!11330 = !DILocation(line: 478, column: 25, scope: !11201)
!11331 = !DILocation(line: 475, column: 47, scope: !11203)
!11332 = !DILocation(line: 475, column: 29, scope: !11205)
!11333 = !DILocation(line: 478, column: 70, scope: !11207)
!11334 = !DILocation(line: 478, column: 25, scope: !11209)
!11335 = !DILocation(line: 475, column: 47, scope: !11211)
!11336 = !DILocation(line: 475, column: 29, scope: !11213)
!11337 = !DILocation(line: 478, column: 70, scope: !11215)
!11338 = !DILocation(line: 478, column: 25, scope: !11217)
!11339 = !DILocation(line: 475, column: 47, scope: !11219)
!11340 = !DILocation(line: 475, column: 29, scope: !11221)
!11341 = !DILocation(line: 478, column: 70, scope: !11223)
!11342 = !DILocation(line: 478, column: 25, scope: !11225)
!11343 = !DILocation(line: 475, column: 47, scope: !11227)
!11344 = !DILocation(line: 475, column: 29, scope: !11229)
!11345 = !DILocation(line: 478, column: 70, scope: !11231)
!11346 = !DILocation(line: 478, column: 25, scope: !11233)
!11347 = !DILocation(line: 475, column: 47, scope: !11235)
!11348 = !DILocation(line: 475, column: 29, scope: !11237)
!11349 = !DILocation(line: 478, column: 70, scope: !11239)
!11350 = !DILocation(line: 478, column: 25, scope: !11241)
!11351 = !DILocation(line: 475, column: 47, scope: !11243)
!11352 = !DILocation(line: 475, column: 29, scope: !11245)
!11353 = !DILocation(line: 478, column: 70, scope: !11247)
!11354 = !DILocation(line: 478, column: 25, scope: !11249)
!11355 = !DILocation(line: 475, column: 47, scope: !11251)
!11356 = !DILocation(line: 475, column: 29, scope: !11253)
!11357 = !DILocation(line: 478, column: 70, scope: !11255)
!11358 = !DILocation(line: 478, column: 25, scope: !11257)
!11359 = !DILocation(line: 475, column: 47, scope: !11259)
!11360 = !DILocation(line: 475, column: 29, scope: !11261)
!11361 = !DILocation(line: 478, column: 70, scope: !11263)
!11362 = !DILocation(line: 478, column: 25, scope: !11265)
!11363 = !DILocation(line: 475, column: 47, scope: !11267)
!11364 = !DILocation(line: 475, column: 29, scope: !11269)
!11365 = !DILocation(line: 478, column: 70, scope: !11271)
!11366 = !DILocation(line: 478, column: 25, scope: !11273)
!11367 = !DILocation(line: 481, column: 21, scope: !11275)
!11368 = !DILocation(line: 484, column: 43, scope: !11277)
!11369 = !DILocation(line: 484, column: 25, scope: !11279)
!11370 = !DILocation(line: 487, column: 38, scope: !11281)
!11371 = !DILocation(line: 487, column: 21, scope: !11283)
!11372 = !DILocation(line: 488, column: 70, scope: !11285)
!11373 = !DILocation(line: 488, column: 21, scope: !11287)
!11374 = !DILocation(line: 491, column: 43, scope: !11289)
!11375 = !DILocation(line: 491, column: 21, scope: !11291)
!11376 = !DILocation(line: 471, column: 33, scope: !11116)
!11377 = !DILocation(line: 473, column: 46, scope: !11129)
!11378 = !DILocation(line: 474, column: 29, scope: !11129)
!11379 = !DILocation(line: 474, column: 28, scope: !11129)
!11380 = !DILocation(line: 477, column: 25, scope: !11129)
!11381 = !DILocation(line: 478, column: 25, scope: !11129)
!11382 = !DILocation(line: 475, column: 29, scope: !11129)
!11383 = !DILocation(line: 475, column: 29, scope: !11131)
!11384 = !DILocation(line: 494, column: 14, scope: !11116)
!11385 = !DILocation(line: 478, column: 25, scope: !11135)
!11386 = !DILocation(line: 475, column: 29, scope: !11139)
!11387 = !DILocation(line: 478, column: 25, scope: !11143)
!11388 = !DILocation(line: 475, column: 29, scope: !11147)
!11389 = !DILocation(line: 478, column: 25, scope: !11151)
!11390 = !DILocation(line: 475, column: 29, scope: !11155)
!11391 = !DILocation(line: 478, column: 25, scope: !11159)
!11392 = !DILocation(line: 475, column: 29, scope: !11163)
!11393 = !DILocation(line: 478, column: 25, scope: !11167)
!11394 = !DILocation(line: 475, column: 29, scope: !11171)
!11395 = !DILocation(line: 478, column: 25, scope: !11175)
!11396 = !DILocation(line: 475, column: 29, scope: !11179)
!11397 = !DILocation(line: 478, column: 25, scope: !11183)
!11398 = !DILocation(line: 475, column: 29, scope: !11187)
!11399 = !DILocation(line: 478, column: 25, scope: !11191)
!11400 = !DILocation(line: 475, column: 29, scope: !11195)
!11401 = !DILocation(line: 478, column: 25, scope: !11199)
!11402 = !DILocation(line: 475, column: 29, scope: !11203)
!11403 = !DILocation(line: 478, column: 25, scope: !11207)
!11404 = !DILocation(line: 475, column: 29, scope: !11211)
!11405 = !DILocation(line: 478, column: 25, scope: !11215)
!11406 = !DILocation(line: 475, column: 29, scope: !11219)
!11407 = !DILocation(line: 478, column: 25, scope: !11223)
!11408 = !DILocation(line: 475, column: 29, scope: !11227)
!11409 = !DILocation(line: 478, column: 25, scope: !11231)
!11410 = !DILocation(line: 475, column: 29, scope: !11235)
!11411 = !DILocation(line: 478, column: 25, scope: !11239)
!11412 = !DILocation(line: 475, column: 29, scope: !11243)
!11413 = !DILocation(line: 478, column: 25, scope: !11247)
!11414 = !DILocation(line: 475, column: 29, scope: !11251)
!11415 = !DILocation(line: 478, column: 25, scope: !11255)
!11416 = !DILocation(line: 475, column: 29, scope: !11259)
!11417 = !DILocation(line: 478, column: 25, scope: !11263)
!11418 = !DILocation(line: 481, column: 34, scope: !11129)
!11419 = !DILocation(line: 481, column: 47, scope: !11129)
!11420 = !DILocation(line: 481, column: 46, scope: !11129)
!11421 = !DILocation(line: 482, column: 20, scope: !11275)
!11422 = !DILocation(line: 475, column: 29, scope: !11267)
!11423 = !DILocation(line: 478, column: 25, scope: !11271)
!11424 = !DILocation(line: 490, column: 20, scope: !11275)
!11425 = !DILocation(line: 483, column: 25, scope: !11275)
!11426 = !DILocation(line: 483, column: 24, scope: !11275)
!11427 = !DILocation(line: 486, column: 21, scope: !11275)
!11428 = !DILocation(line: 487, column: 21, scope: !11275)
!11429 = !DILocation(line: 484, column: 25, scope: !11275)
!11430 = !DILocation(line: 484, column: 25, scope: !11277)
!11431 = !DILocation(line: 488, column: 21, scope: !11275)
!11432 = !DILocation(line: 487, column: 21, scope: !11281)
!11433 = !DILocation(line: 488, column: 21, scope: !11285)
!11434 = !DILocation(line: 493, column: 17, scope: !11275)
!11435 = !DILocation(line: 491, column: 21, scope: !11275)
!11436 = !DILocation(line: 491, column: 21, scope: !11289)
!11437 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h191734c914e67597E", scope: !11438, file: !8050, line: 497, type: !11119, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11439)
!11438 = !DINamespace(name: "{impl#10}", scope: !11118)
!11439 = !{!11440, !11441}
!11440 = !DILocalVariable(name: "self", arg: 1, scope: !11437, file: !8050, line: 497, type: !11121)
!11441 = !DILocalVariable(name: "f", arg: 2, scope: !11437, file: !8050, line: 497, type: !210)
!11442 = !DILocation(line: 497, column: 20, scope: !11437)
!11443 = !DILocation(line: 497, column: 27, scope: !11437)
!11444 = !DILocation(line: 498, column: 17, scope: !11437)
!11445 = !DILocation(line: 499, column: 14, scope: !11437)
!11446 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2e2b5e52d9524d8eE", scope: !11447, file: !8050, line: 502, type: !11119, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11448)
!11447 = !DINamespace(name: "{impl#11}", scope: !11118)
!11448 = !{!11449, !11450}
!11449 = !DILocalVariable(name: "self", arg: 1, scope: !11446, file: !8050, line: 502, type: !11121)
!11450 = !DILocalVariable(name: "f", arg: 2, scope: !11446, file: !8050, line: 502, type: !210)
!11451 = !DILocation(line: 502, column: 20, scope: !11446)
!11452 = !DILocation(line: 502, column: 27, scope: !11446)
!11453 = !DILocation(line: 503, column: 17, scope: !11446)
!11454 = !DILocation(line: 504, column: 14, scope: !11446)
!11455 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he5ec2de77913f926E", scope: !11456, file: !8050, line: 507, type: !11119, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11457)
!11456 = !DINamespace(name: "{impl#12}", scope: !11118)
!11457 = !{!11458, !11459}
!11458 = !DILocalVariable(name: "self", arg: 1, scope: !11455, file: !8050, line: 507, type: !11121)
!11459 = !DILocalVariable(name: "f", arg: 2, scope: !11455, file: !8050, line: 507, type: !210)
!11460 = !DILocation(line: 507, column: 20, scope: !11455)
!11461 = !DILocation(line: 507, column: 27, scope: !11455)
!11462 = !DILocation(line: 508, column: 17, scope: !11455)
!11463 = !DILocation(line: 509, column: 14, scope: !11455)
!11464 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h225e3f8f542d1d93E", scope: !11465, file: !8050, line: 512, type: !11119, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11466)
!11465 = !DINamespace(name: "{impl#13}", scope: !11118)
!11466 = !{!11467, !11468}
!11467 = !DILocalVariable(name: "self", arg: 1, scope: !11464, file: !8050, line: 512, type: !11121)
!11468 = !DILocalVariable(name: "f", arg: 2, scope: !11464, file: !8050, line: 512, type: !210)
!11469 = !DILocation(line: 512, column: 20, scope: !11464)
!11470 = !DILocation(line: 512, column: 27, scope: !11464)
!11471 = !DILocation(line: 513, column: 17, scope: !11464)
!11472 = !DILocation(line: 514, column: 14, scope: !11464)
!11473 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17h08075d2f27684933E", scope: !11122, file: !8050, line: 532, type: !11474, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!11474 = !DISubroutineType(types: !11475)
!11475 = !{!11122}
!11476 = !DILocation(line: 541, column: 14, scope: !11473)
!11477 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17hbbdad8ada52ec5cbE", scope: !11122, file: !8050, line: 545, type: !11478, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11480)
!11478 = !DISubroutineType(types: !11479)
!11479 = !{!18, !11121}
!11480 = !{!11481}
!11481 = !DILocalVariable(name: "self", arg: 1, scope: !11477, file: !8050, line: 545, type: !11121)
!11482 = !DILocation(line: 545, column: 31, scope: !11477)
!11483 = !DILocation(line: 546, column: 17, scope: !11477)
!11484 = !DILocation(line: 547, column: 14, scope: !11477)
!11485 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h7fbdf8fa68edd5e7E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11490)
!11486 = !DINamespace(name: "{impl#0}", scope: !11487)
!11487 = !DINamespace(name: "fmt", scope: !11117)
!11488 = !DISubroutineType(types: !11489)
!11489 = !{!310, !11121}
!11490 = !{!11491}
!11491 = !DILocalVariable(name: "self", arg: 1, scope: !11492, file: !11493, line: 8, type: !11121)
!11492 = !DILexicalBlockFile(scope: !11485, file: !11493, discriminator: 0)
!11493 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11494 = !DILocation(line: 8, column: 1, scope: !11492)
!11495 = !DILocation(line: 875, column: 11, scope: !11485)
!11496 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3dad677e97cf1907E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11497)
!11497 = !{!11498}
!11498 = !DILocalVariable(name: "self", arg: 1, scope: !11499, file: !11493, line: 8, type: !11121)
!11499 = !DILexicalBlockFile(scope: !11496, file: !11493, discriminator: 0)
!11500 = !DILocation(line: 8, column: 1, scope: !11499)
!11501 = !DILocation(line: 875, column: 11, scope: !11496)
!11502 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h193e22308b6e2cb4E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11503)
!11503 = !{!11504}
!11504 = !DILocalVariable(name: "self", arg: 1, scope: !11505, file: !11493, line: 8, type: !11121)
!11505 = !DILexicalBlockFile(scope: !11502, file: !11493, discriminator: 0)
!11506 = !DILocation(line: 8, column: 1, scope: !11505)
!11507 = !DILocation(line: 875, column: 11, scope: !11502)
!11508 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17ha3dd4565ed564c94E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11509)
!11509 = !{!11510}
!11510 = !DILocalVariable(name: "self", arg: 1, scope: !11511, file: !11493, line: 8, type: !11121)
!11511 = !DILexicalBlockFile(scope: !11508, file: !11493, discriminator: 0)
!11512 = !DILocation(line: 8, column: 1, scope: !11511)
!11513 = !DILocation(line: 875, column: 11, scope: !11508)
!11514 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h54259531288e50f4E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11515)
!11515 = !{!11516}
!11516 = !DILocalVariable(name: "self", arg: 1, scope: !11517, file: !11493, line: 8, type: !11121)
!11517 = !DILexicalBlockFile(scope: !11514, file: !11493, discriminator: 0)
!11518 = !DILocation(line: 8, column: 1, scope: !11517)
!11519 = !DILocation(line: 875, column: 11, scope: !11514)
!11520 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h57e24986a829bb3aE", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11521)
!11521 = !{!11522}
!11522 = !DILocalVariable(name: "self", arg: 1, scope: !11523, file: !11493, line: 8, type: !11121)
!11523 = !DILexicalBlockFile(scope: !11520, file: !11493, discriminator: 0)
!11524 = !DILocation(line: 8, column: 1, scope: !11523)
!11525 = !DILocation(line: 875, column: 11, scope: !11520)
!11526 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h8d08a4a41e77456eE", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11527)
!11527 = !{!11528}
!11528 = !DILocalVariable(name: "self", arg: 1, scope: !11529, file: !11493, line: 8, type: !11121)
!11529 = !DILexicalBlockFile(scope: !11526, file: !11493, discriminator: 0)
!11530 = !DILocation(line: 8, column: 1, scope: !11529)
!11531 = !DILocation(line: 875, column: 11, scope: !11526)
!11532 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h8a3ca122e406eed1E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11533)
!11533 = !{!11534}
!11534 = !DILocalVariable(name: "self", arg: 1, scope: !11535, file: !11493, line: 8, type: !11121)
!11535 = !DILexicalBlockFile(scope: !11532, file: !11493, discriminator: 0)
!11536 = !DILocation(line: 8, column: 1, scope: !11535)
!11537 = !DILocation(line: 875, column: 11, scope: !11532)
!11538 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h4f2927396905e473E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11539)
!11539 = !{!11540}
!11540 = !DILocalVariable(name: "self", arg: 1, scope: !11541, file: !11493, line: 8, type: !11121)
!11541 = !DILexicalBlockFile(scope: !11538, file: !11493, discriminator: 0)
!11542 = !DILocation(line: 8, column: 1, scope: !11541)
!11543 = !DILocation(line: 875, column: 11, scope: !11538)
!11544 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h4c820ce39db4e040E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11545)
!11545 = !{!11546}
!11546 = !DILocalVariable(name: "self", arg: 1, scope: !11547, file: !11493, line: 8, type: !11121)
!11547 = !DILexicalBlockFile(scope: !11544, file: !11493, discriminator: 0)
!11548 = !DILocation(line: 8, column: 1, scope: !11547)
!11549 = !DILocation(line: 875, column: 11, scope: !11544)
!11550 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h2a8855455abdd8a2E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11551)
!11551 = !{!11552}
!11552 = !DILocalVariable(name: "self", arg: 1, scope: !11553, file: !11493, line: 8, type: !11121)
!11553 = !DILexicalBlockFile(scope: !11550, file: !11493, discriminator: 0)
!11554 = !DILocation(line: 8, column: 1, scope: !11553)
!11555 = !DILocation(line: 875, column: 11, scope: !11550)
!11556 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h856d5b46c8fb7171E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11557)
!11557 = !{!11558}
!11558 = !DILocalVariable(name: "self", arg: 1, scope: !11559, file: !11493, line: 8, type: !11121)
!11559 = !DILexicalBlockFile(scope: !11556, file: !11493, discriminator: 0)
!11560 = !DILocation(line: 8, column: 1, scope: !11559)
!11561 = !DILocation(line: 875, column: 11, scope: !11556)
!11562 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h7affc56677b85495E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11563)
!11563 = !{!11564}
!11564 = !DILocalVariable(name: "self", arg: 1, scope: !11565, file: !11493, line: 8, type: !11121)
!11565 = !DILexicalBlockFile(scope: !11562, file: !11493, discriminator: 0)
!11566 = !DILocation(line: 8, column: 1, scope: !11565)
!11567 = !DILocation(line: 875, column: 11, scope: !11562)
!11568 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hef8dbdd4c89ed033E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11569)
!11569 = !{!11570}
!11570 = !DILocalVariable(name: "self", arg: 1, scope: !11571, file: !11493, line: 8, type: !11121)
!11571 = !DILexicalBlockFile(scope: !11568, file: !11493, discriminator: 0)
!11572 = !DILocation(line: 8, column: 1, scope: !11571)
!11573 = !DILocation(line: 875, column: 11, scope: !11568)
!11574 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfbd7f79c0eb59f2cE", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11575)
!11575 = !{!11576}
!11576 = !DILocalVariable(name: "self", arg: 1, scope: !11577, file: !11493, line: 8, type: !11121)
!11577 = !DILexicalBlockFile(scope: !11574, file: !11493, discriminator: 0)
!11578 = !DILocation(line: 8, column: 1, scope: !11577)
!11579 = !DILocation(line: 875, column: 11, scope: !11574)
!11580 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17ha4f4b0d0e4fbd092E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11581)
!11581 = !{!11582}
!11582 = !DILocalVariable(name: "self", arg: 1, scope: !11583, file: !11493, line: 8, type: !11121)
!11583 = !DILexicalBlockFile(scope: !11580, file: !11493, discriminator: 0)
!11584 = !DILocation(line: 8, column: 1, scope: !11583)
!11585 = !DILocation(line: 875, column: 11, scope: !11580)
!11586 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hda966c6a34873495E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11587)
!11587 = !{!11588}
!11588 = !DILocalVariable(name: "self", arg: 1, scope: !11589, file: !11493, line: 8, type: !11121)
!11589 = !DILexicalBlockFile(scope: !11586, file: !11493, discriminator: 0)
!11590 = !DILocation(line: 8, column: 1, scope: !11589)
!11591 = !DILocation(line: 875, column: 11, scope: !11586)
!11592 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h92e9d3f0ab097065E", scope: !11486, file: !8050, line: 460, type: !11488, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11593)
!11593 = !{!11594}
!11594 = !DILocalVariable(name: "self", arg: 1, scope: !11595, file: !11493, line: 8, type: !11121)
!11595 = !DILexicalBlockFile(scope: !11592, file: !11493, discriminator: 0)
!11596 = !DILocation(line: 8, column: 1, scope: !11595)
!11597 = !DILocation(line: 875, column: 11, scope: !11592)
!11598 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h8959ba8721fe2031E", scope: !11599, file: !5390, line: 129, type: !11600, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11604)
!11599 = !DINamespace(name: "{impl#11}", scope: !5065)
!11600 = !DISubroutineType(types: !11601)
!11601 = !{!192, !11602, !210}
!11602 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11603, size: 64, align: 64, dwarfAddressSpace: 0)
!11603 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !5065, file: !2, align: 8, elements: !19, identifier: "65a4328f268fdcff455cb49cc9cb5864")
!11604 = !{!11605, !11606}
!11605 = !DILocalVariable(name: "self", arg: 1, scope: !11598, file: !5390, line: 129, type: !11602)
!11606 = !DILocalVariable(name: "f", arg: 2, scope: !11598, file: !5390, line: 129, type: !210)
!11607 = !DILocation(line: 129, column: 10, scope: !11598)
!11608 = !DILocation(line: 129, column: 15, scope: !11598)
!11609 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h32038ae9d8f04e00E", scope: !11610, file: !5390, line: 143, type: !11611, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11615)
!11610 = !DINamespace(name: "{impl#12}", scope: !5065)
!11611 = !DISubroutineType(types: !11612)
!11612 = !{!192, !11613, !210}
!11613 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11614, size: 64, align: 64, dwarfAddressSpace: 0)
!11614 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !5065, file: !2, align: 8, elements: !19, identifier: "93e996fe5e0dae5bb2d4f8113868eef0")
!11615 = !{!11616, !11617}
!11616 = !DILocalVariable(name: "self", arg: 1, scope: !11609, file: !5390, line: 143, type: !11613)
!11617 = !DILocalVariable(name: "f", arg: 2, scope: !11609, file: !5390, line: 143, type: !210)
!11618 = !DILocation(line: 143, column: 10, scope: !11609)
!11619 = !DILocation(line: 143, column: 15, scope: !11609)
!11620 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h41488ee90eb3fedeE", scope: !11621, file: !5390, line: 149, type: !11622, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11626)
!11621 = !DINamespace(name: "{impl#13}", scope: !5065)
!11622 = !DISubroutineType(types: !11623)
!11623 = !{!192, !11624, !210}
!11624 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11625, size: 64, align: 64, dwarfAddressSpace: 0)
!11625 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !5065, file: !2, align: 8, elements: !19, identifier: "755997ff68b863ef38cfdd0f9ed81962")
!11626 = !{!11627, !11628}
!11627 = !DILocalVariable(name: "self", arg: 1, scope: !11620, file: !5390, line: 149, type: !11624)
!11628 = !DILocalVariable(name: "f", arg: 2, scope: !11620, file: !5390, line: 149, type: !210)
!11629 = !DILocation(line: 149, column: 10, scope: !11620)
!11630 = !DILocation(line: 149, column: 15, scope: !11620)
!11631 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa304c9aa9249c4fE", scope: !11632, file: !5390, line: 155, type: !11633, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11637)
!11632 = !DINamespace(name: "{impl#14}", scope: !5065)
!11633 = !DISubroutineType(types: !11634)
!11634 = !{!192, !11635, !210}
!11635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11636, size: 64, align: 64, dwarfAddressSpace: 0)
!11636 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !5065, file: !2, align: 8, elements: !19, identifier: "b7b857006ce56ec7385aa3ae932baa1c")
!11637 = !{!11638, !11639}
!11638 = !DILocalVariable(name: "self", arg: 1, scope: !11631, file: !5390, line: 155, type: !11635)
!11639 = !DILocalVariable(name: "f", arg: 2, scope: !11631, file: !5390, line: 155, type: !210)
!11640 = !DILocation(line: 155, column: 10, scope: !11631)
!11641 = !DILocation(line: 155, column: 15, scope: !11631)
!11642 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17he5e6813d3117c117E", scope: !11643, file: !5390, line: 162, type: !11644, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11648)
!11643 = !DINamespace(name: "{impl#15}", scope: !5065)
!11644 = !DISubroutineType(types: !11645)
!11645 = !{!192, !11646, !210}
!11646 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11647, size: 64, align: 64, dwarfAddressSpace: 0)
!11647 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !5065, file: !2, align: 8, elements: !19, identifier: "59f1dd37ffbcd8314be6b610468c521")
!11648 = !{!11649, !11650}
!11649 = !DILocalVariable(name: "self", arg: 1, scope: !11642, file: !5390, line: 162, type: !11646)
!11650 = !DILocalVariable(name: "f", arg: 2, scope: !11642, file: !5390, line: 162, type: !210)
!11651 = !DILocation(line: 162, column: 10, scope: !11642)
!11652 = !DILocation(line: 162, column: 15, scope: !11642)
!11653 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17heb5e7931dab4ca3eE", scope: !11654, file: !5390, line: 169, type: !11655, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11658)
!11654 = !DINamespace(name: "{impl#16}", scope: !5065)
!11655 = !DISubroutineType(types: !11656)
!11656 = !{!192, !11657, !210}
!11657 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5084, size: 64, align: 64, dwarfAddressSpace: 0)
!11658 = !{!11659, !11660}
!11659 = !DILocalVariable(name: "self", arg: 1, scope: !11653, file: !5390, line: 169, type: !11657)
!11660 = !DILocalVariable(name: "f", arg: 2, scope: !11653, file: !5390, line: 169, type: !210)
!11661 = !DILocation(line: 169, column: 10, scope: !11653)
!11662 = !DILocation(line: 169, column: 15, scope: !11653)
!11663 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h03d7c111c069d064E", scope: !11665, file: !11664, line: 5, type: !11667, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11671)
!11664 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11665 = !DINamespace(name: "{impl#0}", scope: !11666)
!11666 = !DINamespace(name: "xcontrol", scope: !783)
!11667 = !DISubroutineType(types: !11668)
!11668 = !{!192, !11669, !210}
!11669 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11670, size: 64, align: 64, dwarfAddressSpace: 0)
!11670 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11666, file: !2, align: 8, elements: !19, identifier: "16cd973f2af958d51223bcc4bdc0081a")
!11671 = !{!11672, !11673}
!11672 = !DILocalVariable(name: "self", arg: 1, scope: !11663, file: !11664, line: 5, type: !11669)
!11673 = !DILocalVariable(name: "f", arg: 2, scope: !11663, file: !11664, line: 5, type: !210)
!11674 = !DILocation(line: 5, column: 10, scope: !11663)
!11675 = !DILocation(line: 5, column: 15, scope: !11663)
!11676 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h75eee34c864e3cb6E", scope: !11677, file: !8050, line: 434, type: !11678, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11684)
!11677 = !DINamespace(name: "{impl#10}", scope: !11666)
!11678 = !DISubroutineType(types: !11679)
!11679 = !{!192, !11680, !210}
!11680 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11681, size: 64, align: 64, dwarfAddressSpace: 0)
!11681 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11666, file: !2, size: 64, align: 64, elements: !11682, templateParams: !19, identifier: "d78ae38ca7a639ee99225788e772a0fd")
!11682 = !{!11683}
!11683 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11681, file: !2, baseType: !18, size: 64, align: 64)
!11684 = !{!11685, !11686, !11687, !11689, !11691, !11693, !11695, !11697, !11699, !11701, !11703, !11705, !11707, !11709, !11711, !11713, !11715, !11717, !11719, !11721, !11723, !11725, !11727, !11729, !11731, !11733, !11735, !11737, !11739, !11741, !11743, !11745, !11747, !11749, !11751, !11753, !11755, !11757, !11759, !11761, !11763, !11765, !11767, !11769, !11771, !11773, !11775, !11777, !11779, !11781, !11783, !11785, !11787, !11789, !11791, !11793}
!11685 = !DILocalVariable(name: "self", arg: 1, scope: !11676, file: !8050, line: 434, type: !11680)
!11686 = !DILocalVariable(name: "f", arg: 2, scope: !11676, file: !8050, line: 434, type: !210)
!11687 = !DILocalVariable(name: "first", scope: !11688, file: !8050, line: 471, type: !310, align: 1)
!11688 = distinct !DILexicalBlock(scope: !11676, file: !8050, line: 471, column: 17)
!11689 = !DILocalVariable(name: "residual", scope: !11690, file: !8050, line: 475, type: !8065, align: 1)
!11690 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11691 = !DILocalVariable(name: "val", scope: !11692, file: !8050, line: 475, type: !7, align: 1)
!11692 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11693 = !DILocalVariable(name: "residual", scope: !11694, file: !8050, line: 478, type: !8065, align: 1)
!11694 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11695 = !DILocalVariable(name: "val", scope: !11696, file: !8050, line: 478, type: !7, align: 1)
!11696 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11697 = !DILocalVariable(name: "residual", scope: !11698, file: !8050, line: 475, type: !8065, align: 1)
!11698 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11699 = !DILocalVariable(name: "val", scope: !11700, file: !8050, line: 475, type: !7, align: 1)
!11700 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11701 = !DILocalVariable(name: "residual", scope: !11702, file: !8050, line: 478, type: !8065, align: 1)
!11702 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11703 = !DILocalVariable(name: "val", scope: !11704, file: !8050, line: 478, type: !7, align: 1)
!11704 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11705 = !DILocalVariable(name: "residual", scope: !11706, file: !8050, line: 475, type: !8065, align: 1)
!11706 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11707 = !DILocalVariable(name: "val", scope: !11708, file: !8050, line: 475, type: !7, align: 1)
!11708 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11709 = !DILocalVariable(name: "residual", scope: !11710, file: !8050, line: 478, type: !8065, align: 1)
!11710 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11711 = !DILocalVariable(name: "val", scope: !11712, file: !8050, line: 478, type: !7, align: 1)
!11712 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11713 = !DILocalVariable(name: "residual", scope: !11714, file: !8050, line: 475, type: !8065, align: 1)
!11714 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11715 = !DILocalVariable(name: "val", scope: !11716, file: !8050, line: 475, type: !7, align: 1)
!11716 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11717 = !DILocalVariable(name: "residual", scope: !11718, file: !8050, line: 478, type: !8065, align: 1)
!11718 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11719 = !DILocalVariable(name: "val", scope: !11720, file: !8050, line: 478, type: !7, align: 1)
!11720 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11721 = !DILocalVariable(name: "residual", scope: !11722, file: !8050, line: 475, type: !8065, align: 1)
!11722 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11723 = !DILocalVariable(name: "val", scope: !11724, file: !8050, line: 475, type: !7, align: 1)
!11724 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11725 = !DILocalVariable(name: "residual", scope: !11726, file: !8050, line: 478, type: !8065, align: 1)
!11726 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11727 = !DILocalVariable(name: "val", scope: !11728, file: !8050, line: 478, type: !7, align: 1)
!11728 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11729 = !DILocalVariable(name: "residual", scope: !11730, file: !8050, line: 475, type: !8065, align: 1)
!11730 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11731 = !DILocalVariable(name: "val", scope: !11732, file: !8050, line: 475, type: !7, align: 1)
!11732 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11733 = !DILocalVariable(name: "residual", scope: !11734, file: !8050, line: 478, type: !8065, align: 1)
!11734 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11735 = !DILocalVariable(name: "val", scope: !11736, file: !8050, line: 478, type: !7, align: 1)
!11736 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11737 = !DILocalVariable(name: "residual", scope: !11738, file: !8050, line: 475, type: !8065, align: 1)
!11738 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11739 = !DILocalVariable(name: "val", scope: !11740, file: !8050, line: 475, type: !7, align: 1)
!11740 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11741 = !DILocalVariable(name: "residual", scope: !11742, file: !8050, line: 478, type: !8065, align: 1)
!11742 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11743 = !DILocalVariable(name: "val", scope: !11744, file: !8050, line: 478, type: !7, align: 1)
!11744 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11745 = !DILocalVariable(name: "residual", scope: !11746, file: !8050, line: 475, type: !8065, align: 1)
!11746 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11747 = !DILocalVariable(name: "val", scope: !11748, file: !8050, line: 475, type: !7, align: 1)
!11748 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11749 = !DILocalVariable(name: "residual", scope: !11750, file: !8050, line: 478, type: !8065, align: 1)
!11750 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11751 = !DILocalVariable(name: "val", scope: !11752, file: !8050, line: 478, type: !7, align: 1)
!11752 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11753 = !DILocalVariable(name: "residual", scope: !11754, file: !8050, line: 475, type: !8065, align: 1)
!11754 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11755 = !DILocalVariable(name: "val", scope: !11756, file: !8050, line: 475, type: !7, align: 1)
!11756 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11757 = !DILocalVariable(name: "residual", scope: !11758, file: !8050, line: 478, type: !8065, align: 1)
!11758 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11759 = !DILocalVariable(name: "val", scope: !11760, file: !8050, line: 478, type: !7, align: 1)
!11760 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11761 = !DILocalVariable(name: "residual", scope: !11762, file: !8050, line: 475, type: !8065, align: 1)
!11762 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11763 = !DILocalVariable(name: "val", scope: !11764, file: !8050, line: 475, type: !7, align: 1)
!11764 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11765 = !DILocalVariable(name: "residual", scope: !11766, file: !8050, line: 478, type: !8065, align: 1)
!11766 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11767 = !DILocalVariable(name: "val", scope: !11768, file: !8050, line: 478, type: !7, align: 1)
!11768 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11769 = !DILocalVariable(name: "residual", scope: !11770, file: !8050, line: 475, type: !8065, align: 1)
!11770 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 47)
!11771 = !DILocalVariable(name: "val", scope: !11772, file: !8050, line: 475, type: !7, align: 1)
!11772 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 475, column: 29)
!11773 = !DILocalVariable(name: "residual", scope: !11774, file: !8050, line: 478, type: !8065, align: 1)
!11774 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 70)
!11775 = !DILocalVariable(name: "val", scope: !11776, file: !8050, line: 478, type: !7, align: 1)
!11776 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 478, column: 25)
!11777 = !DILocalVariable(name: "extra_bits", scope: !11778, file: !8050, line: 481, type: !18, align: 8)
!11778 = distinct !DILexicalBlock(scope: !11688, file: !8050, line: 481, column: 17)
!11779 = !DILocalVariable(name: "residual", scope: !11780, file: !8050, line: 484, type: !8065, align: 1)
!11780 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 484, column: 43)
!11781 = !DILocalVariable(name: "val", scope: !11782, file: !8050, line: 484, type: !7, align: 1)
!11782 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 484, column: 25)
!11783 = !DILocalVariable(name: "residual", scope: !11784, file: !8050, line: 487, type: !8065, align: 1)
!11784 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 487, column: 38)
!11785 = !DILocalVariable(name: "val", scope: !11786, file: !8050, line: 487, type: !7, align: 1)
!11786 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 487, column: 21)
!11787 = !DILocalVariable(name: "residual", scope: !11788, file: !8050, line: 488, type: !8065, align: 1)
!11788 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 488, column: 70)
!11789 = !DILocalVariable(name: "val", scope: !11790, file: !8050, line: 488, type: !7, align: 1)
!11790 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 488, column: 21)
!11791 = !DILocalVariable(name: "residual", scope: !11792, file: !8050, line: 491, type: !8065, align: 1)
!11792 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 491, column: 43)
!11793 = !DILocalVariable(name: "val", scope: !11794, file: !8050, line: 491, type: !7, align: 1)
!11794 = distinct !DILexicalBlock(scope: !11778, file: !8050, line: 491, column: 21)
!11795 = !DILocation(line: 434, column: 20, scope: !11676)
!11796 = !DILocation(line: 434, column: 27, scope: !11676)
!11797 = !DILocation(line: 471, column: 21, scope: !11688)
!11798 = !DILocation(line: 475, column: 47, scope: !11690)
!11799 = !DILocation(line: 475, column: 29, scope: !11692)
!11800 = !DILocation(line: 478, column: 70, scope: !11694)
!11801 = !DILocation(line: 478, column: 25, scope: !11696)
!11802 = !DILocation(line: 475, column: 47, scope: !11698)
!11803 = !DILocation(line: 475, column: 29, scope: !11700)
!11804 = !DILocation(line: 478, column: 70, scope: !11702)
!11805 = !DILocation(line: 478, column: 25, scope: !11704)
!11806 = !DILocation(line: 475, column: 47, scope: !11706)
!11807 = !DILocation(line: 475, column: 29, scope: !11708)
!11808 = !DILocation(line: 478, column: 70, scope: !11710)
!11809 = !DILocation(line: 478, column: 25, scope: !11712)
!11810 = !DILocation(line: 475, column: 47, scope: !11714)
!11811 = !DILocation(line: 475, column: 29, scope: !11716)
!11812 = !DILocation(line: 478, column: 70, scope: !11718)
!11813 = !DILocation(line: 478, column: 25, scope: !11720)
!11814 = !DILocation(line: 475, column: 47, scope: !11722)
!11815 = !DILocation(line: 475, column: 29, scope: !11724)
!11816 = !DILocation(line: 478, column: 70, scope: !11726)
!11817 = !DILocation(line: 478, column: 25, scope: !11728)
!11818 = !DILocation(line: 475, column: 47, scope: !11730)
!11819 = !DILocation(line: 475, column: 29, scope: !11732)
!11820 = !DILocation(line: 478, column: 70, scope: !11734)
!11821 = !DILocation(line: 478, column: 25, scope: !11736)
!11822 = !DILocation(line: 475, column: 47, scope: !11738)
!11823 = !DILocation(line: 475, column: 29, scope: !11740)
!11824 = !DILocation(line: 478, column: 70, scope: !11742)
!11825 = !DILocation(line: 478, column: 25, scope: !11744)
!11826 = !DILocation(line: 475, column: 47, scope: !11746)
!11827 = !DILocation(line: 475, column: 29, scope: !11748)
!11828 = !DILocation(line: 478, column: 70, scope: !11750)
!11829 = !DILocation(line: 478, column: 25, scope: !11752)
!11830 = !DILocation(line: 475, column: 47, scope: !11754)
!11831 = !DILocation(line: 475, column: 29, scope: !11756)
!11832 = !DILocation(line: 478, column: 70, scope: !11758)
!11833 = !DILocation(line: 478, column: 25, scope: !11760)
!11834 = !DILocation(line: 475, column: 47, scope: !11762)
!11835 = !DILocation(line: 475, column: 29, scope: !11764)
!11836 = !DILocation(line: 478, column: 70, scope: !11766)
!11837 = !DILocation(line: 478, column: 25, scope: !11768)
!11838 = !DILocation(line: 475, column: 47, scope: !11770)
!11839 = !DILocation(line: 475, column: 29, scope: !11772)
!11840 = !DILocation(line: 478, column: 70, scope: !11774)
!11841 = !DILocation(line: 478, column: 25, scope: !11776)
!11842 = !DILocation(line: 481, column: 21, scope: !11778)
!11843 = !DILocation(line: 484, column: 43, scope: !11780)
!11844 = !DILocation(line: 484, column: 25, scope: !11782)
!11845 = !DILocation(line: 487, column: 38, scope: !11784)
!11846 = !DILocation(line: 487, column: 21, scope: !11786)
!11847 = !DILocation(line: 488, column: 70, scope: !11788)
!11848 = !DILocation(line: 488, column: 21, scope: !11790)
!11849 = !DILocation(line: 491, column: 43, scope: !11792)
!11850 = !DILocation(line: 491, column: 21, scope: !11794)
!11851 = !DILocation(line: 471, column: 33, scope: !11676)
!11852 = !DILocation(line: 473, column: 46, scope: !11688)
!11853 = !DILocation(line: 474, column: 29, scope: !11688)
!11854 = !DILocation(line: 474, column: 28, scope: !11688)
!11855 = !DILocation(line: 477, column: 25, scope: !11688)
!11856 = !DILocation(line: 478, column: 25, scope: !11688)
!11857 = !DILocation(line: 475, column: 29, scope: !11688)
!11858 = !DILocation(line: 475, column: 29, scope: !11690)
!11859 = !DILocation(line: 494, column: 14, scope: !11676)
!11860 = !DILocation(line: 478, column: 25, scope: !11694)
!11861 = !DILocation(line: 475, column: 29, scope: !11698)
!11862 = !DILocation(line: 478, column: 25, scope: !11702)
!11863 = !DILocation(line: 475, column: 29, scope: !11706)
!11864 = !DILocation(line: 478, column: 25, scope: !11710)
!11865 = !DILocation(line: 475, column: 29, scope: !11714)
!11866 = !DILocation(line: 478, column: 25, scope: !11718)
!11867 = !DILocation(line: 475, column: 29, scope: !11722)
!11868 = !DILocation(line: 478, column: 25, scope: !11726)
!11869 = !DILocation(line: 475, column: 29, scope: !11730)
!11870 = !DILocation(line: 478, column: 25, scope: !11734)
!11871 = !DILocation(line: 475, column: 29, scope: !11738)
!11872 = !DILocation(line: 478, column: 25, scope: !11742)
!11873 = !DILocation(line: 475, column: 29, scope: !11746)
!11874 = !DILocation(line: 478, column: 25, scope: !11750)
!11875 = !DILocation(line: 475, column: 29, scope: !11754)
!11876 = !DILocation(line: 478, column: 25, scope: !11758)
!11877 = !DILocation(line: 475, column: 29, scope: !11762)
!11878 = !DILocation(line: 478, column: 25, scope: !11766)
!11879 = !DILocation(line: 481, column: 34, scope: !11688)
!11880 = !DILocation(line: 481, column: 47, scope: !11688)
!11881 = !DILocation(line: 481, column: 46, scope: !11688)
!11882 = !DILocation(line: 482, column: 20, scope: !11778)
!11883 = !DILocation(line: 475, column: 29, scope: !11770)
!11884 = !DILocation(line: 478, column: 25, scope: !11774)
!11885 = !DILocation(line: 490, column: 20, scope: !11778)
!11886 = !DILocation(line: 483, column: 25, scope: !11778)
!11887 = !DILocation(line: 483, column: 24, scope: !11778)
!11888 = !DILocation(line: 486, column: 21, scope: !11778)
!11889 = !DILocation(line: 487, column: 21, scope: !11778)
!11890 = !DILocation(line: 484, column: 25, scope: !11778)
!11891 = !DILocation(line: 484, column: 25, scope: !11780)
!11892 = !DILocation(line: 488, column: 21, scope: !11778)
!11893 = !DILocation(line: 487, column: 21, scope: !11784)
!11894 = !DILocation(line: 488, column: 21, scope: !11788)
!11895 = !DILocation(line: 493, column: 17, scope: !11778)
!11896 = !DILocation(line: 491, column: 21, scope: !11778)
!11897 = !DILocation(line: 491, column: 21, scope: !11792)
!11898 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7810e15c01e3013cE", scope: !11899, file: !8050, line: 497, type: !11678, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11900)
!11899 = !DINamespace(name: "{impl#11}", scope: !11666)
!11900 = !{!11901, !11902}
!11901 = !DILocalVariable(name: "self", arg: 1, scope: !11898, file: !8050, line: 497, type: !11680)
!11902 = !DILocalVariable(name: "f", arg: 2, scope: !11898, file: !8050, line: 497, type: !210)
!11903 = !DILocation(line: 497, column: 20, scope: !11898)
!11904 = !DILocation(line: 497, column: 27, scope: !11898)
!11905 = !DILocation(line: 498, column: 17, scope: !11898)
!11906 = !DILocation(line: 499, column: 14, scope: !11898)
!11907 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h415692d04e09d710E", scope: !11908, file: !8050, line: 502, type: !11678, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11909)
!11908 = !DINamespace(name: "{impl#12}", scope: !11666)
!11909 = !{!11910, !11911}
!11910 = !DILocalVariable(name: "self", arg: 1, scope: !11907, file: !8050, line: 502, type: !11680)
!11911 = !DILocalVariable(name: "f", arg: 2, scope: !11907, file: !8050, line: 502, type: !210)
!11912 = !DILocation(line: 502, column: 20, scope: !11907)
!11913 = !DILocation(line: 502, column: 27, scope: !11907)
!11914 = !DILocation(line: 503, column: 17, scope: !11907)
!11915 = !DILocation(line: 504, column: 14, scope: !11907)
!11916 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0d5529a89f266b4aE", scope: !11917, file: !8050, line: 507, type: !11678, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11918)
!11917 = !DINamespace(name: "{impl#13}", scope: !11666)
!11918 = !{!11919, !11920}
!11919 = !DILocalVariable(name: "self", arg: 1, scope: !11916, file: !8050, line: 507, type: !11680)
!11920 = !DILocalVariable(name: "f", arg: 2, scope: !11916, file: !8050, line: 507, type: !210)
!11921 = !DILocation(line: 507, column: 20, scope: !11916)
!11922 = !DILocation(line: 507, column: 27, scope: !11916)
!11923 = !DILocation(line: 508, column: 17, scope: !11916)
!11924 = !DILocation(line: 509, column: 14, scope: !11916)
!11925 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf10d0c20b12d422aE", scope: !11926, file: !8050, line: 512, type: !11678, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11927)
!11926 = !DINamespace(name: "{impl#14}", scope: !11666)
!11927 = !{!11928, !11929}
!11928 = !DILocalVariable(name: "self", arg: 1, scope: !11925, file: !8050, line: 512, type: !11680)
!11929 = !DILocalVariable(name: "f", arg: 2, scope: !11925, file: !8050, line: 512, type: !210)
!11930 = !DILocation(line: 512, column: 20, scope: !11925)
!11931 = !DILocation(line: 512, column: 27, scope: !11925)
!11932 = !DILocation(line: 513, column: 17, scope: !11925)
!11933 = !DILocation(line: 514, column: 14, scope: !11925)
!11934 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17hc221c2288a2cadadE", scope: !11681, file: !8050, line: 532, type: !11935, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!11935 = !DISubroutineType(types: !11936)
!11936 = !{!11681}
!11937 = !DILocation(line: 541, column: 14, scope: !11934)
!11938 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h24da1382159a3b40E", scope: !11681, file: !8050, line: 545, type: !11939, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11941)
!11939 = !DISubroutineType(types: !11940)
!11940 = !{!18, !11680}
!11941 = !{!11942}
!11942 = !DILocalVariable(name: "self", arg: 1, scope: !11938, file: !8050, line: 545, type: !11680)
!11943 = !DILocation(line: 545, column: 31, scope: !11938)
!11944 = !DILocation(line: 546, column: 17, scope: !11938)
!11945 = !DILocation(line: 547, column: 14, scope: !11938)
!11946 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h846fc83109a45d79E", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11951)
!11947 = !DINamespace(name: "{impl#0}", scope: !11948)
!11948 = !DINamespace(name: "fmt", scope: !11677)
!11949 = !DISubroutineType(types: !11950)
!11950 = !{!310, !11680}
!11951 = !{!11952}
!11952 = !DILocalVariable(name: "self", arg: 1, scope: !11953, file: !11664, line: 8, type: !11680)
!11953 = !DILexicalBlockFile(scope: !11946, file: !11664, discriminator: 0)
!11954 = !DILocation(line: 8, column: 1, scope: !11953)
!11955 = !DILocation(line: 875, column: 11, scope: !11946)
!11956 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h6d11277882e4da8cE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11957)
!11957 = !{!11958}
!11958 = !DILocalVariable(name: "self", arg: 1, scope: !11959, file: !11664, line: 8, type: !11680)
!11959 = !DILexicalBlockFile(scope: !11956, file: !11664, discriminator: 0)
!11960 = !DILocation(line: 8, column: 1, scope: !11959)
!11961 = !DILocation(line: 875, column: 11, scope: !11956)
!11962 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h06d8385e409abc35E", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11963)
!11963 = !{!11964}
!11964 = !DILocalVariable(name: "self", arg: 1, scope: !11965, file: !11664, line: 8, type: !11680)
!11965 = !DILexicalBlockFile(scope: !11962, file: !11664, discriminator: 0)
!11966 = !DILocation(line: 8, column: 1, scope: !11965)
!11967 = !DILocation(line: 875, column: 11, scope: !11962)
!11968 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h51a9dafbc9a67c8aE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11969)
!11969 = !{!11970}
!11970 = !DILocalVariable(name: "self", arg: 1, scope: !11971, file: !11664, line: 8, type: !11680)
!11971 = !DILexicalBlockFile(scope: !11968, file: !11664, discriminator: 0)
!11972 = !DILocation(line: 8, column: 1, scope: !11971)
!11973 = !DILocation(line: 875, column: 11, scope: !11968)
!11974 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h71aa5fd7192b758aE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11975)
!11975 = !{!11976}
!11976 = !DILocalVariable(name: "self", arg: 1, scope: !11977, file: !11664, line: 8, type: !11680)
!11977 = !DILexicalBlockFile(scope: !11974, file: !11664, discriminator: 0)
!11978 = !DILocation(line: 8, column: 1, scope: !11977)
!11979 = !DILocation(line: 875, column: 11, scope: !11974)
!11980 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h60596e485ad39c1eE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11981)
!11981 = !{!11982}
!11982 = !DILocalVariable(name: "self", arg: 1, scope: !11983, file: !11664, line: 8, type: !11680)
!11983 = !DILexicalBlockFile(scope: !11980, file: !11664, discriminator: 0)
!11984 = !DILocation(line: 8, column: 1, scope: !11983)
!11985 = !DILocation(line: 875, column: 11, scope: !11980)
!11986 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0a34524e2ad4b4c3E", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11987)
!11987 = !{!11988}
!11988 = !DILocalVariable(name: "self", arg: 1, scope: !11989, file: !11664, line: 8, type: !11680)
!11989 = !DILexicalBlockFile(scope: !11986, file: !11664, discriminator: 0)
!11990 = !DILocation(line: 8, column: 1, scope: !11989)
!11991 = !DILocation(line: 875, column: 11, scope: !11986)
!11992 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h591c8495101ecff6E", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11993)
!11993 = !{!11994}
!11994 = !DILocalVariable(name: "self", arg: 1, scope: !11995, file: !11664, line: 8, type: !11680)
!11995 = !DILexicalBlockFile(scope: !11992, file: !11664, discriminator: 0)
!11996 = !DILocation(line: 8, column: 1, scope: !11995)
!11997 = !DILocation(line: 875, column: 11, scope: !11992)
!11998 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17he17cc94dc0dee832E", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11999)
!11999 = !{!12000}
!12000 = !DILocalVariable(name: "self", arg: 1, scope: !12001, file: !11664, line: 8, type: !11680)
!12001 = !DILexicalBlockFile(scope: !11998, file: !11664, discriminator: 0)
!12002 = !DILocation(line: 8, column: 1, scope: !12001)
!12003 = !DILocation(line: 875, column: 11, scope: !11998)
!12004 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce5afec23bf74deeE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12005)
!12005 = !{!12006}
!12006 = !DILocalVariable(name: "self", arg: 1, scope: !12007, file: !11664, line: 8, type: !11680)
!12007 = !DILexicalBlockFile(scope: !12004, file: !11664, discriminator: 0)
!12008 = !DILocation(line: 8, column: 1, scope: !12007)
!12009 = !DILocation(line: 875, column: 11, scope: !12004)
!12010 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h0d58474d34b7028eE", scope: !11947, file: !8050, line: 460, type: !11949, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12011)
!12011 = !{!12012}
!12012 = !DILocalVariable(name: "self", arg: 1, scope: !12013, file: !11664, line: 8, type: !11680)
!12013 = !DILexicalBlockFile(scope: !12010, file: !11664, discriminator: 0)
!12014 = !DILocation(line: 8, column: 1, scope: !12013)
!12015 = !DILocation(line: 875, column: 11, scope: !12010)
!12016 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h0203ae02c0453c4bE", scope: !12017, file: !5434, line: 47, type: !12018, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12020)
!12017 = !DINamespace(name: "{impl#3}", scope: !5436)
!12018 = !DISubroutineType(types: !12019)
!12019 = !{!192, !5446, !210}
!12020 = !{!12021, !12022}
!12021 = !DILocalVariable(name: "self", arg: 1, scope: !12016, file: !5434, line: 47, type: !5446)
!12022 = !DILocalVariable(name: "f", arg: 2, scope: !12016, file: !5434, line: 47, type: !210)
!12023 = !DILocation(line: 47, column: 10, scope: !12016)
!12024 = !DILocation(line: 50, column: 5, scope: !12016)
!12025 = !DILocation(line: 47, column: 15, scope: !12016)
!12026 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h49c083edef32ad60E", scope: !12027, file: !5434, line: 190, type: !12028, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12045)
!12027 = !DINamespace(name: "{impl#5}", scope: !5436)
!12028 = !DISubroutineType(types: !12029)
!12029 = !{!192, !12030, !210}
!12030 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12031, size: 64, align: 64, dwarfAddressSpace: 0)
!12031 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5436, file: !2, size: 192, align: 64, elements: !12032, templateParams: !19, identifier: "69819e206af0e8ed8d74eb2a5fee5ca5")
!12032 = !{!12033}
!12033 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12031, file: !2, size: 192, align: 64, elements: !12034, templateParams: !19, identifier: "d949ad2d0e2e142379e6e578ed260354", discriminator: !12044)
!12034 = !{!12035, !12039}
!12035 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12033, file: !2, baseType: !12036, size: 192, align: 64, extraData: i64 0)
!12036 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12031, file: !2, size: 192, align: 64, elements: !12037, templateParams: !19, identifier: "1fdccd76b92d22acdd7b117de7a17e46")
!12037 = !{!12038}
!12038 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12036, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12039 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12033, file: !2, baseType: !12040, size: 192, align: 64, extraData: i64 1)
!12040 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12031, file: !2, size: 192, align: 64, elements: !12041, templateParams: !19, identifier: "4e43da722cd1059daa0550292227a58c")
!12041 = !{!12042, !12043}
!12042 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12040, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12043 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12040, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!12044 = !DIDerivedType(tag: DW_TAG_member, scope: !12031, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!12045 = !{!12046, !12047, !12048, !12050, !12052}
!12046 = !DILocalVariable(name: "self", arg: 1, scope: !12026, file: !5434, line: 190, type: !12030)
!12047 = !DILocalVariable(name: "f", arg: 2, scope: !12026, file: !5434, line: 190, type: !210)
!12048 = !DILocalVariable(name: "__self_0", scope: !12049, file: !5434, line: 196, type: !28, align: 8)
!12049 = distinct !DILexicalBlock(scope: !12026, file: !5434, line: 190, column: 10)
!12050 = !DILocalVariable(name: "__self_0", scope: !12051, file: !5434, line: 198, type: !28, align: 8)
!12051 = distinct !DILexicalBlock(scope: !12026, file: !5434, line: 190, column: 10)
!12052 = !DILocalVariable(name: "__self_1", scope: !12051, file: !5434, line: 198, type: !28, align: 8)
!12053 = !DILocation(line: 190, column: 10, scope: !12026)
!12054 = !DILocation(line: 196, column: 17, scope: !12049)
!12055 = !DILocation(line: 198, column: 24, scope: !12051)
!12056 = !DILocation(line: 196, column: 17, scope: !12026)
!12057 = !DILocation(line: 190, column: 10, scope: !12049)
!12058 = !DILocation(line: 198, column: 19, scope: !12026)
!12059 = !DILocation(line: 198, column: 19, scope: !12051)
!12060 = !DILocation(line: 198, column: 24, scope: !12026)
!12061 = !DILocation(line: 190, column: 10, scope: !12051)
!12062 = !DILocation(line: 190, column: 15, scope: !12026)
!12063 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he083f0cf7f749e1dE", scope: !12064, file: !8050, line: 434, type: !12065, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12071)
!12064 = !DINamespace(name: "{impl#16}", scope: !5436)
!12065 = !DISubroutineType(types: !12066)
!12066 = !{!192, !12067, !210}
!12067 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12068, size: 64, align: 64, dwarfAddressSpace: 0)
!12068 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5436, file: !2, size: 64, align: 64, elements: !12069, templateParams: !19, identifier: "a32e3b681c32bd92f7b455812fdc83eb")
!12069 = !{!12070}
!12070 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12068, file: !2, baseType: !18, size: 64, align: 64)
!12071 = !{!12072, !12073, !12074, !12076, !12078, !12080, !12082, !12084, !12086, !12088, !12090, !12092, !12094, !12096, !12098, !12100, !12102, !12104, !12106, !12108, !12110, !12112, !12114, !12116, !12118, !12120, !12122, !12124, !12126, !12128, !12130, !12132, !12134, !12136, !12138, !12140, !12142, !12144, !12146, !12148, !12150, !12152, !12154, !12156, !12158, !12160, !12162, !12164, !12166, !12168, !12170, !12172, !12174, !12176, !12178, !12180, !12182, !12184, !12186, !12188, !12190, !12192, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212}
!12072 = !DILocalVariable(name: "self", arg: 1, scope: !12063, file: !8050, line: 434, type: !12067)
!12073 = !DILocalVariable(name: "f", arg: 2, scope: !12063, file: !8050, line: 434, type: !210)
!12074 = !DILocalVariable(name: "first", scope: !12075, file: !8050, line: 471, type: !310, align: 1)
!12075 = distinct !DILexicalBlock(scope: !12063, file: !8050, line: 471, column: 17)
!12076 = !DILocalVariable(name: "residual", scope: !12077, file: !8050, line: 475, type: !8065, align: 1)
!12077 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12078 = !DILocalVariable(name: "val", scope: !12079, file: !8050, line: 475, type: !7, align: 1)
!12079 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12080 = !DILocalVariable(name: "residual", scope: !12081, file: !8050, line: 478, type: !8065, align: 1)
!12081 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12082 = !DILocalVariable(name: "val", scope: !12083, file: !8050, line: 478, type: !7, align: 1)
!12083 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12084 = !DILocalVariable(name: "residual", scope: !12085, file: !8050, line: 475, type: !8065, align: 1)
!12085 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12086 = !DILocalVariable(name: "val", scope: !12087, file: !8050, line: 475, type: !7, align: 1)
!12087 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12088 = !DILocalVariable(name: "residual", scope: !12089, file: !8050, line: 478, type: !8065, align: 1)
!12089 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12090 = !DILocalVariable(name: "val", scope: !12091, file: !8050, line: 478, type: !7, align: 1)
!12091 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12092 = !DILocalVariable(name: "residual", scope: !12093, file: !8050, line: 475, type: !8065, align: 1)
!12093 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12094 = !DILocalVariable(name: "val", scope: !12095, file: !8050, line: 475, type: !7, align: 1)
!12095 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12096 = !DILocalVariable(name: "residual", scope: !12097, file: !8050, line: 478, type: !8065, align: 1)
!12097 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12098 = !DILocalVariable(name: "val", scope: !12099, file: !8050, line: 478, type: !7, align: 1)
!12099 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12100 = !DILocalVariable(name: "residual", scope: !12101, file: !8050, line: 475, type: !8065, align: 1)
!12101 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12102 = !DILocalVariable(name: "val", scope: !12103, file: !8050, line: 475, type: !7, align: 1)
!12103 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12104 = !DILocalVariable(name: "residual", scope: !12105, file: !8050, line: 478, type: !8065, align: 1)
!12105 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12106 = !DILocalVariable(name: "val", scope: !12107, file: !8050, line: 478, type: !7, align: 1)
!12107 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12108 = !DILocalVariable(name: "residual", scope: !12109, file: !8050, line: 475, type: !8065, align: 1)
!12109 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12110 = !DILocalVariable(name: "val", scope: !12111, file: !8050, line: 475, type: !7, align: 1)
!12111 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12112 = !DILocalVariable(name: "residual", scope: !12113, file: !8050, line: 478, type: !8065, align: 1)
!12113 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12114 = !DILocalVariable(name: "val", scope: !12115, file: !8050, line: 478, type: !7, align: 1)
!12115 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12116 = !DILocalVariable(name: "residual", scope: !12117, file: !8050, line: 475, type: !8065, align: 1)
!12117 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12118 = !DILocalVariable(name: "val", scope: !12119, file: !8050, line: 475, type: !7, align: 1)
!12119 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12120 = !DILocalVariable(name: "residual", scope: !12121, file: !8050, line: 478, type: !8065, align: 1)
!12121 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12122 = !DILocalVariable(name: "val", scope: !12123, file: !8050, line: 478, type: !7, align: 1)
!12123 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12124 = !DILocalVariable(name: "residual", scope: !12125, file: !8050, line: 475, type: !8065, align: 1)
!12125 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12126 = !DILocalVariable(name: "val", scope: !12127, file: !8050, line: 475, type: !7, align: 1)
!12127 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12128 = !DILocalVariable(name: "residual", scope: !12129, file: !8050, line: 478, type: !8065, align: 1)
!12129 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12130 = !DILocalVariable(name: "val", scope: !12131, file: !8050, line: 478, type: !7, align: 1)
!12131 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12132 = !DILocalVariable(name: "residual", scope: !12133, file: !8050, line: 475, type: !8065, align: 1)
!12133 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12134 = !DILocalVariable(name: "val", scope: !12135, file: !8050, line: 475, type: !7, align: 1)
!12135 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12136 = !DILocalVariable(name: "residual", scope: !12137, file: !8050, line: 478, type: !8065, align: 1)
!12137 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12138 = !DILocalVariable(name: "val", scope: !12139, file: !8050, line: 478, type: !7, align: 1)
!12139 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12140 = !DILocalVariable(name: "residual", scope: !12141, file: !8050, line: 475, type: !8065, align: 1)
!12141 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12142 = !DILocalVariable(name: "val", scope: !12143, file: !8050, line: 475, type: !7, align: 1)
!12143 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12144 = !DILocalVariable(name: "residual", scope: !12145, file: !8050, line: 478, type: !8065, align: 1)
!12145 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12146 = !DILocalVariable(name: "val", scope: !12147, file: !8050, line: 478, type: !7, align: 1)
!12147 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12148 = !DILocalVariable(name: "residual", scope: !12149, file: !8050, line: 475, type: !8065, align: 1)
!12149 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12150 = !DILocalVariable(name: "val", scope: !12151, file: !8050, line: 475, type: !7, align: 1)
!12151 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12152 = !DILocalVariable(name: "residual", scope: !12153, file: !8050, line: 478, type: !8065, align: 1)
!12153 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12154 = !DILocalVariable(name: "val", scope: !12155, file: !8050, line: 478, type: !7, align: 1)
!12155 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12156 = !DILocalVariable(name: "residual", scope: !12157, file: !8050, line: 475, type: !8065, align: 1)
!12157 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12158 = !DILocalVariable(name: "val", scope: !12159, file: !8050, line: 475, type: !7, align: 1)
!12159 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12160 = !DILocalVariable(name: "residual", scope: !12161, file: !8050, line: 478, type: !8065, align: 1)
!12161 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12162 = !DILocalVariable(name: "val", scope: !12163, file: !8050, line: 478, type: !7, align: 1)
!12163 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12164 = !DILocalVariable(name: "residual", scope: !12165, file: !8050, line: 475, type: !8065, align: 1)
!12165 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12166 = !DILocalVariable(name: "val", scope: !12167, file: !8050, line: 475, type: !7, align: 1)
!12167 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12168 = !DILocalVariable(name: "residual", scope: !12169, file: !8050, line: 478, type: !8065, align: 1)
!12169 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12170 = !DILocalVariable(name: "val", scope: !12171, file: !8050, line: 478, type: !7, align: 1)
!12171 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12172 = !DILocalVariable(name: "residual", scope: !12173, file: !8050, line: 475, type: !8065, align: 1)
!12173 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12174 = !DILocalVariable(name: "val", scope: !12175, file: !8050, line: 475, type: !7, align: 1)
!12175 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12176 = !DILocalVariable(name: "residual", scope: !12177, file: !8050, line: 478, type: !8065, align: 1)
!12177 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12178 = !DILocalVariable(name: "val", scope: !12179, file: !8050, line: 478, type: !7, align: 1)
!12179 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12180 = !DILocalVariable(name: "residual", scope: !12181, file: !8050, line: 475, type: !8065, align: 1)
!12181 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12182 = !DILocalVariable(name: "val", scope: !12183, file: !8050, line: 475, type: !7, align: 1)
!12183 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12184 = !DILocalVariable(name: "residual", scope: !12185, file: !8050, line: 478, type: !8065, align: 1)
!12185 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12186 = !DILocalVariable(name: "val", scope: !12187, file: !8050, line: 478, type: !7, align: 1)
!12187 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12188 = !DILocalVariable(name: "residual", scope: !12189, file: !8050, line: 475, type: !8065, align: 1)
!12189 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 47)
!12190 = !DILocalVariable(name: "val", scope: !12191, file: !8050, line: 475, type: !7, align: 1)
!12191 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 475, column: 29)
!12192 = !DILocalVariable(name: "residual", scope: !12193, file: !8050, line: 478, type: !8065, align: 1)
!12193 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 70)
!12194 = !DILocalVariable(name: "val", scope: !12195, file: !8050, line: 478, type: !7, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 478, column: 25)
!12196 = !DILocalVariable(name: "extra_bits", scope: !12197, file: !8050, line: 481, type: !18, align: 8)
!12197 = distinct !DILexicalBlock(scope: !12075, file: !8050, line: 481, column: 17)
!12198 = !DILocalVariable(name: "residual", scope: !12199, file: !8050, line: 484, type: !8065, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 484, column: 43)
!12200 = !DILocalVariable(name: "val", scope: !12201, file: !8050, line: 484, type: !7, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 484, column: 25)
!12202 = !DILocalVariable(name: "residual", scope: !12203, file: !8050, line: 487, type: !8065, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 487, column: 38)
!12204 = !DILocalVariable(name: "val", scope: !12205, file: !8050, line: 487, type: !7, align: 1)
!12205 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 487, column: 21)
!12206 = !DILocalVariable(name: "residual", scope: !12207, file: !8050, line: 488, type: !8065, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 488, column: 70)
!12208 = !DILocalVariable(name: "val", scope: !12209, file: !8050, line: 488, type: !7, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 488, column: 21)
!12210 = !DILocalVariable(name: "residual", scope: !12211, file: !8050, line: 491, type: !8065, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 491, column: 43)
!12212 = !DILocalVariable(name: "val", scope: !12213, file: !8050, line: 491, type: !7, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12197, file: !8050, line: 491, column: 21)
!12214 = !DILocation(line: 434, column: 20, scope: !12063)
!12215 = !DILocation(line: 434, column: 27, scope: !12063)
!12216 = !DILocation(line: 471, column: 21, scope: !12075)
!12217 = !DILocation(line: 475, column: 47, scope: !12077)
!12218 = !DILocation(line: 475, column: 29, scope: !12079)
!12219 = !DILocation(line: 478, column: 70, scope: !12081)
!12220 = !DILocation(line: 478, column: 25, scope: !12083)
!12221 = !DILocation(line: 475, column: 47, scope: !12085)
!12222 = !DILocation(line: 475, column: 29, scope: !12087)
!12223 = !DILocation(line: 478, column: 70, scope: !12089)
!12224 = !DILocation(line: 478, column: 25, scope: !12091)
!12225 = !DILocation(line: 475, column: 47, scope: !12093)
!12226 = !DILocation(line: 475, column: 29, scope: !12095)
!12227 = !DILocation(line: 478, column: 70, scope: !12097)
!12228 = !DILocation(line: 478, column: 25, scope: !12099)
!12229 = !DILocation(line: 475, column: 47, scope: !12101)
!12230 = !DILocation(line: 475, column: 29, scope: !12103)
!12231 = !DILocation(line: 478, column: 70, scope: !12105)
!12232 = !DILocation(line: 478, column: 25, scope: !12107)
!12233 = !DILocation(line: 475, column: 47, scope: !12109)
!12234 = !DILocation(line: 475, column: 29, scope: !12111)
!12235 = !DILocation(line: 478, column: 70, scope: !12113)
!12236 = !DILocation(line: 478, column: 25, scope: !12115)
!12237 = !DILocation(line: 475, column: 47, scope: !12117)
!12238 = !DILocation(line: 475, column: 29, scope: !12119)
!12239 = !DILocation(line: 478, column: 70, scope: !12121)
!12240 = !DILocation(line: 478, column: 25, scope: !12123)
!12241 = !DILocation(line: 475, column: 47, scope: !12125)
!12242 = !DILocation(line: 475, column: 29, scope: !12127)
!12243 = !DILocation(line: 478, column: 70, scope: !12129)
!12244 = !DILocation(line: 478, column: 25, scope: !12131)
!12245 = !DILocation(line: 475, column: 47, scope: !12133)
!12246 = !DILocation(line: 475, column: 29, scope: !12135)
!12247 = !DILocation(line: 478, column: 70, scope: !12137)
!12248 = !DILocation(line: 478, column: 25, scope: !12139)
!12249 = !DILocation(line: 475, column: 47, scope: !12141)
!12250 = !DILocation(line: 475, column: 29, scope: !12143)
!12251 = !DILocation(line: 478, column: 70, scope: !12145)
!12252 = !DILocation(line: 478, column: 25, scope: !12147)
!12253 = !DILocation(line: 475, column: 47, scope: !12149)
!12254 = !DILocation(line: 475, column: 29, scope: !12151)
!12255 = !DILocation(line: 478, column: 70, scope: !12153)
!12256 = !DILocation(line: 478, column: 25, scope: !12155)
!12257 = !DILocation(line: 475, column: 47, scope: !12157)
!12258 = !DILocation(line: 475, column: 29, scope: !12159)
!12259 = !DILocation(line: 478, column: 70, scope: !12161)
!12260 = !DILocation(line: 478, column: 25, scope: !12163)
!12261 = !DILocation(line: 475, column: 47, scope: !12165)
!12262 = !DILocation(line: 475, column: 29, scope: !12167)
!12263 = !DILocation(line: 478, column: 70, scope: !12169)
!12264 = !DILocation(line: 478, column: 25, scope: !12171)
!12265 = !DILocation(line: 475, column: 47, scope: !12173)
!12266 = !DILocation(line: 475, column: 29, scope: !12175)
!12267 = !DILocation(line: 478, column: 70, scope: !12177)
!12268 = !DILocation(line: 478, column: 25, scope: !12179)
!12269 = !DILocation(line: 475, column: 47, scope: !12181)
!12270 = !DILocation(line: 475, column: 29, scope: !12183)
!12271 = !DILocation(line: 478, column: 70, scope: !12185)
!12272 = !DILocation(line: 478, column: 25, scope: !12187)
!12273 = !DILocation(line: 475, column: 47, scope: !12189)
!12274 = !DILocation(line: 475, column: 29, scope: !12191)
!12275 = !DILocation(line: 478, column: 70, scope: !12193)
!12276 = !DILocation(line: 478, column: 25, scope: !12195)
!12277 = !DILocation(line: 481, column: 21, scope: !12197)
!12278 = !DILocation(line: 484, column: 43, scope: !12199)
!12279 = !DILocation(line: 484, column: 25, scope: !12201)
!12280 = !DILocation(line: 487, column: 38, scope: !12203)
!12281 = !DILocation(line: 487, column: 21, scope: !12205)
!12282 = !DILocation(line: 488, column: 70, scope: !12207)
!12283 = !DILocation(line: 488, column: 21, scope: !12209)
!12284 = !DILocation(line: 491, column: 43, scope: !12211)
!12285 = !DILocation(line: 491, column: 21, scope: !12213)
!12286 = !DILocation(line: 471, column: 33, scope: !12063)
!12287 = !DILocation(line: 473, column: 46, scope: !12075)
!12288 = !DILocation(line: 474, column: 29, scope: !12075)
!12289 = !DILocation(line: 474, column: 28, scope: !12075)
!12290 = !DILocation(line: 477, column: 25, scope: !12075)
!12291 = !DILocation(line: 478, column: 25, scope: !12075)
!12292 = !DILocation(line: 475, column: 29, scope: !12075)
!12293 = !DILocation(line: 475, column: 29, scope: !12077)
!12294 = !DILocation(line: 494, column: 14, scope: !12063)
!12295 = !DILocation(line: 478, column: 25, scope: !12081)
!12296 = !DILocation(line: 475, column: 29, scope: !12085)
!12297 = !DILocation(line: 478, column: 25, scope: !12089)
!12298 = !DILocation(line: 475, column: 29, scope: !12093)
!12299 = !DILocation(line: 478, column: 25, scope: !12097)
!12300 = !DILocation(line: 475, column: 29, scope: !12101)
!12301 = !DILocation(line: 478, column: 25, scope: !12105)
!12302 = !DILocation(line: 475, column: 29, scope: !12109)
!12303 = !DILocation(line: 478, column: 25, scope: !12113)
!12304 = !DILocation(line: 475, column: 29, scope: !12117)
!12305 = !DILocation(line: 478, column: 25, scope: !12121)
!12306 = !DILocation(line: 475, column: 29, scope: !12125)
!12307 = !DILocation(line: 478, column: 25, scope: !12129)
!12308 = !DILocation(line: 475, column: 29, scope: !12133)
!12309 = !DILocation(line: 478, column: 25, scope: !12137)
!12310 = !DILocation(line: 475, column: 29, scope: !12141)
!12311 = !DILocation(line: 478, column: 25, scope: !12145)
!12312 = !DILocation(line: 475, column: 29, scope: !12149)
!12313 = !DILocation(line: 478, column: 25, scope: !12153)
!12314 = !DILocation(line: 475, column: 29, scope: !12157)
!12315 = !DILocation(line: 478, column: 25, scope: !12161)
!12316 = !DILocation(line: 475, column: 29, scope: !12165)
!12317 = !DILocation(line: 478, column: 25, scope: !12169)
!12318 = !DILocation(line: 475, column: 29, scope: !12173)
!12319 = !DILocation(line: 478, column: 25, scope: !12177)
!12320 = !DILocation(line: 475, column: 29, scope: !12181)
!12321 = !DILocation(line: 478, column: 25, scope: !12185)
!12322 = !DILocation(line: 481, column: 34, scope: !12075)
!12323 = !DILocation(line: 481, column: 47, scope: !12075)
!12324 = !DILocation(line: 481, column: 46, scope: !12075)
!12325 = !DILocation(line: 482, column: 20, scope: !12197)
!12326 = !DILocation(line: 475, column: 29, scope: !12189)
!12327 = !DILocation(line: 478, column: 25, scope: !12193)
!12328 = !DILocation(line: 490, column: 20, scope: !12197)
!12329 = !DILocation(line: 483, column: 25, scope: !12197)
!12330 = !DILocation(line: 483, column: 24, scope: !12197)
!12331 = !DILocation(line: 486, column: 21, scope: !12197)
!12332 = !DILocation(line: 487, column: 21, scope: !12197)
!12333 = !DILocation(line: 484, column: 25, scope: !12197)
!12334 = !DILocation(line: 484, column: 25, scope: !12199)
!12335 = !DILocation(line: 488, column: 21, scope: !12197)
!12336 = !DILocation(line: 487, column: 21, scope: !12203)
!12337 = !DILocation(line: 488, column: 21, scope: !12207)
!12338 = !DILocation(line: 493, column: 17, scope: !12197)
!12339 = !DILocation(line: 491, column: 21, scope: !12197)
!12340 = !DILocation(line: 491, column: 21, scope: !12211)
!12341 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h8b5e279b365ed564E", scope: !12342, file: !8050, line: 497, type: !12065, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12343)
!12342 = !DINamespace(name: "{impl#17}", scope: !5436)
!12343 = !{!12344, !12345}
!12344 = !DILocalVariable(name: "self", arg: 1, scope: !12341, file: !8050, line: 497, type: !12067)
!12345 = !DILocalVariable(name: "f", arg: 2, scope: !12341, file: !8050, line: 497, type: !210)
!12346 = !DILocation(line: 497, column: 20, scope: !12341)
!12347 = !DILocation(line: 497, column: 27, scope: !12341)
!12348 = !DILocation(line: 498, column: 17, scope: !12341)
!12349 = !DILocation(line: 499, column: 14, scope: !12341)
!12350 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4aed97fa83199a44E", scope: !12351, file: !8050, line: 502, type: !12065, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12352)
!12351 = !DINamespace(name: "{impl#18}", scope: !5436)
!12352 = !{!12353, !12354}
!12353 = !DILocalVariable(name: "self", arg: 1, scope: !12350, file: !8050, line: 502, type: !12067)
!12354 = !DILocalVariable(name: "f", arg: 2, scope: !12350, file: !8050, line: 502, type: !210)
!12355 = !DILocation(line: 502, column: 20, scope: !12350)
!12356 = !DILocation(line: 502, column: 27, scope: !12350)
!12357 = !DILocation(line: 503, column: 17, scope: !12350)
!12358 = !DILocation(line: 504, column: 14, scope: !12350)
!12359 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h00115cd09dfcad22E", scope: !12360, file: !8050, line: 507, type: !12065, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12361)
!12360 = !DINamespace(name: "{impl#19}", scope: !5436)
!12361 = !{!12362, !12363}
!12362 = !DILocalVariable(name: "self", arg: 1, scope: !12359, file: !8050, line: 507, type: !12067)
!12363 = !DILocalVariable(name: "f", arg: 2, scope: !12359, file: !8050, line: 507, type: !210)
!12364 = !DILocation(line: 507, column: 20, scope: !12359)
!12365 = !DILocation(line: 507, column: 27, scope: !12359)
!12366 = !DILocation(line: 508, column: 17, scope: !12359)
!12367 = !DILocation(line: 509, column: 14, scope: !12359)
!12368 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3432659cebceb5a9E", scope: !12369, file: !8050, line: 512, type: !12065, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12370)
!12369 = !DINamespace(name: "{impl#20}", scope: !5436)
!12370 = !{!12371, !12372}
!12371 = !DILocalVariable(name: "self", arg: 1, scope: !12368, file: !8050, line: 512, type: !12067)
!12372 = !DILocalVariable(name: "f", arg: 2, scope: !12368, file: !8050, line: 512, type: !210)
!12373 = !DILocation(line: 512, column: 20, scope: !12368)
!12374 = !DILocation(line: 512, column: 27, scope: !12368)
!12375 = !DILocation(line: 513, column: 17, scope: !12368)
!12376 = !DILocation(line: 514, column: 14, scope: !12368)
!12377 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6c533ac54850f08bE", scope: !12068, file: !8050, line: 532, type: !12378, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!12378 = !DISubroutineType(types: !12379)
!12379 = !{!12068}
!12380 = !DILocation(line: 541, column: 14, scope: !12377)
!12381 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17hc561d9a128bae94dE", scope: !12068, file: !8050, line: 545, type: !12382, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12384)
!12382 = !DISubroutineType(types: !12383)
!12383 = !{!18, !12067}
!12384 = !{!12385}
!12385 = !DILocalVariable(name: "self", arg: 1, scope: !12381, file: !8050, line: 545, type: !12067)
!12386 = !DILocation(line: 545, column: 31, scope: !12381)
!12387 = !DILocation(line: 546, column: 17, scope: !12381)
!12388 = !DILocation(line: 547, column: 14, scope: !12381)
!12389 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h9b53e6288100a656E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12394)
!12390 = !DINamespace(name: "{impl#0}", scope: !12391)
!12391 = !DINamespace(name: "fmt", scope: !12064)
!12392 = !DISubroutineType(types: !12393)
!12393 = !{!310, !12067}
!12394 = !{!12395}
!12395 = !DILocalVariable(name: "self", arg: 1, scope: !12396, file: !5434, line: 201, type: !12067)
!12396 = !DILexicalBlockFile(scope: !12389, file: !5434, discriminator: 0)
!12397 = !DILocation(line: 201, column: 1, scope: !12396)
!12398 = !DILocation(line: 875, column: 11, scope: !12389)
!12399 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf8ea76cfcbf629fdE", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12400)
!12400 = !{!12401}
!12401 = !DILocalVariable(name: "self", arg: 1, scope: !12402, file: !5434, line: 201, type: !12067)
!12402 = !DILexicalBlockFile(scope: !12399, file: !5434, discriminator: 0)
!12403 = !DILocation(line: 201, column: 1, scope: !12402)
!12404 = !DILocation(line: 875, column: 11, scope: !12399)
!12405 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h493bc1662995c3d6E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12406)
!12406 = !{!12407}
!12407 = !DILocalVariable(name: "self", arg: 1, scope: !12408, file: !5434, line: 201, type: !12067)
!12408 = !DILexicalBlockFile(scope: !12405, file: !5434, discriminator: 0)
!12409 = !DILocation(line: 201, column: 1, scope: !12408)
!12410 = !DILocation(line: 875, column: 11, scope: !12405)
!12411 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h4f48bc2b63695bf2E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12412)
!12412 = !{!12413}
!12413 = !DILocalVariable(name: "self", arg: 1, scope: !12414, file: !5434, line: 201, type: !12067)
!12414 = !DILexicalBlockFile(scope: !12411, file: !5434, discriminator: 0)
!12415 = !DILocation(line: 201, column: 1, scope: !12414)
!12416 = !DILocation(line: 875, column: 11, scope: !12411)
!12417 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17haf6cc58654876103E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12418)
!12418 = !{!12419}
!12419 = !DILocalVariable(name: "self", arg: 1, scope: !12420, file: !5434, line: 201, type: !12067)
!12420 = !DILexicalBlockFile(scope: !12417, file: !5434, discriminator: 0)
!12421 = !DILocation(line: 201, column: 1, scope: !12420)
!12422 = !DILocation(line: 875, column: 11, scope: !12417)
!12423 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h2f2feaaba79162a3E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12424)
!12424 = !{!12425}
!12425 = !DILocalVariable(name: "self", arg: 1, scope: !12426, file: !5434, line: 201, type: !12067)
!12426 = !DILexicalBlockFile(scope: !12423, file: !5434, discriminator: 0)
!12427 = !DILocation(line: 201, column: 1, scope: !12426)
!12428 = !DILocation(line: 875, column: 11, scope: !12423)
!12429 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7fd884bbd445977eE", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12430)
!12430 = !{!12431}
!12431 = !DILocalVariable(name: "self", arg: 1, scope: !12432, file: !5434, line: 201, type: !12067)
!12432 = !DILexicalBlockFile(scope: !12429, file: !5434, discriminator: 0)
!12433 = !DILocation(line: 201, column: 1, scope: !12432)
!12434 = !DILocation(line: 875, column: 11, scope: !12429)
!12435 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h04a4b656ac2a7f1aE", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12436)
!12436 = !{!12437}
!12437 = !DILocalVariable(name: "self", arg: 1, scope: !12438, file: !5434, line: 201, type: !12067)
!12438 = !DILexicalBlockFile(scope: !12435, file: !5434, discriminator: 0)
!12439 = !DILocation(line: 201, column: 1, scope: !12438)
!12440 = !DILocation(line: 875, column: 11, scope: !12435)
!12441 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdfa7b383874bd2e4E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12442)
!12442 = !{!12443}
!12443 = !DILocalVariable(name: "self", arg: 1, scope: !12444, file: !5434, line: 201, type: !12067)
!12444 = !DILexicalBlockFile(scope: !12441, file: !5434, discriminator: 0)
!12445 = !DILocation(line: 201, column: 1, scope: !12444)
!12446 = !DILocation(line: 875, column: 11, scope: !12441)
!12447 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hf488e2147cfa0938E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12448)
!12448 = !{!12449}
!12449 = !DILocalVariable(name: "self", arg: 1, scope: !12450, file: !5434, line: 201, type: !12067)
!12450 = !DILexicalBlockFile(scope: !12447, file: !5434, discriminator: 0)
!12451 = !DILocation(line: 201, column: 1, scope: !12450)
!12452 = !DILocation(line: 875, column: 11, scope: !12447)
!12453 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h79d485fa018ca387E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12454)
!12454 = !{!12455}
!12455 = !DILocalVariable(name: "self", arg: 1, scope: !12456, file: !5434, line: 201, type: !12067)
!12456 = !DILexicalBlockFile(scope: !12453, file: !5434, discriminator: 0)
!12457 = !DILocation(line: 201, column: 1, scope: !12456)
!12458 = !DILocation(line: 875, column: 11, scope: !12453)
!12459 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h6aa79fe75a13861dE", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12460)
!12460 = !{!12461}
!12461 = !DILocalVariable(name: "self", arg: 1, scope: !12462, file: !5434, line: 201, type: !12067)
!12462 = !DILexicalBlockFile(scope: !12459, file: !5434, discriminator: 0)
!12463 = !DILocation(line: 201, column: 1, scope: !12462)
!12464 = !DILocation(line: 875, column: 11, scope: !12459)
!12465 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hd0691e4f563f2bd1E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12466)
!12466 = !{!12467}
!12467 = !DILocalVariable(name: "self", arg: 1, scope: !12468, file: !5434, line: 201, type: !12067)
!12468 = !DILexicalBlockFile(scope: !12465, file: !5434, discriminator: 0)
!12469 = !DILocation(line: 201, column: 1, scope: !12468)
!12470 = !DILocation(line: 875, column: 11, scope: !12465)
!12471 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h5a8150567e45995cE", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12472)
!12472 = !{!12473}
!12473 = !DILocalVariable(name: "self", arg: 1, scope: !12474, file: !5434, line: 201, type: !12067)
!12474 = !DILexicalBlockFile(scope: !12471, file: !5434, discriminator: 0)
!12475 = !DILocation(line: 201, column: 1, scope: !12474)
!12476 = !DILocation(line: 875, column: 11, scope: !12471)
!12477 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117hca1c108d22374a17E", scope: !12390, file: !8050, line: 460, type: !12392, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12478)
!12478 = !{!12479}
!12479 = !DILocalVariable(name: "self", arg: 1, scope: !12480, file: !5434, line: 201, type: !12067)
!12480 = !DILexicalBlockFile(scope: !12477, file: !5434, discriminator: 0)
!12481 = !DILocation(line: 201, column: 1, scope: !12480)
!12482 = !DILocation(line: 875, column: 11, scope: !12477)
!12483 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hafd5b4c0fb98f360E", scope: !12484, file: !5459, line: 47, type: !12485, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12487)
!12484 = !DINamespace(name: "{impl#15}", scope: !54)
!12485 = !DISubroutineType(types: !12486)
!12486 = !{!192, !5490, !210}
!12487 = !{!12488, !12489, !12490, !12496}
!12488 = !DILocalVariable(name: "self", arg: 1, scope: !12483, file: !5459, line: 47, type: !5490)
!12489 = !DILocalVariable(name: "f", arg: 2, scope: !12483, file: !5459, line: 47, type: !210)
!12490 = !DILocalVariable(name: "names", scope: !12491, file: !5459, line: 47, type: !12492, align: 8)
!12491 = distinct !DILexicalBlock(scope: !12483, file: !5459, line: 47, column: 17)
!12492 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12493, size: 64, align: 64, dwarfAddressSpace: 0)
!12493 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12494)
!12494 = !{!12495}
!12495 = !DISubrange(count: 26, lowerBound: 0)
!12496 = !DILocalVariable(name: "values", scope: !12497, file: !5459, line: 47, type: !12498, align: 8)
!12497 = distinct !DILexicalBlock(scope: !12491, file: !5459, line: 47, column: 17)
!12498 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12499, templateParams: !19, identifier: "de665ea3b9b3efbf7f8f589b265b21bd")
!12499 = !{!12500, !12508}
!12500 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12498, file: !2, baseType: !12501, size: 64, align: 64)
!12501 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12502, size: 64, align: 64, dwarfAddressSpace: 0)
!12502 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12503, templateParams: !19, identifier: "5539232d73cd6e68fcb19f9ca9e23c69")
!12503 = !{!12504, !12507}
!12504 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12502, file: !2, baseType: !12505, size: 64, align: 64)
!12505 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12506, size: 64, align: 64, dwarfAddressSpace: 0)
!12506 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !19, identifier: "c171123040445d3618a2956c819b61ad")
!12507 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12502, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!12508 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12498, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12509 = !DILocation(line: 47, column: 17, scope: !12483)
!12510 = !DILocation(line: 47, column: 17, scope: !12491)
!12511 = !DILocation(line: 90, column: 5, scope: !12491)
!12512 = !DILocation(line: 100, column: 5, scope: !12491)
!12513 = !DILocation(line: 108, column: 5, scope: !12491)
!12514 = !DILocation(line: 117, column: 5, scope: !12491)
!12515 = !DILocation(line: 127, column: 5, scope: !12491)
!12516 = !DILocation(line: 161, column: 5, scope: !12491)
!12517 = !DILocation(line: 178, column: 5, scope: !12491)
!12518 = !DILocation(line: 212, column: 5, scope: !12491)
!12519 = !DILocation(line: 219, column: 5, scope: !12491)
!12520 = !DILocation(line: 229, column: 5, scope: !12491)
!12521 = !DILocation(line: 239, column: 5, scope: !12491)
!12522 = !DILocation(line: 256, column: 5, scope: !12491)
!12523 = !DILocation(line: 272, column: 5, scope: !12491)
!12524 = !DILocation(line: 293, column: 5, scope: !12491)
!12525 = !DILocation(line: 296, column: 5, scope: !12491)
!12526 = !DILocation(line: 304, column: 5, scope: !12491)
!12527 = !DILocation(line: 313, column: 5, scope: !12491)
!12528 = !DILocation(line: 322, column: 5, scope: !12491)
!12529 = !DILocation(line: 338, column: 5, scope: !12491)
!12530 = !DILocation(line: 341, column: 5, scope: !12491)
!12531 = !DILocation(line: 344, column: 5, scope: !12491)
!12532 = !DILocation(line: 373, column: 5, scope: !12491)
!12533 = !DILocation(line: 384, column: 5, scope: !12491)
!12534 = !DILocation(line: 387, column: 5, scope: !12491)
!12535 = !DILocation(line: 409, column: 5, scope: !12491)
!12536 = !DILocation(line: 47, column: 17, scope: !12497)
!12537 = !DILocation(line: 47, column: 22, scope: !12483)
!12538 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b37394d4cb6cb6bE", scope: !12539, file: !8050, line: 434, type: !12540, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12543)
!12539 = !DINamespace(name: "{impl#38}", scope: !54)
!12540 = !DISubroutineType(types: !12541)
!12541 = !{!192, !12542, !210}
!12542 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !512, size: 64, align: 64, dwarfAddressSpace: 0)
!12543 = !{!12544, !12545, !12546, !12548, !12550, !12552, !12554, !12556, !12558, !12560, !12562, !12564, !12566, !12568, !12570, !12572, !12574, !12576, !12578, !12580, !12582, !12584, !12586, !12588, !12590, !12592, !12594, !12596, !12598, !12600, !12602, !12604, !12606, !12608, !12610, !12612, !12614, !12616, !12618, !12620, !12622, !12624, !12626, !12628, !12630, !12632, !12634, !12636}
!12544 = !DILocalVariable(name: "self", arg: 1, scope: !12538, file: !8050, line: 434, type: !12542)
!12545 = !DILocalVariable(name: "f", arg: 2, scope: !12538, file: !8050, line: 434, type: !210)
!12546 = !DILocalVariable(name: "first", scope: !12547, file: !8050, line: 471, type: !310, align: 1)
!12547 = distinct !DILexicalBlock(scope: !12538, file: !8050, line: 471, column: 17)
!12548 = !DILocalVariable(name: "residual", scope: !12549, file: !8050, line: 475, type: !8065, align: 1)
!12549 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12550 = !DILocalVariable(name: "val", scope: !12551, file: !8050, line: 475, type: !7, align: 1)
!12551 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12552 = !DILocalVariable(name: "residual", scope: !12553, file: !8050, line: 478, type: !8065, align: 1)
!12553 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12554 = !DILocalVariable(name: "val", scope: !12555, file: !8050, line: 478, type: !7, align: 1)
!12555 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12556 = !DILocalVariable(name: "residual", scope: !12557, file: !8050, line: 475, type: !8065, align: 1)
!12557 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12558 = !DILocalVariable(name: "val", scope: !12559, file: !8050, line: 475, type: !7, align: 1)
!12559 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12560 = !DILocalVariable(name: "residual", scope: !12561, file: !8050, line: 478, type: !8065, align: 1)
!12561 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12562 = !DILocalVariable(name: "val", scope: !12563, file: !8050, line: 478, type: !7, align: 1)
!12563 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12564 = !DILocalVariable(name: "residual", scope: !12565, file: !8050, line: 475, type: !8065, align: 1)
!12565 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12566 = !DILocalVariable(name: "val", scope: !12567, file: !8050, line: 475, type: !7, align: 1)
!12567 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12568 = !DILocalVariable(name: "residual", scope: !12569, file: !8050, line: 478, type: !8065, align: 1)
!12569 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12570 = !DILocalVariable(name: "val", scope: !12571, file: !8050, line: 478, type: !7, align: 1)
!12571 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12572 = !DILocalVariable(name: "residual", scope: !12573, file: !8050, line: 475, type: !8065, align: 1)
!12573 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12574 = !DILocalVariable(name: "val", scope: !12575, file: !8050, line: 475, type: !7, align: 1)
!12575 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12576 = !DILocalVariable(name: "residual", scope: !12577, file: !8050, line: 478, type: !8065, align: 1)
!12577 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12578 = !DILocalVariable(name: "val", scope: !12579, file: !8050, line: 478, type: !7, align: 1)
!12579 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12580 = !DILocalVariable(name: "residual", scope: !12581, file: !8050, line: 475, type: !8065, align: 1)
!12581 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12582 = !DILocalVariable(name: "val", scope: !12583, file: !8050, line: 475, type: !7, align: 1)
!12583 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12584 = !DILocalVariable(name: "residual", scope: !12585, file: !8050, line: 478, type: !8065, align: 1)
!12585 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12586 = !DILocalVariable(name: "val", scope: !12587, file: !8050, line: 478, type: !7, align: 1)
!12587 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12588 = !DILocalVariable(name: "residual", scope: !12589, file: !8050, line: 475, type: !8065, align: 1)
!12589 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12590 = !DILocalVariable(name: "val", scope: !12591, file: !8050, line: 475, type: !7, align: 1)
!12591 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12592 = !DILocalVariable(name: "residual", scope: !12593, file: !8050, line: 478, type: !8065, align: 1)
!12593 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12594 = !DILocalVariable(name: "val", scope: !12595, file: !8050, line: 478, type: !7, align: 1)
!12595 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12596 = !DILocalVariable(name: "residual", scope: !12597, file: !8050, line: 475, type: !8065, align: 1)
!12597 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12598 = !DILocalVariable(name: "val", scope: !12599, file: !8050, line: 475, type: !7, align: 1)
!12599 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12600 = !DILocalVariable(name: "residual", scope: !12601, file: !8050, line: 478, type: !8065, align: 1)
!12601 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12602 = !DILocalVariable(name: "val", scope: !12603, file: !8050, line: 478, type: !7, align: 1)
!12603 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12604 = !DILocalVariable(name: "residual", scope: !12605, file: !8050, line: 475, type: !8065, align: 1)
!12605 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12606 = !DILocalVariable(name: "val", scope: !12607, file: !8050, line: 475, type: !7, align: 1)
!12607 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12608 = !DILocalVariable(name: "residual", scope: !12609, file: !8050, line: 478, type: !8065, align: 1)
!12609 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12610 = !DILocalVariable(name: "val", scope: !12611, file: !8050, line: 478, type: !7, align: 1)
!12611 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12612 = !DILocalVariable(name: "residual", scope: !12613, file: !8050, line: 475, type: !8065, align: 1)
!12613 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 47)
!12614 = !DILocalVariable(name: "val", scope: !12615, file: !8050, line: 475, type: !7, align: 1)
!12615 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 475, column: 29)
!12616 = !DILocalVariable(name: "residual", scope: !12617, file: !8050, line: 478, type: !8065, align: 1)
!12617 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 70)
!12618 = !DILocalVariable(name: "val", scope: !12619, file: !8050, line: 478, type: !7, align: 1)
!12619 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 478, column: 25)
!12620 = !DILocalVariable(name: "extra_bits", scope: !12621, file: !8050, line: 481, type: !18, align: 8)
!12621 = distinct !DILexicalBlock(scope: !12547, file: !8050, line: 481, column: 17)
!12622 = !DILocalVariable(name: "residual", scope: !12623, file: !8050, line: 484, type: !8065, align: 1)
!12623 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 484, column: 43)
!12624 = !DILocalVariable(name: "val", scope: !12625, file: !8050, line: 484, type: !7, align: 1)
!12625 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 484, column: 25)
!12626 = !DILocalVariable(name: "residual", scope: !12627, file: !8050, line: 487, type: !8065, align: 1)
!12627 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 487, column: 38)
!12628 = !DILocalVariable(name: "val", scope: !12629, file: !8050, line: 487, type: !7, align: 1)
!12629 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 487, column: 21)
!12630 = !DILocalVariable(name: "residual", scope: !12631, file: !8050, line: 488, type: !8065, align: 1)
!12631 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 488, column: 70)
!12632 = !DILocalVariable(name: "val", scope: !12633, file: !8050, line: 488, type: !7, align: 1)
!12633 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 488, column: 21)
!12634 = !DILocalVariable(name: "residual", scope: !12635, file: !8050, line: 491, type: !8065, align: 1)
!12635 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 491, column: 43)
!12636 = !DILocalVariable(name: "val", scope: !12637, file: !8050, line: 491, type: !7, align: 1)
!12637 = distinct !DILexicalBlock(scope: !12621, file: !8050, line: 491, column: 21)
!12638 = !DILocation(line: 434, column: 20, scope: !12538)
!12639 = !DILocation(line: 434, column: 27, scope: !12538)
!12640 = !DILocation(line: 471, column: 21, scope: !12547)
!12641 = !DILocation(line: 475, column: 47, scope: !12549)
!12642 = !DILocation(line: 475, column: 29, scope: !12551)
!12643 = !DILocation(line: 478, column: 70, scope: !12553)
!12644 = !DILocation(line: 478, column: 25, scope: !12555)
!12645 = !DILocation(line: 475, column: 47, scope: !12557)
!12646 = !DILocation(line: 475, column: 29, scope: !12559)
!12647 = !DILocation(line: 478, column: 70, scope: !12561)
!12648 = !DILocation(line: 478, column: 25, scope: !12563)
!12649 = !DILocation(line: 475, column: 47, scope: !12565)
!12650 = !DILocation(line: 475, column: 29, scope: !12567)
!12651 = !DILocation(line: 478, column: 70, scope: !12569)
!12652 = !DILocation(line: 478, column: 25, scope: !12571)
!12653 = !DILocation(line: 475, column: 47, scope: !12573)
!12654 = !DILocation(line: 475, column: 29, scope: !12575)
!12655 = !DILocation(line: 478, column: 70, scope: !12577)
!12656 = !DILocation(line: 478, column: 25, scope: !12579)
!12657 = !DILocation(line: 475, column: 47, scope: !12581)
!12658 = !DILocation(line: 475, column: 29, scope: !12583)
!12659 = !DILocation(line: 478, column: 70, scope: !12585)
!12660 = !DILocation(line: 478, column: 25, scope: !12587)
!12661 = !DILocation(line: 475, column: 47, scope: !12589)
!12662 = !DILocation(line: 475, column: 29, scope: !12591)
!12663 = !DILocation(line: 478, column: 70, scope: !12593)
!12664 = !DILocation(line: 478, column: 25, scope: !12595)
!12665 = !DILocation(line: 475, column: 47, scope: !12597)
!12666 = !DILocation(line: 475, column: 29, scope: !12599)
!12667 = !DILocation(line: 478, column: 70, scope: !12601)
!12668 = !DILocation(line: 478, column: 25, scope: !12603)
!12669 = !DILocation(line: 475, column: 47, scope: !12605)
!12670 = !DILocation(line: 475, column: 29, scope: !12607)
!12671 = !DILocation(line: 478, column: 70, scope: !12609)
!12672 = !DILocation(line: 478, column: 25, scope: !12611)
!12673 = !DILocation(line: 475, column: 47, scope: !12613)
!12674 = !DILocation(line: 475, column: 29, scope: !12615)
!12675 = !DILocation(line: 478, column: 70, scope: !12617)
!12676 = !DILocation(line: 478, column: 25, scope: !12619)
!12677 = !DILocation(line: 481, column: 21, scope: !12621)
!12678 = !DILocation(line: 484, column: 43, scope: !12623)
!12679 = !DILocation(line: 484, column: 25, scope: !12625)
!12680 = !DILocation(line: 487, column: 38, scope: !12627)
!12681 = !DILocation(line: 487, column: 21, scope: !12629)
!12682 = !DILocation(line: 488, column: 70, scope: !12631)
!12683 = !DILocation(line: 488, column: 21, scope: !12633)
!12684 = !DILocation(line: 491, column: 43, scope: !12635)
!12685 = !DILocation(line: 491, column: 21, scope: !12637)
!12686 = !DILocation(line: 471, column: 33, scope: !12538)
!12687 = !DILocation(line: 473, column: 46, scope: !12547)
!12688 = !DILocation(line: 474, column: 29, scope: !12547)
!12689 = !DILocation(line: 474, column: 28, scope: !12547)
!12690 = !DILocation(line: 477, column: 25, scope: !12547)
!12691 = !DILocation(line: 478, column: 25, scope: !12547)
!12692 = !DILocation(line: 475, column: 29, scope: !12547)
!12693 = !DILocation(line: 475, column: 29, scope: !12549)
!12694 = !DILocation(line: 494, column: 14, scope: !12538)
!12695 = !DILocation(line: 478, column: 25, scope: !12553)
!12696 = !DILocation(line: 475, column: 29, scope: !12557)
!12697 = !DILocation(line: 478, column: 25, scope: !12561)
!12698 = !DILocation(line: 475, column: 29, scope: !12565)
!12699 = !DILocation(line: 478, column: 25, scope: !12569)
!12700 = !DILocation(line: 475, column: 29, scope: !12573)
!12701 = !DILocation(line: 478, column: 25, scope: !12577)
!12702 = !DILocation(line: 475, column: 29, scope: !12581)
!12703 = !DILocation(line: 478, column: 25, scope: !12585)
!12704 = !DILocation(line: 475, column: 29, scope: !12589)
!12705 = !DILocation(line: 478, column: 25, scope: !12593)
!12706 = !DILocation(line: 475, column: 29, scope: !12597)
!12707 = !DILocation(line: 478, column: 25, scope: !12601)
!12708 = !DILocation(line: 475, column: 29, scope: !12605)
!12709 = !DILocation(line: 478, column: 25, scope: !12609)
!12710 = !DILocation(line: 481, column: 34, scope: !12547)
!12711 = !DILocation(line: 481, column: 47, scope: !12547)
!12712 = !DILocation(line: 481, column: 46, scope: !12547)
!12713 = !DILocation(line: 482, column: 20, scope: !12621)
!12714 = !DILocation(line: 475, column: 29, scope: !12613)
!12715 = !DILocation(line: 478, column: 25, scope: !12617)
!12716 = !DILocation(line: 490, column: 20, scope: !12621)
!12717 = !DILocation(line: 483, column: 25, scope: !12621)
!12718 = !DILocation(line: 483, column: 24, scope: !12621)
!12719 = !DILocation(line: 486, column: 21, scope: !12621)
!12720 = !DILocation(line: 487, column: 21, scope: !12621)
!12721 = !DILocation(line: 484, column: 25, scope: !12621)
!12722 = !DILocation(line: 484, column: 25, scope: !12623)
!12723 = !DILocation(line: 488, column: 21, scope: !12621)
!12724 = !DILocation(line: 487, column: 21, scope: !12627)
!12725 = !DILocation(line: 488, column: 21, scope: !12631)
!12726 = !DILocation(line: 493, column: 17, scope: !12621)
!12727 = !DILocation(line: 491, column: 21, scope: !12621)
!12728 = !DILocation(line: 491, column: 21, scope: !12635)
!12729 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17hf51b36f61e6dc25aE", scope: !12730, file: !8050, line: 497, type: !12540, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12731)
!12730 = !DINamespace(name: "{impl#39}", scope: !54)
!12731 = !{!12732, !12733}
!12732 = !DILocalVariable(name: "self", arg: 1, scope: !12729, file: !8050, line: 497, type: !12542)
!12733 = !DILocalVariable(name: "f", arg: 2, scope: !12729, file: !8050, line: 497, type: !210)
!12734 = !DILocation(line: 497, column: 20, scope: !12729)
!12735 = !DILocation(line: 497, column: 27, scope: !12729)
!12736 = !DILocation(line: 498, column: 17, scope: !12729)
!12737 = !DILocation(line: 499, column: 14, scope: !12729)
!12738 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h3abc1869b7eacf39E", scope: !12739, file: !8050, line: 502, type: !12540, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12740)
!12739 = !DINamespace(name: "{impl#40}", scope: !54)
!12740 = !{!12741, !12742}
!12741 = !DILocalVariable(name: "self", arg: 1, scope: !12738, file: !8050, line: 502, type: !12542)
!12742 = !DILocalVariable(name: "f", arg: 2, scope: !12738, file: !8050, line: 502, type: !210)
!12743 = !DILocation(line: 502, column: 20, scope: !12738)
!12744 = !DILocation(line: 502, column: 27, scope: !12738)
!12745 = !DILocation(line: 503, column: 17, scope: !12738)
!12746 = !DILocation(line: 504, column: 14, scope: !12738)
!12747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb60aa97ecbea9975E", scope: !12748, file: !8050, line: 507, type: !12540, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12749)
!12748 = !DINamespace(name: "{impl#41}", scope: !54)
!12749 = !{!12750, !12751}
!12750 = !DILocalVariable(name: "self", arg: 1, scope: !12747, file: !8050, line: 507, type: !12542)
!12751 = !DILocalVariable(name: "f", arg: 2, scope: !12747, file: !8050, line: 507, type: !210)
!12752 = !DILocation(line: 507, column: 20, scope: !12747)
!12753 = !DILocation(line: 507, column: 27, scope: !12747)
!12754 = !DILocation(line: 508, column: 17, scope: !12747)
!12755 = !DILocation(line: 509, column: 14, scope: !12747)
!12756 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h08831bb573ea6511E", scope: !12757, file: !8050, line: 512, type: !12540, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12758)
!12757 = !DINamespace(name: "{impl#42}", scope: !54)
!12758 = !{!12759, !12760}
!12759 = !DILocalVariable(name: "self", arg: 1, scope: !12756, file: !8050, line: 512, type: !12542)
!12760 = !DILocalVariable(name: "f", arg: 2, scope: !12756, file: !8050, line: 512, type: !210)
!12761 = !DILocation(line: 512, column: 20, scope: !12756)
!12762 = !DILocation(line: 512, column: 27, scope: !12756)
!12763 = !DILocation(line: 513, column: 17, scope: !12756)
!12764 = !DILocation(line: 514, column: 14, scope: !12756)
!12765 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h8745a60c932d2305E", scope: !512, file: !8050, line: 532, type: !12766, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!12766 = !DISubroutineType(types: !12767)
!12767 = !{!512}
!12768 = !DILocation(line: 541, column: 14, scope: !12765)
!12769 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hd854799a0d062abfE", scope: !512, file: !8050, line: 545, type: !12770, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12772)
!12770 = !DISubroutineType(types: !12771)
!12771 = !{!18, !12542}
!12772 = !{!12773}
!12773 = !DILocalVariable(name: "self", arg: 1, scope: !12769, file: !8050, line: 545, type: !12542)
!12774 = !DILocation(line: 545, column: 31, scope: !12769)
!12775 = !DILocation(line: 546, column: 17, scope: !12769)
!12776 = !DILocation(line: 547, column: 14, scope: !12769)
!12777 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h95f51e08715f079bE", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12782)
!12778 = !DINamespace(name: "{impl#0}", scope: !12779)
!12779 = !DINamespace(name: "fmt", scope: !12539)
!12780 = !DISubroutineType(types: !12781)
!12781 = !{!310, !12542}
!12782 = !{!12783}
!12783 = !DILocalVariable(name: "self", arg: 1, scope: !12784, file: !5459, line: 930, type: !12542)
!12784 = !DILexicalBlockFile(scope: !12777, file: !5459, discriminator: 0)
!12785 = !DILocation(line: 930, column: 1, scope: !12784)
!12786 = !DILocation(line: 875, column: 11, scope: !12777)
!12787 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h80c5057ec4257163E", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12788)
!12788 = !{!12789}
!12789 = !DILocalVariable(name: "self", arg: 1, scope: !12790, file: !5459, line: 930, type: !12542)
!12790 = !DILexicalBlockFile(scope: !12787, file: !5459, discriminator: 0)
!12791 = !DILocation(line: 930, column: 1, scope: !12790)
!12792 = !DILocation(line: 875, column: 11, scope: !12787)
!12793 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hc5bce9b8ae359cebE", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12794)
!12794 = !{!12795}
!12795 = !DILocalVariable(name: "self", arg: 1, scope: !12796, file: !5459, line: 930, type: !12542)
!12796 = !DILexicalBlockFile(scope: !12793, file: !5459, discriminator: 0)
!12797 = !DILocation(line: 930, column: 1, scope: !12796)
!12798 = !DILocation(line: 875, column: 11, scope: !12793)
!12799 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h7fb0bfbceceb7d3eE", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12800)
!12800 = !{!12801}
!12801 = !DILocalVariable(name: "self", arg: 1, scope: !12802, file: !5459, line: 930, type: !12542)
!12802 = !DILexicalBlockFile(scope: !12799, file: !5459, discriminator: 0)
!12803 = !DILocation(line: 930, column: 1, scope: !12802)
!12804 = !DILocation(line: 875, column: 11, scope: !12799)
!12805 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17he3064c2ef86babf1E", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12806)
!12806 = !{!12807}
!12807 = !DILocalVariable(name: "self", arg: 1, scope: !12808, file: !5459, line: 930, type: !12542)
!12808 = !DILexicalBlockFile(scope: !12805, file: !5459, discriminator: 0)
!12809 = !DILocation(line: 930, column: 1, scope: !12808)
!12810 = !DILocation(line: 875, column: 11, scope: !12805)
!12811 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hd1e200149ce70138E", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12812)
!12812 = !{!12813}
!12813 = !DILocalVariable(name: "self", arg: 1, scope: !12814, file: !5459, line: 930, type: !12542)
!12814 = !DILexicalBlockFile(scope: !12811, file: !5459, discriminator: 0)
!12815 = !DILocation(line: 930, column: 1, scope: !12814)
!12816 = !DILocation(line: 875, column: 11, scope: !12811)
!12817 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h6214d8e763e30c35E", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12818)
!12818 = !{!12819}
!12819 = !DILocalVariable(name: "self", arg: 1, scope: !12820, file: !5459, line: 930, type: !12542)
!12820 = !DILexicalBlockFile(scope: !12817, file: !5459, discriminator: 0)
!12821 = !DILocation(line: 930, column: 1, scope: !12820)
!12822 = !DILocation(line: 875, column: 11, scope: !12817)
!12823 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h6fb78d47c4af2f14E", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12824)
!12824 = !{!12825}
!12825 = !DILocalVariable(name: "self", arg: 1, scope: !12826, file: !5459, line: 930, type: !12542)
!12826 = !DILexicalBlockFile(scope: !12823, file: !5459, discriminator: 0)
!12827 = !DILocation(line: 930, column: 1, scope: !12826)
!12828 = !DILocation(line: 875, column: 11, scope: !12823)
!12829 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hf1778fb7b706627dE", scope: !12778, file: !8050, line: 460, type: !12780, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12830)
!12830 = !{!12831}
!12831 = !DILocalVariable(name: "self", arg: 1, scope: !12832, file: !5459, line: 930, type: !12542)
!12832 = !DILexicalBlockFile(scope: !12829, file: !5459, discriminator: 0)
!12833 = !DILocation(line: 930, column: 1, scope: !12832)
!12834 = !DILocation(line: 875, column: 11, scope: !12829)
!12835 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc43438b462e83b8E", scope: !12836, file: !5459, line: 1042, type: !12837, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12840)
!12836 = !DINamespace(name: "{impl#62}", scope: !54)
!12837 = !DISubroutineType(types: !12838)
!12838 = !{!192, !12839, !210}
!12839 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!12840 = !{!12841, !12842}
!12841 = !DILocalVariable(name: "self", arg: 1, scope: !12835, file: !5459, line: 1042, type: !12839)
!12842 = !DILocalVariable(name: "f", arg: 2, scope: !12835, file: !5459, line: 1042, type: !210)
!12843 = !DILocation(line: 1042, column: 10, scope: !12835)
!12844 = !DILocation(line: 1042, column: 14, scope: !12835)
!12845 = !DILocation(line: 1042, column: 15, scope: !12835)
!12846 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c6f0aefdb8ac588E", scope: !12847, file: !5459, line: 1059, type: !12848, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12851)
!12847 = !DINamespace(name: "{impl#72}", scope: !54)
!12848 = !DISubroutineType(types: !12849)
!12849 = !{!192, !12850, !210}
!12850 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !820, size: 64, align: 64, dwarfAddressSpace: 0)
!12851 = !{!12852, !12853}
!12852 = !DILocalVariable(name: "self", arg: 1, scope: !12846, file: !5459, line: 1059, type: !12850)
!12853 = !DILocalVariable(name: "f", arg: 2, scope: !12846, file: !5459, line: 1059, type: !210)
!12854 = !DILocation(line: 1059, column: 23, scope: !12846)
!12855 = !{i8 0, i8 31}
!12856 = !DILocation(line: 1059, column: 27, scope: !12846)
!12857 = !DILocation(line: 1059, column: 28, scope: !12846)
!12858 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h810d426eb5b1b9a1E", scope: !664, file: !5866, line: 40, type: !5903, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12859)
!12859 = !{!12860}
!12860 = !DILocalVariable(name: "start_address", arg: 1, scope: !12858, file: !5866, line: 40, type: !355)
!12861 = !DILocation(line: 40, column: 48, scope: !12858)
!12862 = !DILocation(line: 41, column: 9, scope: !12858)
!12863 = !DILocation(line: 45, column: 6, scope: !12858)
!12864 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hd936053659bd09e1E", scope: !698, file: !5866, line: 40, type: !5912, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12865)
!12865 = !{!12866}
!12866 = !DILocalVariable(name: "start_address", arg: 1, scope: !12864, file: !5866, line: 40, type: !355)
!12867 = !DILocation(line: 40, column: 48, scope: !12864)
!12868 = !DILocation(line: 41, column: 9, scope: !12864)
!12869 = !DILocation(line: 45, column: 6, scope: !12864)
!12870 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hfbaf45e305143d63E", scope: !682, file: !5866, line: 40, type: !5921, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12871)
!12871 = !{!12872}
!12872 = !DILocalVariable(name: "start_address", arg: 1, scope: !12870, file: !5866, line: 40, type: !355)
!12873 = !DILocation(line: 40, column: 48, scope: !12870)
!12874 = !DILocation(line: 41, column: 9, scope: !12870)
!12875 = !DILocation(line: 45, column: 6, scope: !12870)
!12876 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5ab78c9fffb267fdE", scope: !664, file: !5866, line: 59, type: !12877, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12879)
!12877 = !DISubroutineType(types: !12878)
!12878 = !{!355, !664}
!12879 = !{!12880}
!12880 = !DILocalVariable(name: "self", arg: 1, scope: !12876, file: !5866, line: 59, type: !664)
!12881 = !DILocation(line: 59, column: 26, scope: !12876)
!12882 = !DILocation(line: 60, column: 9, scope: !12876)
!12883 = !DILocation(line: 61, column: 6, scope: !12876)
!12884 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h8bc1128bec0e808bE", scope: !682, file: !5866, line: 59, type: !12885, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12887)
!12885 = !DISubroutineType(types: !12886)
!12886 = !{!355, !682}
!12887 = !{!12888}
!12888 = !DILocalVariable(name: "self", arg: 1, scope: !12884, file: !5866, line: 59, type: !682)
!12889 = !DILocation(line: 59, column: 26, scope: !12884)
!12890 = !DILocation(line: 60, column: 9, scope: !12884)
!12891 = !DILocation(line: 61, column: 6, scope: !12884)
!12892 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf8285fdb7569b1c4E", scope: !698, file: !5866, line: 59, type: !12893, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12895)
!12893 = !DISubroutineType(types: !12894)
!12894 = !{!355, !698}
!12895 = !{!12896}
!12896 = !DILocalVariable(name: "self", arg: 1, scope: !12892, file: !5866, line: 59, type: !698)
!12897 = !DILocation(line: 59, column: 26, scope: !12892)
!12898 = !DILocation(line: 60, column: 9, scope: !12892)
!12899 = !DILocation(line: 61, column: 6, scope: !12892)
!12900 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h66e7ca827605e2c6E", scope: !12901, file: !6021, line: 16, type: !12902, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12904)
!12901 = !DINamespace(name: "{impl#14}", scope: !572)
!12902 = !DISubroutineType(types: !12903)
!12903 = !{!192, !614, !210}
!12904 = !{!12905, !12906}
!12905 = !DILocalVariable(name: "self", arg: 1, scope: !12900, file: !6021, line: 16, type: !614)
!12906 = !DILocalVariable(name: "f", arg: 2, scope: !12900, file: !6021, line: 16, type: !210)
!12907 = !DILocation(line: 16, column: 10, scope: !12900)
!12908 = !DILocation(line: 19, column: 5, scope: !12900)
!12909 = !DILocation(line: 16, column: 15, scope: !12900)
!12910 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf5fc6558563ebbbaE", scope: !12911, file: !6021, line: 682, type: !12912, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12915)
!12911 = !DINamespace(name: "{impl#15}", scope: !572)
!12912 = !DISubroutineType(types: !12913)
!12913 = !{!192, !12914, !210}
!12914 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!12915 = !{!12916, !12917}
!12916 = !DILocalVariable(name: "self", arg: 1, scope: !12910, file: !6021, line: 682, type: !12914)
!12917 = !DILocalVariable(name: "f", arg: 2, scope: !12910, file: !6021, line: 682, type: !210)
!12918 = !DILocation(line: 682, column: 10, scope: !12910)
!12919 = !DILocation(line: 684, column: 5, scope: !12910)
!12920 = !DILocation(line: 682, column: 15, scope: !12910)
!12921 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hcbf82aa7ebfae4ddE", scope: !12922, file: !6021, line: 780, type: !12923, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12926)
!12922 = !DINamespace(name: "{impl#16}", scope: !572)
!12923 = !DISubroutineType(types: !12924)
!12924 = !{!192, !12925, !210}
!12925 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!12926 = !{!12927, !12928}
!12927 = !DILocalVariable(name: "self", arg: 1, scope: !12921, file: !6021, line: 780, type: !12925)
!12928 = !DILocalVariable(name: "f", arg: 2, scope: !12921, file: !6021, line: 780, type: !210)
!12929 = !DILocation(line: 780, column: 10, scope: !12921)
!12930 = !DILocation(line: 780, column: 14, scope: !12921)
!12931 = !DILocation(line: 780, column: 15, scope: !12921)
!12932 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fe7050a7105814eE", scope: !12933, file: !6021, line: 786, type: !12934, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12937)
!12933 = !DINamespace(name: "{impl#17}", scope: !572)
!12934 = !DISubroutineType(types: !12935)
!12935 = !{!192, !12936, !210}
!12936 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !849, size: 64, align: 64, dwarfAddressSpace: 0)
!12937 = !{!12938, !12939}
!12938 = !DILocalVariable(name: "self", arg: 1, scope: !12932, file: !6021, line: 786, type: !12936)
!12939 = !DILocalVariable(name: "f", arg: 2, scope: !12932, file: !6021, line: 786, type: !210)
!12940 = !DILocation(line: 786, column: 10, scope: !12932)
!12941 = !DILocation(line: 786, column: 14, scope: !12932)
!12942 = !DILocation(line: 786, column: 15, scope: !12932)
!12943 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h5790eeabae38d2e0E", scope: !12944, file: !6038, line: 10, type: !12945, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12947)
!12944 = !DINamespace(name: "{impl#7}", scope: !576)
!12945 = !DISubroutineType(types: !12946)
!12946 = !{!192, !6053, !210}
!12947 = !{!12948, !12949}
!12948 = !DILocalVariable(name: "self", arg: 1, scope: !12943, file: !6038, line: 10, type: !6053)
!12949 = !DILocalVariable(name: "f", arg: 2, scope: !12943, file: !6038, line: 10, type: !210)
!12950 = !DILocation(line: 10, column: 10, scope: !12943)
!12951 = !DILocation(line: 12, column: 5, scope: !12943)
!12952 = !DILocation(line: 10, column: 15, scope: !12943)
!12953 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hed578f2d735a3b0aE", scope: !12954, file: !6038, line: 52, type: !12955, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12957)
!12954 = !DINamespace(name: "{impl#8}", scope: !576)
!12955 = !DISubroutineType(types: !12956)
!12956 = !{!192, !605, !210}
!12957 = !{!12958, !12959}
!12958 = !DILocalVariable(name: "self", arg: 1, scope: !12953, file: !6038, line: 52, type: !605)
!12959 = !DILocalVariable(name: "f", arg: 2, scope: !12953, file: !6038, line: 52, type: !210)
!12960 = !DILocation(line: 52, column: 10, scope: !12953)
!12961 = !DILocation(line: 54, column: 5, scope: !12953)
!12962 = !DILocation(line: 52, column: 15, scope: !12953)
!12963 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h73ee6b1529977ab0E", scope: !12964, file: !6076, line: 32, type: !12965, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12967)
!12964 = !DINamespace(name: "{impl#7}", scope: !810)
!12965 = !DISubroutineType(types: !12966)
!12966 = !{!192, !6301, !210}
!12967 = !{!12968, !12969}
!12968 = !DILocalVariable(name: "self", arg: 1, scope: !12963, file: !6076, line: 32, type: !6301)
!12969 = !DILocalVariable(name: "f", arg: 2, scope: !12963, file: !6076, line: 32, type: !210)
!12970 = !DILocation(line: 32, column: 10, scope: !12963)
!12971 = !DILocation(line: 35, column: 5, scope: !12963)
!12972 = !DILocation(line: 32, column: 15, scope: !12963)
!12973 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h20e791b7033b70e1E", scope: !12974, file: !6076, line: 920, type: !7253, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12975)
!12974 = !DINamespace(name: "{impl#8}", scope: !810)
!12975 = !{!12976, !12977}
!12976 = !DILocalVariable(name: "self", arg: 1, scope: !12973, file: !6076, line: 920, type: !7255)
!12977 = !DILocalVariable(name: "f", arg: 2, scope: !12973, file: !6076, line: 920, type: !210)
!12978 = !DILocation(line: 920, column: 10, scope: !12973)
!12979 = !DILocation(line: 920, column: 14, scope: !12973)
!12980 = !DILocation(line: 920, column: 15, scope: !12973)
!12981 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h3dd9c5ea06cb8042E", scope: !12982, file: !327, line: 57, type: !12983, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12986)
!12982 = !DINamespace(name: "{impl#4}", scope: !326)
!12983 = !DISubroutineType(types: !12984)
!12984 = !{!192, !12985, !210}
!12985 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7086, size: 64, align: 64, dwarfAddressSpace: 0)
!12986 = !{!12987, !12988, !12989, !12991, !12992, !12993}
!12987 = !DILocalVariable(name: "self", arg: 1, scope: !12981, file: !327, line: 57, type: !12985)
!12988 = !DILocalVariable(name: "f", arg: 2, scope: !12981, file: !327, line: 57, type: !210)
!12989 = !DILocalVariable(name: "__self_0", scope: !12990, file: !327, line: 62, type: !7387, align: 8)
!12990 = distinct !DILexicalBlock(scope: !12981, file: !327, line: 57, column: 10)
!12991 = !DILocalVariable(name: "__self_1", scope: !12990, file: !327, line: 64, type: !28, align: 8)
!12992 = !DILocalVariable(name: "__self_2", scope: !12990, file: !327, line: 70, type: !719, align: 8)
!12993 = !DILocalVariable(name: "__self_0", scope: !12994, file: !327, line: 75, type: !647, align: 8)
!12994 = distinct !DILexicalBlock(scope: !12981, file: !327, line: 57, column: 10)
!12995 = !DILocation(line: 57, column: 10, scope: !12981)
!12996 = !DILocation(line: 70, column: 9, scope: !12990)
!12997 = !DILocation(line: 75, column: 25, scope: !12994)
!12998 = !{i64 0, i64 5}
!12999 = !DILocation(line: 62, column: 9, scope: !12981)
!13000 = !DILocation(line: 62, column: 9, scope: !12990)
!13001 = !DILocation(line: 64, column: 9, scope: !12981)
!13002 = !DILocation(line: 64, column: 9, scope: !12990)
!13003 = !DILocation(line: 70, column: 9, scope: !12981)
!13004 = !DILocation(line: 57, column: 10, scope: !12990)
!13005 = !DILocation(line: 75, column: 25, scope: !12981)
!13006 = !DILocation(line: 57, column: 10, scope: !12994)
!13007 = !DILocation(line: 57, column: 15, scope: !12981)
!13008 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hec46e8b357b3a070E", scope: !13009, file: !327, line: 79, type: !13010, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13012)
!13009 = !DINamespace(name: "{impl#5}", scope: !326)
!13010 = !DISubroutineType(types: !13011)
!13011 = !{!192, !7387, !210}
!13012 = !{!13013, !13014, !13015, !13017, !13019}
!13013 = !DILocalVariable(name: "self", arg: 1, scope: !13008, file: !327, line: 79, type: !7387)
!13014 = !DILocalVariable(name: "f", arg: 2, scope: !13008, file: !327, line: 79, type: !210)
!13015 = !DILocalVariable(name: "__self_0", scope: !13016, file: !327, line: 82, type: !746, align: 8)
!13016 = distinct !DILexicalBlock(scope: !13008, file: !327, line: 79, column: 10)
!13017 = !DILocalVariable(name: "__self_0", scope: !13018, file: !327, line: 84, type: !737, align: 8)
!13018 = distinct !DILexicalBlock(scope: !13008, file: !327, line: 79, column: 10)
!13019 = !DILocalVariable(name: "__self_0", scope: !13020, file: !327, line: 86, type: !728, align: 8)
!13020 = distinct !DILexicalBlock(scope: !13008, file: !327, line: 79, column: 10)
!13021 = !DILocation(line: 79, column: 10, scope: !13008)
!13022 = !DILocation(line: 82, column: 14, scope: !13016)
!13023 = !DILocation(line: 84, column: 14, scope: !13018)
!13024 = !DILocation(line: 86, column: 14, scope: !13020)
!13025 = !DILocation(line: 82, column: 14, scope: !13008)
!13026 = !DILocation(line: 79, column: 10, scope: !13016)
!13027 = !DILocation(line: 84, column: 14, scope: !13008)
!13028 = !DILocation(line: 79, column: 10, scope: !13018)
!13029 = !DILocation(line: 86, column: 14, scope: !13008)
!13030 = !DILocation(line: 79, column: 10, scope: !13020)
!13031 = !DILocation(line: 79, column: 15, scope: !13008)
!13032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17hb2faf3b64a14c27dE", scope: !13033, file: !327, line: 413, type: !13034, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13037)
!13033 = !DINamespace(name: "{impl#7}", scope: !326)
!13034 = !DISubroutineType(types: !13035)
!13035 = !{!192, !13036, !210}
!13036 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6247, size: 64, align: 64, dwarfAddressSpace: 0)
!13037 = !{!13038, !13039}
!13038 = !DILocalVariable(name: "self", arg: 1, scope: !13032, file: !327, line: 413, type: !13036)
!13039 = !DILocalVariable(name: "f", arg: 2, scope: !13032, file: !327, line: 413, type: !210)
!13040 = !DILocation(line: 413, column: 10, scope: !13032)
!13041 = !DILocation(line: 415, column: 27, scope: !13032)
!13042 = !DILocation(line: 413, column: 15, scope: !13032)
!13043 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b9ac4a0b758645aE", scope: !13044, file: !327, line: 453, type: !13045, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13048)
!13044 = !DINamespace(name: "{impl#10}", scope: !326)
!13045 = !DISubroutineType(types: !13046)
!13046 = !{!192, !13047, !210}
!13047 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !881, size: 64, align: 64, dwarfAddressSpace: 0)
!13048 = !{!13049, !13050, !13051}
!13049 = !DILocalVariable(name: "self", arg: 1, scope: !13043, file: !327, line: 453, type: !13047)
!13050 = !DILocalVariable(name: "f", arg: 2, scope: !13043, file: !327, line: 453, type: !210)
!13051 = !DILocalVariable(name: "__self_0", scope: !13052, file: !327, line: 461, type: !647, align: 8)
!13052 = distinct !DILexicalBlock(scope: !13043, file: !327, line: 453, column: 10)
!13053 = !DILocation(line: 453, column: 10, scope: !13043)
!13054 = !DILocation(line: 461, column: 25, scope: !13052)
!13055 = !DILocation(line: 461, column: 25, scope: !13043)
!13056 = !DILocation(line: 453, column: 10, scope: !13052)
!13057 = !DILocation(line: 453, column: 15, scope: !13043)
!13058 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h878bc995b21244b2E", scope: !13059, file: !327, line: 465, type: !13060, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13063)
!13059 = !DINamespace(name: "{impl#11}", scope: !326)
!13060 = !DISubroutineType(types: !13061)
!13061 = !{!192, !13062, !210}
!13062 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!13063 = !{!13064, !13065}
!13064 = !DILocalVariable(name: "self", arg: 1, scope: !13058, file: !327, line: 465, type: !13062)
!13065 = !DILocalVariable(name: "f", arg: 2, scope: !13058, file: !327, line: 465, type: !210)
!13066 = !DILocation(line: 465, column: 10, scope: !13058)
!13067 = !DILocation(line: 465, column: 14, scope: !13058)
!13068 = !DILocation(line: 465, column: 15, scope: !13058)
!13069 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7364c0efa344763aE", scope: !13070, file: !327, line: 475, type: !13071, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13074)
!13070 = !DINamespace(name: "{impl#12}", scope: !326)
!13071 = !DISubroutineType(types: !13072)
!13072 = !{!192, !13073, !210}
!13073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3439, size: 64, align: 64, dwarfAddressSpace: 0)
!13074 = !{!13075, !13076, !13077}
!13075 = !DILocalVariable(name: "self", arg: 1, scope: !13069, file: !327, line: 475, type: !13073)
!13076 = !DILocalVariable(name: "f", arg: 2, scope: !13069, file: !327, line: 475, type: !210)
!13077 = !DILocalVariable(name: "__self_0", scope: !13078, file: !327, line: 483, type: !647, align: 8)
!13078 = distinct !DILexicalBlock(scope: !13069, file: !327, line: 475, column: 10)
!13079 = !DILocation(line: 475, column: 10, scope: !13069)
!13080 = !DILocation(line: 483, column: 25, scope: !13078)
!13081 = !DILocation(line: 483, column: 25, scope: !13069)
!13082 = !DILocation(line: 475, column: 10, scope: !13078)
!13083 = !DILocation(line: 475, column: 15, scope: !13069)
!13084 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hc256c787948ff735E", scope: !13085, file: !7451, line: 25, type: !13086, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13089)
!13085 = !DINamespace(name: "{impl#25}", scope: !673)
!13086 = !DISubroutineType(types: !13087)
!13087 = !{!192, !13088, !210}
!13088 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !672, size: 64, align: 64, dwarfAddressSpace: 0)
!13089 = !{!13090, !13091}
!13090 = !DILocalVariable(name: "self", arg: 1, scope: !13084, file: !7451, line: 25, type: !13088)
!13091 = !DILocalVariable(name: "f", arg: 2, scope: !13084, file: !7451, line: 25, type: !210)
!13092 = !DILocation(line: 25, column: 10, scope: !13084)
!13093 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h57c209a2195d9a3fE", scope: !13094, file: !7451, line: 29, type: !13095, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13098)
!13094 = !DINamespace(name: "{impl#34}", scope: !673)
!13095 = !DISubroutineType(types: !13096)
!13096 = !{!192, !13097, !210}
!13097 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !689, size: 64, align: 64, dwarfAddressSpace: 0)
!13098 = !{!13099, !13100}
!13099 = !DILocalVariable(name: "self", arg: 1, scope: !13093, file: !7451, line: 29, type: !13097)
!13100 = !DILocalVariable(name: "f", arg: 2, scope: !13093, file: !7451, line: 29, type: !210)
!13101 = !DILocation(line: 29, column: 10, scope: !13093)
!13102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7fcb980066dcb58E", scope: !13103, file: !7451, line: 35, type: !13104, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13107)
!13103 = !DINamespace(name: "{impl#43}", scope: !673)
!13104 = !DISubroutineType(types: !13105)
!13105 = !{!192, !13106, !210}
!13106 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !705, size: 64, align: 64, dwarfAddressSpace: 0)
!13107 = !{!13108, !13109}
!13108 = !DILocalVariable(name: "self", arg: 1, scope: !13102, file: !7451, line: 35, type: !13106)
!13109 = !DILocalVariable(name: "f", arg: 2, scope: !13102, file: !7451, line: 35, type: !210)
!13110 = !DILocation(line: 35, column: 10, scope: !13102)
!13111 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hbf551ae833a055e7E", scope: !874, file: !7451, line: 106, type: !13112, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13114)
!13112 = !DISubroutineType(types: !13113)
!13113 = !{!13, !874}
!13114 = !{!13115}
!13115 = !DILocalVariable(name: "self", arg: 1, scope: !13111, file: !7451, line: 106, type: !874)
!13116 = !DILocation(line: 106, column: 26, scope: !13111)
!13117 = !DILocation(line: 107, column: 9, scope: !13111)
!13118 = !DILocation(line: 108, column: 6, scope: !13111)
!13119 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he1c37ef70b73379bE", scope: !968, file: !7451, line: 106, type: !13120, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13122)
!13120 = !DISubroutineType(types: !13121)
!13121 = !{!13, !968}
!13122 = !{!13123}
!13123 = !DILocalVariable(name: "self", arg: 1, scope: !13119, file: !7451, line: 106, type: !968)
!13124 = !DILocation(line: 106, column: 26, scope: !13119)
!13125 = !DILocation(line: 107, column: 9, scope: !13119)
!13126 = !DILocation(line: 108, column: 6, scope: !13119)
!13127 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17he4b08e0b7e989c1cE", scope: !1011, file: !7451, line: 106, type: !13128, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13130)
!13128 = !DISubroutineType(types: !13129)
!13129 = !{!13, !1011}
!13130 = !{!13131}
!13131 = !DILocalVariable(name: "self", arg: 1, scope: !13127, file: !7451, line: 106, type: !1011)
!13132 = !DILocation(line: 106, column: 26, scope: !13127)
!13133 = !DILocation(line: 107, column: 9, scope: !13127)
!13134 = !DILocation(line: 108, column: 6, scope: !13127)
!13135 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h560a3fce7cf00621E", scope: !968, file: !7451, line: 120, type: !13136, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13138)
!13136 = !DISubroutineType(types: !13137)
!13137 = !{!636, !968}
!13138 = !{!13139}
!13139 = !DILocalVariable(name: "self", arg: 1, scope: !13135, file: !7451, line: 120, type: !968)
!13140 = !DILocation(line: 120, column: 21, scope: !13135)
!13141 = !DILocation(line: 121, column: 9, scope: !13135)
!13142 = !DILocation(line: 122, column: 6, scope: !13135)
!13143 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h773664ed3b0feec8E", scope: !1011, file: !7451, line: 120, type: !7493, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13144)
!13144 = !{!13145}
!13145 = !DILocalVariable(name: "self", arg: 1, scope: !13143, file: !7451, line: 120, type: !1011)
!13146 = !DILocation(line: 120, column: 21, scope: !13143)
!13147 = !DILocation(line: 121, column: 9, scope: !13143)
!13148 = !DILocation(line: 122, column: 6, scope: !13143)
!13149 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb8ae91578b674604E", scope: !874, file: !7451, line: 120, type: !13150, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13152)
!13150 = !DISubroutineType(types: !13151)
!13151 = !{!636, !874}
!13152 = !{!13153}
!13153 = !DILocalVariable(name: "self", arg: 1, scope: !13149, file: !7451, line: 120, type: !874)
!13154 = !DILocation(line: 120, column: 21, scope: !13149)
!13155 = !DILocation(line: 121, column: 9, scope: !13149)
!13156 = !DILocation(line: 122, column: 6, scope: !13149)
!13157 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6d37d85d0361607aE", scope: !1011, file: !7451, line: 127, type: !7493, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13158)
!13158 = !{!13159}
!13159 = !DILocalVariable(name: "self", arg: 1, scope: !13157, file: !7451, line: 127, type: !1011)
!13160 = !DILocation(line: 127, column: 21, scope: !13157)
!13161 = !DILocation(line: 128, column: 9, scope: !13157)
!13162 = !DILocation(line: 129, column: 6, scope: !13157)
!13163 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hafbd04558c360c32E", scope: !968, file: !7451, line: 127, type: !13136, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13164)
!13164 = !{!13165}
!13165 = !DILocalVariable(name: "self", arg: 1, scope: !13163, file: !7451, line: 127, type: !968)
!13166 = !DILocation(line: 127, column: 21, scope: !13163)
!13167 = !DILocation(line: 128, column: 9, scope: !13163)
!13168 = !DILocation(line: 129, column: 6, scope: !13163)
!13169 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb6d2a6d9137d07beE", scope: !874, file: !7451, line: 127, type: !13150, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13170)
!13170 = !{!13171}
!13171 = !DILocalVariable(name: "self", arg: 1, scope: !13169, file: !7451, line: 127, type: !874)
!13172 = !DILocation(line: 127, column: 21, scope: !13169)
!13173 = !DILocation(line: 128, column: 9, scope: !13169)
!13174 = !DILocation(line: 129, column: 6, scope: !13169)
!13175 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h6a2db73ec0e84152E", scope: !1011, file: !7451, line: 157, type: !7493, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13176)
!13176 = !{!13177}
!13177 = !DILocalVariable(name: "self", arg: 1, scope: !13175, file: !7451, line: 157, type: !1011)
!13178 = !DILocation(line: 157, column: 21, scope: !13175)
!13179 = !DILocation(line: 158, column: 9, scope: !13175)
!13180 = !DILocation(line: 159, column: 6, scope: !13175)
!13181 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e33ff2802e940fbE", scope: !874, file: !7451, line: 157, type: !13150, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13182)
!13182 = !{!13183}
!13183 = !DILocalVariable(name: "self", arg: 1, scope: !13181, file: !7451, line: 157, type: !874)
!13184 = !DILocation(line: 157, column: 21, scope: !13181)
!13185 = !DILocation(line: 158, column: 9, scope: !13181)
!13186 = !DILocation(line: 159, column: 6, scope: !13181)
!13187 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17ha753066d96b1babaE", scope: !13188, file: !7451, line: 401, type: !7502, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13189)
!13188 = !DINamespace(name: "{impl#75}", scope: !673)
!13189 = !{!13190, !13191}
!13190 = !DILocalVariable(name: "self", arg: 1, scope: !13187, file: !7451, line: 401, type: !7504)
!13191 = !DILocalVariable(name: "f", arg: 2, scope: !13187, file: !7451, line: 401, type: !210)
!13192 = !DILocation(line: 401, column: 10, scope: !13187)
!13193 = !DILocation(line: 401, column: 15, scope: !13187)
!13194 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hca9c4ba7b8ef3435E", scope: !13195, file: !7513, line: 12, type: !13196, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13199)
!13195 = !DINamespace(name: "{impl#20}", scope: !39)
!13196 = !DISubroutineType(types: !13197)
!13197 = !{!192, !13198, !210}
!13198 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!13199 = !{!13200, !13201}
!13200 = !DILocalVariable(name: "self", arg: 1, scope: !13194, file: !7513, line: 12, type: !13198)
!13201 = !DILocalVariable(name: "f", arg: 2, scope: !13194, file: !7513, line: 12, type: !210)
!13202 = !DILocation(line: 12, column: 10, scope: !13194)
!13203 = !DILocation(line: 12, column: 14, scope: !13194)
!13204 = !DILocation(line: 12, column: 15, scope: !13194)
!13205 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h442e584e33eb23faE", scope: !13206, file: !8050, line: 434, type: !13207, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13209)
!13206 = !DINamespace(name: "{impl#35}", scope: !39)
!13207 = !DISubroutineType(types: !13208)
!13208 = !{!192, !719, !210}
!13209 = !{!13210, !13211, !13212, !13214, !13216, !13218, !13220, !13222, !13224, !13226, !13228, !13230, !13232, !13234, !13236, !13238, !13240, !13242, !13244, !13246, !13248, !13250, !13252, !13254, !13256, !13258, !13260, !13262, !13264, !13266, !13268, !13270, !13272, !13274, !13276, !13278, !13280, !13282, !13284, !13286, !13288, !13290, !13292, !13294, !13296, !13298, !13300, !13302, !13304, !13306, !13308, !13310, !13312, !13314, !13316, !13318, !13320, !13322, !13324, !13326, !13328, !13330, !13332, !13334, !13336, !13338, !13340, !13342, !13344, !13346, !13348, !13350, !13352, !13354, !13356, !13358, !13360, !13362, !13364, !13366, !13368, !13370, !13372, !13374, !13376, !13378, !13380, !13382, !13384, !13386, !13388, !13390, !13392, !13394, !13396, !13398, !13400, !13402, !13404, !13406, !13408, !13410, !13412, !13414, !13416, !13418, !13420, !13422}
!13210 = !DILocalVariable(name: "self", arg: 1, scope: !13205, file: !8050, line: 434, type: !719)
!13211 = !DILocalVariable(name: "f", arg: 2, scope: !13205, file: !8050, line: 434, type: !210)
!13212 = !DILocalVariable(name: "first", scope: !13213, file: !8050, line: 471, type: !310, align: 1)
!13213 = distinct !DILexicalBlock(scope: !13205, file: !8050, line: 471, column: 17)
!13214 = !DILocalVariable(name: "residual", scope: !13215, file: !8050, line: 475, type: !8065, align: 1)
!13215 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13216 = !DILocalVariable(name: "val", scope: !13217, file: !8050, line: 475, type: !7, align: 1)
!13217 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13218 = !DILocalVariable(name: "residual", scope: !13219, file: !8050, line: 478, type: !8065, align: 1)
!13219 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13220 = !DILocalVariable(name: "val", scope: !13221, file: !8050, line: 478, type: !7, align: 1)
!13221 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13222 = !DILocalVariable(name: "residual", scope: !13223, file: !8050, line: 475, type: !8065, align: 1)
!13223 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13224 = !DILocalVariable(name: "val", scope: !13225, file: !8050, line: 475, type: !7, align: 1)
!13225 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13226 = !DILocalVariable(name: "residual", scope: !13227, file: !8050, line: 478, type: !8065, align: 1)
!13227 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13228 = !DILocalVariable(name: "val", scope: !13229, file: !8050, line: 478, type: !7, align: 1)
!13229 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13230 = !DILocalVariable(name: "residual", scope: !13231, file: !8050, line: 475, type: !8065, align: 1)
!13231 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13232 = !DILocalVariable(name: "val", scope: !13233, file: !8050, line: 475, type: !7, align: 1)
!13233 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13234 = !DILocalVariable(name: "residual", scope: !13235, file: !8050, line: 478, type: !8065, align: 1)
!13235 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13236 = !DILocalVariable(name: "val", scope: !13237, file: !8050, line: 478, type: !7, align: 1)
!13237 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13238 = !DILocalVariable(name: "residual", scope: !13239, file: !8050, line: 475, type: !8065, align: 1)
!13239 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13240 = !DILocalVariable(name: "val", scope: !13241, file: !8050, line: 475, type: !7, align: 1)
!13241 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13242 = !DILocalVariable(name: "residual", scope: !13243, file: !8050, line: 478, type: !8065, align: 1)
!13243 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13244 = !DILocalVariable(name: "val", scope: !13245, file: !8050, line: 478, type: !7, align: 1)
!13245 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13246 = !DILocalVariable(name: "residual", scope: !13247, file: !8050, line: 475, type: !8065, align: 1)
!13247 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13248 = !DILocalVariable(name: "val", scope: !13249, file: !8050, line: 475, type: !7, align: 1)
!13249 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13250 = !DILocalVariable(name: "residual", scope: !13251, file: !8050, line: 478, type: !8065, align: 1)
!13251 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13252 = !DILocalVariable(name: "val", scope: !13253, file: !8050, line: 478, type: !7, align: 1)
!13253 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13254 = !DILocalVariable(name: "residual", scope: !13255, file: !8050, line: 475, type: !8065, align: 1)
!13255 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13256 = !DILocalVariable(name: "val", scope: !13257, file: !8050, line: 475, type: !7, align: 1)
!13257 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13258 = !DILocalVariable(name: "residual", scope: !13259, file: !8050, line: 478, type: !8065, align: 1)
!13259 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13260 = !DILocalVariable(name: "val", scope: !13261, file: !8050, line: 478, type: !7, align: 1)
!13261 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13262 = !DILocalVariable(name: "residual", scope: !13263, file: !8050, line: 475, type: !8065, align: 1)
!13263 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13264 = !DILocalVariable(name: "val", scope: !13265, file: !8050, line: 475, type: !7, align: 1)
!13265 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13266 = !DILocalVariable(name: "residual", scope: !13267, file: !8050, line: 478, type: !8065, align: 1)
!13267 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13268 = !DILocalVariable(name: "val", scope: !13269, file: !8050, line: 478, type: !7, align: 1)
!13269 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13270 = !DILocalVariable(name: "residual", scope: !13271, file: !8050, line: 475, type: !8065, align: 1)
!13271 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13272 = !DILocalVariable(name: "val", scope: !13273, file: !8050, line: 475, type: !7, align: 1)
!13273 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13274 = !DILocalVariable(name: "residual", scope: !13275, file: !8050, line: 478, type: !8065, align: 1)
!13275 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13276 = !DILocalVariable(name: "val", scope: !13277, file: !8050, line: 478, type: !7, align: 1)
!13277 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13278 = !DILocalVariable(name: "residual", scope: !13279, file: !8050, line: 475, type: !8065, align: 1)
!13279 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13280 = !DILocalVariable(name: "val", scope: !13281, file: !8050, line: 475, type: !7, align: 1)
!13281 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13282 = !DILocalVariable(name: "residual", scope: !13283, file: !8050, line: 478, type: !8065, align: 1)
!13283 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13284 = !DILocalVariable(name: "val", scope: !13285, file: !8050, line: 478, type: !7, align: 1)
!13285 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13286 = !DILocalVariable(name: "residual", scope: !13287, file: !8050, line: 475, type: !8065, align: 1)
!13287 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13288 = !DILocalVariable(name: "val", scope: !13289, file: !8050, line: 475, type: !7, align: 1)
!13289 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13290 = !DILocalVariable(name: "residual", scope: !13291, file: !8050, line: 478, type: !8065, align: 1)
!13291 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13292 = !DILocalVariable(name: "val", scope: !13293, file: !8050, line: 478, type: !7, align: 1)
!13293 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13294 = !DILocalVariable(name: "residual", scope: !13295, file: !8050, line: 475, type: !8065, align: 1)
!13295 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13296 = !DILocalVariable(name: "val", scope: !13297, file: !8050, line: 475, type: !7, align: 1)
!13297 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13298 = !DILocalVariable(name: "residual", scope: !13299, file: !8050, line: 478, type: !8065, align: 1)
!13299 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13300 = !DILocalVariable(name: "val", scope: !13301, file: !8050, line: 478, type: !7, align: 1)
!13301 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13302 = !DILocalVariable(name: "residual", scope: !13303, file: !8050, line: 475, type: !8065, align: 1)
!13303 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13304 = !DILocalVariable(name: "val", scope: !13305, file: !8050, line: 475, type: !7, align: 1)
!13305 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13306 = !DILocalVariable(name: "residual", scope: !13307, file: !8050, line: 478, type: !8065, align: 1)
!13307 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13308 = !DILocalVariable(name: "val", scope: !13309, file: !8050, line: 478, type: !7, align: 1)
!13309 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13310 = !DILocalVariable(name: "residual", scope: !13311, file: !8050, line: 475, type: !8065, align: 1)
!13311 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13312 = !DILocalVariable(name: "val", scope: !13313, file: !8050, line: 475, type: !7, align: 1)
!13313 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13314 = !DILocalVariable(name: "residual", scope: !13315, file: !8050, line: 478, type: !8065, align: 1)
!13315 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13316 = !DILocalVariable(name: "val", scope: !13317, file: !8050, line: 478, type: !7, align: 1)
!13317 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13318 = !DILocalVariable(name: "residual", scope: !13319, file: !8050, line: 475, type: !8065, align: 1)
!13319 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13320 = !DILocalVariable(name: "val", scope: !13321, file: !8050, line: 475, type: !7, align: 1)
!13321 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13322 = !DILocalVariable(name: "residual", scope: !13323, file: !8050, line: 478, type: !8065, align: 1)
!13323 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13324 = !DILocalVariable(name: "val", scope: !13325, file: !8050, line: 478, type: !7, align: 1)
!13325 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13326 = !DILocalVariable(name: "residual", scope: !13327, file: !8050, line: 475, type: !8065, align: 1)
!13327 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13328 = !DILocalVariable(name: "val", scope: !13329, file: !8050, line: 475, type: !7, align: 1)
!13329 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13330 = !DILocalVariable(name: "residual", scope: !13331, file: !8050, line: 478, type: !8065, align: 1)
!13331 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13332 = !DILocalVariable(name: "val", scope: !13333, file: !8050, line: 478, type: !7, align: 1)
!13333 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13334 = !DILocalVariable(name: "residual", scope: !13335, file: !8050, line: 475, type: !8065, align: 1)
!13335 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13336 = !DILocalVariable(name: "val", scope: !13337, file: !8050, line: 475, type: !7, align: 1)
!13337 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13338 = !DILocalVariable(name: "residual", scope: !13339, file: !8050, line: 478, type: !8065, align: 1)
!13339 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13340 = !DILocalVariable(name: "val", scope: !13341, file: !8050, line: 478, type: !7, align: 1)
!13341 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13342 = !DILocalVariable(name: "residual", scope: !13343, file: !8050, line: 475, type: !8065, align: 1)
!13343 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13344 = !DILocalVariable(name: "val", scope: !13345, file: !8050, line: 475, type: !7, align: 1)
!13345 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13346 = !DILocalVariable(name: "residual", scope: !13347, file: !8050, line: 478, type: !8065, align: 1)
!13347 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13348 = !DILocalVariable(name: "val", scope: !13349, file: !8050, line: 478, type: !7, align: 1)
!13349 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13350 = !DILocalVariable(name: "residual", scope: !13351, file: !8050, line: 475, type: !8065, align: 1)
!13351 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13352 = !DILocalVariable(name: "val", scope: !13353, file: !8050, line: 475, type: !7, align: 1)
!13353 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13354 = !DILocalVariable(name: "residual", scope: !13355, file: !8050, line: 478, type: !8065, align: 1)
!13355 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13356 = !DILocalVariable(name: "val", scope: !13357, file: !8050, line: 478, type: !7, align: 1)
!13357 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13358 = !DILocalVariable(name: "residual", scope: !13359, file: !8050, line: 475, type: !8065, align: 1)
!13359 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13360 = !DILocalVariable(name: "val", scope: !13361, file: !8050, line: 475, type: !7, align: 1)
!13361 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13362 = !DILocalVariable(name: "residual", scope: !13363, file: !8050, line: 478, type: !8065, align: 1)
!13363 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13364 = !DILocalVariable(name: "val", scope: !13365, file: !8050, line: 478, type: !7, align: 1)
!13365 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13366 = !DILocalVariable(name: "residual", scope: !13367, file: !8050, line: 475, type: !8065, align: 1)
!13367 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13368 = !DILocalVariable(name: "val", scope: !13369, file: !8050, line: 475, type: !7, align: 1)
!13369 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13370 = !DILocalVariable(name: "residual", scope: !13371, file: !8050, line: 478, type: !8065, align: 1)
!13371 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13372 = !DILocalVariable(name: "val", scope: !13373, file: !8050, line: 478, type: !7, align: 1)
!13373 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13374 = !DILocalVariable(name: "residual", scope: !13375, file: !8050, line: 475, type: !8065, align: 1)
!13375 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13376 = !DILocalVariable(name: "val", scope: !13377, file: !8050, line: 475, type: !7, align: 1)
!13377 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13378 = !DILocalVariable(name: "residual", scope: !13379, file: !8050, line: 478, type: !8065, align: 1)
!13379 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13380 = !DILocalVariable(name: "val", scope: !13381, file: !8050, line: 478, type: !7, align: 1)
!13381 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13382 = !DILocalVariable(name: "residual", scope: !13383, file: !8050, line: 475, type: !8065, align: 1)
!13383 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13384 = !DILocalVariable(name: "val", scope: !13385, file: !8050, line: 475, type: !7, align: 1)
!13385 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13386 = !DILocalVariable(name: "residual", scope: !13387, file: !8050, line: 478, type: !8065, align: 1)
!13387 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13388 = !DILocalVariable(name: "val", scope: !13389, file: !8050, line: 478, type: !7, align: 1)
!13389 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13390 = !DILocalVariable(name: "residual", scope: !13391, file: !8050, line: 475, type: !8065, align: 1)
!13391 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13392 = !DILocalVariable(name: "val", scope: !13393, file: !8050, line: 475, type: !7, align: 1)
!13393 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13394 = !DILocalVariable(name: "residual", scope: !13395, file: !8050, line: 478, type: !8065, align: 1)
!13395 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13396 = !DILocalVariable(name: "val", scope: !13397, file: !8050, line: 478, type: !7, align: 1)
!13397 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13398 = !DILocalVariable(name: "residual", scope: !13399, file: !8050, line: 475, type: !8065, align: 1)
!13399 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 47)
!13400 = !DILocalVariable(name: "val", scope: !13401, file: !8050, line: 475, type: !7, align: 1)
!13401 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 475, column: 29)
!13402 = !DILocalVariable(name: "residual", scope: !13403, file: !8050, line: 478, type: !8065, align: 1)
!13403 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 70)
!13404 = !DILocalVariable(name: "val", scope: !13405, file: !8050, line: 478, type: !7, align: 1)
!13405 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 478, column: 25)
!13406 = !DILocalVariable(name: "extra_bits", scope: !13407, file: !8050, line: 481, type: !18, align: 8)
!13407 = distinct !DILexicalBlock(scope: !13213, file: !8050, line: 481, column: 17)
!13408 = !DILocalVariable(name: "residual", scope: !13409, file: !8050, line: 484, type: !8065, align: 1)
!13409 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 484, column: 43)
!13410 = !DILocalVariable(name: "val", scope: !13411, file: !8050, line: 484, type: !7, align: 1)
!13411 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 484, column: 25)
!13412 = !DILocalVariable(name: "residual", scope: !13413, file: !8050, line: 487, type: !8065, align: 1)
!13413 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 487, column: 38)
!13414 = !DILocalVariable(name: "val", scope: !13415, file: !8050, line: 487, type: !7, align: 1)
!13415 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 487, column: 21)
!13416 = !DILocalVariable(name: "residual", scope: !13417, file: !8050, line: 488, type: !8065, align: 1)
!13417 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 488, column: 70)
!13418 = !DILocalVariable(name: "val", scope: !13419, file: !8050, line: 488, type: !7, align: 1)
!13419 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 488, column: 21)
!13420 = !DILocalVariable(name: "residual", scope: !13421, file: !8050, line: 491, type: !8065, align: 1)
!13421 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 491, column: 43)
!13422 = !DILocalVariable(name: "val", scope: !13423, file: !8050, line: 491, type: !7, align: 1)
!13423 = distinct !DILexicalBlock(scope: !13407, file: !8050, line: 491, column: 21)
!13424 = !DILocation(line: 434, column: 20, scope: !13205)
!13425 = !DILocation(line: 434, column: 27, scope: !13205)
!13426 = !DILocation(line: 471, column: 21, scope: !13213)
!13427 = !DILocation(line: 475, column: 47, scope: !13215)
!13428 = !DILocation(line: 475, column: 29, scope: !13217)
!13429 = !DILocation(line: 478, column: 70, scope: !13219)
!13430 = !DILocation(line: 478, column: 25, scope: !13221)
!13431 = !DILocation(line: 475, column: 47, scope: !13223)
!13432 = !DILocation(line: 475, column: 29, scope: !13225)
!13433 = !DILocation(line: 478, column: 70, scope: !13227)
!13434 = !DILocation(line: 478, column: 25, scope: !13229)
!13435 = !DILocation(line: 475, column: 47, scope: !13231)
!13436 = !DILocation(line: 475, column: 29, scope: !13233)
!13437 = !DILocation(line: 478, column: 70, scope: !13235)
!13438 = !DILocation(line: 478, column: 25, scope: !13237)
!13439 = !DILocation(line: 475, column: 47, scope: !13239)
!13440 = !DILocation(line: 475, column: 29, scope: !13241)
!13441 = !DILocation(line: 478, column: 70, scope: !13243)
!13442 = !DILocation(line: 478, column: 25, scope: !13245)
!13443 = !DILocation(line: 475, column: 47, scope: !13247)
!13444 = !DILocation(line: 475, column: 29, scope: !13249)
!13445 = !DILocation(line: 478, column: 70, scope: !13251)
!13446 = !DILocation(line: 478, column: 25, scope: !13253)
!13447 = !DILocation(line: 475, column: 47, scope: !13255)
!13448 = !DILocation(line: 475, column: 29, scope: !13257)
!13449 = !DILocation(line: 478, column: 70, scope: !13259)
!13450 = !DILocation(line: 478, column: 25, scope: !13261)
!13451 = !DILocation(line: 475, column: 47, scope: !13263)
!13452 = !DILocation(line: 475, column: 29, scope: !13265)
!13453 = !DILocation(line: 478, column: 70, scope: !13267)
!13454 = !DILocation(line: 478, column: 25, scope: !13269)
!13455 = !DILocation(line: 475, column: 47, scope: !13271)
!13456 = !DILocation(line: 475, column: 29, scope: !13273)
!13457 = !DILocation(line: 478, column: 70, scope: !13275)
!13458 = !DILocation(line: 478, column: 25, scope: !13277)
!13459 = !DILocation(line: 475, column: 47, scope: !13279)
!13460 = !DILocation(line: 475, column: 29, scope: !13281)
!13461 = !DILocation(line: 478, column: 70, scope: !13283)
!13462 = !DILocation(line: 478, column: 25, scope: !13285)
!13463 = !DILocation(line: 475, column: 47, scope: !13287)
!13464 = !DILocation(line: 475, column: 29, scope: !13289)
!13465 = !DILocation(line: 478, column: 70, scope: !13291)
!13466 = !DILocation(line: 478, column: 25, scope: !13293)
!13467 = !DILocation(line: 475, column: 47, scope: !13295)
!13468 = !DILocation(line: 475, column: 29, scope: !13297)
!13469 = !DILocation(line: 478, column: 70, scope: !13299)
!13470 = !DILocation(line: 478, column: 25, scope: !13301)
!13471 = !DILocation(line: 475, column: 47, scope: !13303)
!13472 = !DILocation(line: 475, column: 29, scope: !13305)
!13473 = !DILocation(line: 478, column: 70, scope: !13307)
!13474 = !DILocation(line: 478, column: 25, scope: !13309)
!13475 = !DILocation(line: 475, column: 47, scope: !13311)
!13476 = !DILocation(line: 475, column: 29, scope: !13313)
!13477 = !DILocation(line: 478, column: 70, scope: !13315)
!13478 = !DILocation(line: 478, column: 25, scope: !13317)
!13479 = !DILocation(line: 475, column: 47, scope: !13319)
!13480 = !DILocation(line: 475, column: 29, scope: !13321)
!13481 = !DILocation(line: 478, column: 70, scope: !13323)
!13482 = !DILocation(line: 478, column: 25, scope: !13325)
!13483 = !DILocation(line: 475, column: 47, scope: !13327)
!13484 = !DILocation(line: 475, column: 29, scope: !13329)
!13485 = !DILocation(line: 478, column: 70, scope: !13331)
!13486 = !DILocation(line: 478, column: 25, scope: !13333)
!13487 = !DILocation(line: 475, column: 47, scope: !13335)
!13488 = !DILocation(line: 475, column: 29, scope: !13337)
!13489 = !DILocation(line: 478, column: 70, scope: !13339)
!13490 = !DILocation(line: 478, column: 25, scope: !13341)
!13491 = !DILocation(line: 475, column: 47, scope: !13343)
!13492 = !DILocation(line: 475, column: 29, scope: !13345)
!13493 = !DILocation(line: 478, column: 70, scope: !13347)
!13494 = !DILocation(line: 478, column: 25, scope: !13349)
!13495 = !DILocation(line: 475, column: 47, scope: !13351)
!13496 = !DILocation(line: 475, column: 29, scope: !13353)
!13497 = !DILocation(line: 478, column: 70, scope: !13355)
!13498 = !DILocation(line: 478, column: 25, scope: !13357)
!13499 = !DILocation(line: 475, column: 47, scope: !13359)
!13500 = !DILocation(line: 475, column: 29, scope: !13361)
!13501 = !DILocation(line: 478, column: 70, scope: !13363)
!13502 = !DILocation(line: 478, column: 25, scope: !13365)
!13503 = !DILocation(line: 475, column: 47, scope: !13367)
!13504 = !DILocation(line: 475, column: 29, scope: !13369)
!13505 = !DILocation(line: 478, column: 70, scope: !13371)
!13506 = !DILocation(line: 478, column: 25, scope: !13373)
!13507 = !DILocation(line: 475, column: 47, scope: !13375)
!13508 = !DILocation(line: 475, column: 29, scope: !13377)
!13509 = !DILocation(line: 478, column: 70, scope: !13379)
!13510 = !DILocation(line: 478, column: 25, scope: !13381)
!13511 = !DILocation(line: 475, column: 47, scope: !13383)
!13512 = !DILocation(line: 475, column: 29, scope: !13385)
!13513 = !DILocation(line: 478, column: 70, scope: !13387)
!13514 = !DILocation(line: 478, column: 25, scope: !13389)
!13515 = !DILocation(line: 475, column: 47, scope: !13391)
!13516 = !DILocation(line: 475, column: 29, scope: !13393)
!13517 = !DILocation(line: 478, column: 70, scope: !13395)
!13518 = !DILocation(line: 478, column: 25, scope: !13397)
!13519 = !DILocation(line: 475, column: 47, scope: !13399)
!13520 = !DILocation(line: 475, column: 29, scope: !13401)
!13521 = !DILocation(line: 478, column: 70, scope: !13403)
!13522 = !DILocation(line: 478, column: 25, scope: !13405)
!13523 = !DILocation(line: 481, column: 21, scope: !13407)
!13524 = !DILocation(line: 484, column: 43, scope: !13409)
!13525 = !DILocation(line: 484, column: 25, scope: !13411)
!13526 = !DILocation(line: 487, column: 38, scope: !13413)
!13527 = !DILocation(line: 487, column: 21, scope: !13415)
!13528 = !DILocation(line: 488, column: 70, scope: !13417)
!13529 = !DILocation(line: 488, column: 21, scope: !13419)
!13530 = !DILocation(line: 491, column: 43, scope: !13421)
!13531 = !DILocation(line: 491, column: 21, scope: !13423)
!13532 = !DILocation(line: 471, column: 33, scope: !13205)
!13533 = !DILocation(line: 473, column: 46, scope: !13213)
!13534 = !DILocation(line: 474, column: 29, scope: !13213)
!13535 = !DILocation(line: 474, column: 28, scope: !13213)
!13536 = !DILocation(line: 477, column: 25, scope: !13213)
!13537 = !DILocation(line: 478, column: 25, scope: !13213)
!13538 = !DILocation(line: 475, column: 29, scope: !13213)
!13539 = !DILocation(line: 475, column: 29, scope: !13215)
!13540 = !DILocation(line: 494, column: 14, scope: !13205)
!13541 = !DILocation(line: 478, column: 25, scope: !13219)
!13542 = !DILocation(line: 475, column: 29, scope: !13223)
!13543 = !DILocation(line: 478, column: 25, scope: !13227)
!13544 = !DILocation(line: 475, column: 29, scope: !13231)
!13545 = !DILocation(line: 478, column: 25, scope: !13235)
!13546 = !DILocation(line: 475, column: 29, scope: !13239)
!13547 = !DILocation(line: 478, column: 25, scope: !13243)
!13548 = !DILocation(line: 475, column: 29, scope: !13247)
!13549 = !DILocation(line: 478, column: 25, scope: !13251)
!13550 = !DILocation(line: 475, column: 29, scope: !13255)
!13551 = !DILocation(line: 478, column: 25, scope: !13259)
!13552 = !DILocation(line: 475, column: 29, scope: !13263)
!13553 = !DILocation(line: 478, column: 25, scope: !13267)
!13554 = !DILocation(line: 475, column: 29, scope: !13271)
!13555 = !DILocation(line: 478, column: 25, scope: !13275)
!13556 = !DILocation(line: 475, column: 29, scope: !13279)
!13557 = !DILocation(line: 478, column: 25, scope: !13283)
!13558 = !DILocation(line: 475, column: 29, scope: !13287)
!13559 = !DILocation(line: 478, column: 25, scope: !13291)
!13560 = !DILocation(line: 475, column: 29, scope: !13295)
!13561 = !DILocation(line: 478, column: 25, scope: !13299)
!13562 = !DILocation(line: 475, column: 29, scope: !13303)
!13563 = !DILocation(line: 478, column: 25, scope: !13307)
!13564 = !DILocation(line: 475, column: 29, scope: !13311)
!13565 = !DILocation(line: 478, column: 25, scope: !13315)
!13566 = !DILocation(line: 475, column: 29, scope: !13319)
!13567 = !DILocation(line: 478, column: 25, scope: !13323)
!13568 = !DILocation(line: 475, column: 29, scope: !13327)
!13569 = !DILocation(line: 478, column: 25, scope: !13331)
!13570 = !DILocation(line: 475, column: 29, scope: !13335)
!13571 = !DILocation(line: 478, column: 25, scope: !13339)
!13572 = !DILocation(line: 475, column: 29, scope: !13343)
!13573 = !DILocation(line: 478, column: 25, scope: !13347)
!13574 = !DILocation(line: 475, column: 29, scope: !13351)
!13575 = !DILocation(line: 478, column: 25, scope: !13355)
!13576 = !DILocation(line: 475, column: 29, scope: !13359)
!13577 = !DILocation(line: 478, column: 25, scope: !13363)
!13578 = !DILocation(line: 475, column: 29, scope: !13367)
!13579 = !DILocation(line: 478, column: 25, scope: !13371)
!13580 = !DILocation(line: 475, column: 29, scope: !13375)
!13581 = !DILocation(line: 478, column: 25, scope: !13379)
!13582 = !DILocation(line: 475, column: 29, scope: !13383)
!13583 = !DILocation(line: 478, column: 25, scope: !13387)
!13584 = !DILocation(line: 475, column: 29, scope: !13391)
!13585 = !DILocation(line: 478, column: 25, scope: !13395)
!13586 = !DILocation(line: 481, column: 34, scope: !13213)
!13587 = !DILocation(line: 481, column: 47, scope: !13213)
!13588 = !DILocation(line: 481, column: 46, scope: !13213)
!13589 = !DILocation(line: 482, column: 20, scope: !13407)
!13590 = !DILocation(line: 475, column: 29, scope: !13399)
!13591 = !DILocation(line: 478, column: 25, scope: !13403)
!13592 = !DILocation(line: 490, column: 20, scope: !13407)
!13593 = !DILocation(line: 483, column: 25, scope: !13407)
!13594 = !DILocation(line: 483, column: 24, scope: !13407)
!13595 = !DILocation(line: 486, column: 21, scope: !13407)
!13596 = !DILocation(line: 487, column: 21, scope: !13407)
!13597 = !DILocation(line: 484, column: 25, scope: !13407)
!13598 = !DILocation(line: 484, column: 25, scope: !13409)
!13599 = !DILocation(line: 488, column: 21, scope: !13407)
!13600 = !DILocation(line: 487, column: 21, scope: !13413)
!13601 = !DILocation(line: 488, column: 21, scope: !13417)
!13602 = !DILocation(line: 493, column: 17, scope: !13407)
!13603 = !DILocation(line: 491, column: 21, scope: !13407)
!13604 = !DILocation(line: 491, column: 21, scope: !13421)
!13605 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1af68cafd984dba1E", scope: !13606, file: !8050, line: 497, type: !13207, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13607)
!13606 = !DINamespace(name: "{impl#36}", scope: !39)
!13607 = !{!13608, !13609}
!13608 = !DILocalVariable(name: "self", arg: 1, scope: !13605, file: !8050, line: 497, type: !719)
!13609 = !DILocalVariable(name: "f", arg: 2, scope: !13605, file: !8050, line: 497, type: !210)
!13610 = !DILocation(line: 497, column: 20, scope: !13605)
!13611 = !DILocation(line: 497, column: 27, scope: !13605)
!13612 = !DILocation(line: 498, column: 17, scope: !13605)
!13613 = !DILocation(line: 499, column: 14, scope: !13605)
!13614 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h147496a7bcc240dfE", scope: !13615, file: !8050, line: 502, type: !13207, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13616)
!13615 = !DINamespace(name: "{impl#37}", scope: !39)
!13616 = !{!13617, !13618}
!13617 = !DILocalVariable(name: "self", arg: 1, scope: !13614, file: !8050, line: 502, type: !719)
!13618 = !DILocalVariable(name: "f", arg: 2, scope: !13614, file: !8050, line: 502, type: !210)
!13619 = !DILocation(line: 502, column: 20, scope: !13614)
!13620 = !DILocation(line: 502, column: 27, scope: !13614)
!13621 = !DILocation(line: 503, column: 17, scope: !13614)
!13622 = !DILocation(line: 504, column: 14, scope: !13614)
!13623 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h39ac2b3f3fc6e0daE", scope: !13624, file: !8050, line: 507, type: !13207, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13625)
!13624 = !DINamespace(name: "{impl#38}", scope: !39)
!13625 = !{!13626, !13627}
!13626 = !DILocalVariable(name: "self", arg: 1, scope: !13623, file: !8050, line: 507, type: !719)
!13627 = !DILocalVariable(name: "f", arg: 2, scope: !13623, file: !8050, line: 507, type: !210)
!13628 = !DILocation(line: 507, column: 20, scope: !13623)
!13629 = !DILocation(line: 507, column: 27, scope: !13623)
!13630 = !DILocation(line: 508, column: 17, scope: !13623)
!13631 = !DILocation(line: 509, column: 14, scope: !13623)
!13632 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6ed060f73e666b53E", scope: !13633, file: !8050, line: 512, type: !13207, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13634)
!13633 = !DINamespace(name: "{impl#39}", scope: !39)
!13634 = !{!13635, !13636}
!13635 = !DILocalVariable(name: "self", arg: 1, scope: !13632, file: !8050, line: 512, type: !719)
!13636 = !DILocalVariable(name: "f", arg: 2, scope: !13632, file: !8050, line: 512, type: !210)
!13637 = !DILocation(line: 512, column: 20, scope: !13632)
!13638 = !DILocation(line: 512, column: 27, scope: !13632)
!13639 = !DILocation(line: 513, column: 17, scope: !13632)
!13640 = !DILocation(line: 514, column: 14, scope: !13632)
!13641 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h8f5fafda68216e92E", scope: !366, file: !8050, line: 532, type: !13642, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!13642 = !DISubroutineType(types: !13643)
!13643 = !{!366}
!13644 = !DILocation(line: 541, column: 14, scope: !13641)
!13645 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h809379d7ad38bedfE", scope: !366, file: !8050, line: 545, type: !13646, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13648)
!13646 = !DISubroutineType(types: !13647)
!13647 = !{!18, !719}
!13648 = !{!13649}
!13649 = !DILocalVariable(name: "self", arg: 1, scope: !13645, file: !8050, line: 545, type: !719)
!13650 = !DILocation(line: 545, column: 31, scope: !13645)
!13651 = !DILocation(line: 546, column: 17, scope: !13645)
!13652 = !DILocation(line: 547, column: 14, scope: !13645)
!13653 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h61d03c1113a7e360E", scope: !366, file: !8050, line: 563, type: !13654, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13656)
!13654 = !DISubroutineType(types: !13655)
!13655 = !{!366, !18}
!13656 = !{!13657}
!13657 = !DILocalVariable(name: "bits", arg: 1, scope: !13653, file: !8050, line: 563, type: !18)
!13658 = !DILocation(line: 563, column: 45, scope: !13653)
!13659 = !DILocation(line: 564, column: 37, scope: !13653)
!13660 = !DILocation(line: 564, column: 30, scope: !13653)
!13661 = !DILocation(line: 564, column: 17, scope: !13653)
!13662 = !DILocation(line: 565, column: 14, scope: !13653)
!13663 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h2264eb8eeffd166eE", scope: !366, file: !8050, line: 603, type: !13664, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13666)
!13664 = !DISubroutineType(types: !13665)
!13665 = !{!310, !719, !366}
!13666 = !{!13667, !13668}
!13667 = !DILocalVariable(name: "self", arg: 1, scope: !13663, file: !8050, line: 603, type: !719)
!13668 = !DILocalVariable(name: "other", arg: 2, scope: !13663, file: !8050, line: 603, type: !366)
!13669 = !DILocation(line: 603, column: 35, scope: !13663)
!13670 = !DILocation(line: 603, column: 42, scope: !13663)
!13671 = !DILocation(line: 604, column: 18, scope: !13663)
!13672 = !DILocation(line: 604, column: 17, scope: !13663)
!13673 = !DILocation(line: 605, column: 14, scope: !13663)
!13674 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h822865194a024bc6E", scope: !13675, file: !8050, line: 731, type: !13676, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13678)
!13675 = !DINamespace(name: "{impl#41}", scope: !39)
!13676 = !DISubroutineType(types: !13677)
!13677 = !{!366, !366, !366}
!13678 = !{!13679, !13680}
!13679 = !DILocalVariable(name: "self", arg: 1, scope: !13674, file: !8050, line: 731, type: !366)
!13680 = !DILocalVariable(name: "other", arg: 2, scope: !13674, file: !8050, line: 731, type: !366)
!13681 = !DILocation(line: 731, column: 22, scope: !13674)
!13682 = !DILocation(line: 731, column: 28, scope: !13674)
!13683 = !DILocation(line: 732, column: 30, scope: !13674)
!13684 = !DILocation(line: 732, column: 17, scope: !13674)
!13685 = !DILocation(line: 733, column: 14, scope: !13674)
!13686 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hf5433940dfe56fb4E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13691)
!13687 = !DINamespace(name: "{impl#0}", scope: !13688)
!13688 = !DINamespace(name: "fmt", scope: !13206)
!13689 = !DISubroutineType(types: !13690)
!13690 = !{!310, !719}
!13691 = !{!13692}
!13692 = !DILocalVariable(name: "self", arg: 1, scope: !13693, file: !7513, line: 107, type: !719)
!13693 = !DILexicalBlockFile(scope: !13686, file: !7513, discriminator: 0)
!13694 = !DILocation(line: 107, column: 1, scope: !13693)
!13695 = !DILocation(line: 875, column: 11, scope: !13686)
!13696 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h515cad188e86317aE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13697)
!13697 = !{!13698}
!13698 = !DILocalVariable(name: "self", arg: 1, scope: !13699, file: !7513, line: 107, type: !719)
!13699 = !DILexicalBlockFile(scope: !13696, file: !7513, discriminator: 0)
!13700 = !DILocation(line: 107, column: 1, scope: !13699)
!13701 = !DILocation(line: 875, column: 11, scope: !13696)
!13702 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hb004c4fa4f5cf32cE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13703)
!13703 = !{!13704}
!13704 = !DILocalVariable(name: "self", arg: 1, scope: !13705, file: !7513, line: 107, type: !719)
!13705 = !DILexicalBlockFile(scope: !13702, file: !7513, discriminator: 0)
!13706 = !DILocation(line: 107, column: 1, scope: !13705)
!13707 = !DILocation(line: 875, column: 11, scope: !13702)
!13708 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hff04351801624324E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13709)
!13709 = !{!13710}
!13710 = !DILocalVariable(name: "self", arg: 1, scope: !13711, file: !7513, line: 107, type: !719)
!13711 = !DILexicalBlockFile(scope: !13708, file: !7513, discriminator: 0)
!13712 = !DILocation(line: 107, column: 1, scope: !13711)
!13713 = !DILocation(line: 875, column: 11, scope: !13708)
!13714 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h611d1a655932bedaE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13715)
!13715 = !{!13716}
!13716 = !DILocalVariable(name: "self", arg: 1, scope: !13717, file: !7513, line: 107, type: !719)
!13717 = !DILexicalBlockFile(scope: !13714, file: !7513, discriminator: 0)
!13718 = !DILocation(line: 107, column: 1, scope: !13717)
!13719 = !DILocation(line: 875, column: 11, scope: !13714)
!13720 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hfc9dc6fe96d1261aE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13721)
!13721 = !{!13722}
!13722 = !DILocalVariable(name: "self", arg: 1, scope: !13723, file: !7513, line: 107, type: !719)
!13723 = !DILexicalBlockFile(scope: !13720, file: !7513, discriminator: 0)
!13724 = !DILocation(line: 107, column: 1, scope: !13723)
!13725 = !DILocation(line: 875, column: 11, scope: !13720)
!13726 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8f303c4df809b8aaE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13727)
!13727 = !{!13728}
!13728 = !DILocalVariable(name: "self", arg: 1, scope: !13729, file: !7513, line: 107, type: !719)
!13729 = !DILexicalBlockFile(scope: !13726, file: !7513, discriminator: 0)
!13730 = !DILocation(line: 107, column: 1, scope: !13729)
!13731 = !DILocation(line: 875, column: 11, scope: !13726)
!13732 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h03f0d8b62baafc22E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13733)
!13733 = !{!13734}
!13734 = !DILocalVariable(name: "self", arg: 1, scope: !13735, file: !7513, line: 107, type: !719)
!13735 = !DILexicalBlockFile(scope: !13732, file: !7513, discriminator: 0)
!13736 = !DILocation(line: 107, column: 1, scope: !13735)
!13737 = !DILocation(line: 875, column: 11, scope: !13732)
!13738 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17hc84c9d57f33df549E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13739)
!13739 = !{!13740}
!13740 = !DILocalVariable(name: "self", arg: 1, scope: !13741, file: !7513, line: 107, type: !719)
!13741 = !DILexicalBlockFile(scope: !13738, file: !7513, discriminator: 0)
!13742 = !DILocation(line: 107, column: 1, scope: !13741)
!13743 = !DILocation(line: 875, column: 11, scope: !13738)
!13744 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917hf62d0b29e49fed78E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13745)
!13745 = !{!13746}
!13746 = !DILocalVariable(name: "self", arg: 1, scope: !13747, file: !7513, line: 107, type: !719)
!13747 = !DILexicalBlockFile(scope: !13744, file: !7513, discriminator: 0)
!13748 = !DILocation(line: 107, column: 1, scope: !13747)
!13749 = !DILocation(line: 875, column: 11, scope: !13744)
!13750 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h81797fc0ac0c875bE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13751)
!13751 = !{!13752}
!13752 = !DILocalVariable(name: "self", arg: 1, scope: !13753, file: !7513, line: 107, type: !719)
!13753 = !DILexicalBlockFile(scope: !13750, file: !7513, discriminator: 0)
!13754 = !DILocation(line: 107, column: 1, scope: !13753)
!13755 = !DILocation(line: 875, column: 11, scope: !13750)
!13756 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h3d8ea5c64a375124E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13757)
!13757 = !{!13758}
!13758 = !DILocalVariable(name: "self", arg: 1, scope: !13759, file: !7513, line: 107, type: !719)
!13759 = !DILexicalBlockFile(scope: !13756, file: !7513, discriminator: 0)
!13760 = !DILocation(line: 107, column: 1, scope: !13759)
!13761 = !DILocation(line: 875, column: 11, scope: !13756)
!13762 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h1bb169bb784cab2aE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13763)
!13763 = !{!13764}
!13764 = !DILocalVariable(name: "self", arg: 1, scope: !13765, file: !7513, line: 107, type: !719)
!13765 = !DILexicalBlockFile(scope: !13762, file: !7513, discriminator: 0)
!13766 = !DILocation(line: 107, column: 1, scope: !13765)
!13767 = !DILocation(line: 875, column: 11, scope: !13762)
!13768 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h5c4468255872e027E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13769)
!13769 = !{!13770}
!13770 = !DILocalVariable(name: "self", arg: 1, scope: !13771, file: !7513, line: 107, type: !719)
!13771 = !DILexicalBlockFile(scope: !13768, file: !7513, discriminator: 0)
!13772 = !DILocation(line: 107, column: 1, scope: !13771)
!13773 = !DILocation(line: 875, column: 11, scope: !13768)
!13774 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417ha650b5a37010dad6E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13775)
!13775 = !{!13776}
!13776 = !DILocalVariable(name: "self", arg: 1, scope: !13777, file: !7513, line: 107, type: !719)
!13777 = !DILexicalBlockFile(scope: !13774, file: !7513, discriminator: 0)
!13778 = !DILocation(line: 107, column: 1, scope: !13777)
!13779 = !DILocation(line: 875, column: 11, scope: !13774)
!13780 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h98b6c2124dbe5e3fE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13781)
!13781 = !{!13782}
!13782 = !DILocalVariable(name: "self", arg: 1, scope: !13783, file: !7513, line: 107, type: !719)
!13783 = !DILexicalBlockFile(scope: !13780, file: !7513, discriminator: 0)
!13784 = !DILocation(line: 107, column: 1, scope: !13783)
!13785 = !DILocation(line: 875, column: 11, scope: !13780)
!13786 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h16166d8e0011a531E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13787)
!13787 = !{!13788}
!13788 = !DILocalVariable(name: "self", arg: 1, scope: !13789, file: !7513, line: 107, type: !719)
!13789 = !DILexicalBlockFile(scope: !13786, file: !7513, discriminator: 0)
!13790 = !DILocation(line: 107, column: 1, scope: !13789)
!13791 = !DILocation(line: 875, column: 11, scope: !13786)
!13792 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h5250dfd6ab3a5957E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13793)
!13793 = !{!13794}
!13794 = !DILocalVariable(name: "self", arg: 1, scope: !13795, file: !7513, line: 107, type: !719)
!13795 = !DILexicalBlockFile(scope: !13792, file: !7513, discriminator: 0)
!13796 = !DILocation(line: 107, column: 1, scope: !13795)
!13797 = !DILocation(line: 875, column: 11, scope: !13792)
!13798 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha2c24b2352d69f48E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13799)
!13799 = !{!13800}
!13800 = !DILocalVariable(name: "self", arg: 1, scope: !13801, file: !7513, line: 107, type: !719)
!13801 = !DILexicalBlockFile(scope: !13798, file: !7513, discriminator: 0)
!13802 = !DILocation(line: 107, column: 1, scope: !13801)
!13803 = !DILocation(line: 875, column: 11, scope: !13798)
!13804 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h352cc9d9e39fb43eE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13805)
!13805 = !{!13806}
!13806 = !DILocalVariable(name: "self", arg: 1, scope: !13807, file: !7513, line: 107, type: !719)
!13807 = !DILexicalBlockFile(scope: !13804, file: !7513, discriminator: 0)
!13808 = !DILocation(line: 107, column: 1, scope: !13807)
!13809 = !DILocation(line: 875, column: 11, scope: !13804)
!13810 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h9d4322b32b71e72fE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13811)
!13811 = !{!13812}
!13812 = !DILocalVariable(name: "self", arg: 1, scope: !13813, file: !7513, line: 107, type: !719)
!13813 = !DILexicalBlockFile(scope: !13810, file: !7513, discriminator: 0)
!13814 = !DILocation(line: 107, column: 1, scope: !13813)
!13815 = !DILocation(line: 875, column: 11, scope: !13810)
!13816 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf6cdfdeb53600820E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13817)
!13817 = !{!13818}
!13818 = !DILocalVariable(name: "self", arg: 1, scope: !13819, file: !7513, line: 107, type: !719)
!13819 = !DILexicalBlockFile(scope: !13816, file: !7513, discriminator: 0)
!13820 = !DILocation(line: 107, column: 1, scope: !13819)
!13821 = !DILocation(line: 875, column: 11, scope: !13816)
!13822 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3490c883d601ce65E", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13823)
!13823 = !{!13824}
!13824 = !DILocalVariable(name: "self", arg: 1, scope: !13825, file: !7513, line: 107, type: !719)
!13825 = !DILexicalBlockFile(scope: !13822, file: !7513, discriminator: 0)
!13826 = !DILocation(line: 107, column: 1, scope: !13825)
!13827 = !DILocation(line: 875, column: 11, scope: !13822)
!13828 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h9c1f18d9882748baE", scope: !13687, file: !8050, line: 460, type: !13689, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13829)
!13829 = !{!13830}
!13830 = !DILocalVariable(name: "self", arg: 1, scope: !13831, file: !7513, line: 107, type: !719)
!13831 = !DILexicalBlockFile(scope: !13828, file: !7513, discriminator: 0)
!13832 = !DILocation(line: 107, column: 1, scope: !13831)
!13833 = !DILocation(line: 875, column: 11, scope: !13828)
!13834 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h85fc8e638395c647E", scope: !13835, file: !7513, line: 271, type: !13836, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13838)
!13835 = !DINamespace(name: "{impl#53}", scope: !39)
!13836 = !DISubroutineType(types: !13837)
!13837 = !{!192, !635, !210}
!13838 = !{!13839, !13840}
!13839 = !DILocalVariable(name: "self", arg: 1, scope: !13834, file: !7513, line: 271, type: !635)
!13840 = !DILocalVariable(name: "f", arg: 2, scope: !13834, file: !7513, line: 271, type: !210)
!13841 = !DILocation(line: 271, column: 10, scope: !13834)
!13842 = !DILocation(line: 272, column: 27, scope: !13834)
!13843 = !DILocation(line: 271, column: 15, scope: !13834)
!13844 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f4e3cea7d3e547fE", scope: !13845, file: !7513, line: 322, type: !13846, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13849)
!13845 = !DINamespace(name: "{impl#63}", scope: !39)
!13846 = !DISubroutineType(types: !13847)
!13847 = !{!192, !13848, !210}
!13848 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4705, size: 64, align: 64, dwarfAddressSpace: 0)
!13849 = !{!13850, !13851}
!13850 = !DILocalVariable(name: "self", arg: 1, scope: !13844, file: !7513, line: 322, type: !13848)
!13851 = !DILocalVariable(name: "f", arg: 2, scope: !13844, file: !7513, line: 322, type: !210)
!13852 = !DILocation(line: 322, column: 10, scope: !13844)
!13853 = !DILocation(line: 323, column: 23, scope: !13844)
!13854 = !DILocation(line: 322, column: 15, scope: !13844)
!13855 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4797c2a6e757395E", scope: !13856, file: !7513, line: 368, type: !13857, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13860)
!13856 = !DINamespace(name: "{impl#73}", scope: !39)
!13857 = !DISubroutineType(types: !13858)
!13858 = !{!192, !13859, !210}
!13859 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !814, size: 64, align: 64, dwarfAddressSpace: 0)
!13860 = !{!13861, !13862}
!13861 = !DILocalVariable(name: "self", arg: 1, scope: !13855, file: !7513, line: 368, type: !13859)
!13862 = !DILocalVariable(name: "f", arg: 2, scope: !13855, file: !7513, line: 368, type: !210)
!13863 = !DILocation(line: 368, column: 10, scope: !13855)
!13864 = !DILocation(line: 368, column: 14, scope: !13855)
!13865 = !DILocation(line: 368, column: 15, scope: !13855)
!13866 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h201bffb701ce04c8E", scope: !13868, file: !13867, line: 10, type: !13870, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13882)
!13867 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13868 = !DINamespace(name: "{impl#1}", scope: !13869)
!13869 = !DINamespace(name: "tss", scope: !41)
!13870 = !DISubroutineType(types: !13871)
!13871 = !{!192, !13872, !210}
!13872 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13873, size: 64, align: 64, dwarfAddressSpace: 0)
!13873 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13869, file: !2, size: 832, align: 32, elements: !13874, templateParams: !19, identifier: "380f381d1a4ef933a594809879bba9d8")
!13874 = !{!13875, !13876, !13877, !13878, !13879, !13880, !13881}
!13875 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13873, file: !2, baseType: !65, size: 32, align: 32)
!13876 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13873, file: !2, baseType: !763, size: 192, align: 64, offset: 32)
!13877 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13873, file: !2, baseType: !18, size: 64, align: 64, offset: 224)
!13878 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13873, file: !2, baseType: !772, size: 448, align: 64, offset: 288)
!13879 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13873, file: !2, baseType: !18, size: 64, align: 64, offset: 736)
!13880 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13873, file: !2, baseType: !57, size: 16, align: 16, offset: 800)
!13881 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13873, file: !2, baseType: !57, size: 16, align: 16, offset: 816)
!13882 = !{!13883, !13884, !13885, !13889}
!13883 = !DILocalVariable(name: "self", arg: 1, scope: !13866, file: !13867, line: 10, type: !13872)
!13884 = !DILocalVariable(name: "f", arg: 2, scope: !13866, file: !13867, line: 10, type: !210)
!13885 = !DILocalVariable(name: "names", scope: !13886, file: !13867, line: 10, type: !13887, align: 8)
!13886 = distinct !DILexicalBlock(scope: !13866, file: !13867, line: 10, column: 10)
!13887 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !13888, size: 64, align: 64, dwarfAddressSpace: 0)
!13888 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !773)
!13889 = !DILocalVariable(name: "values", scope: !13890, file: !13867, line: 10, type: !12498, align: 8)
!13890 = distinct !DILexicalBlock(scope: !13886, file: !13867, line: 10, column: 10)
!13891 = !DILocation(line: 10, column: 10, scope: !13866)
!13892 = !DILocation(line: 10, column: 10, scope: !13886)
!13893 = !DILocation(line: 13, column: 5, scope: !13886)
!13894 = !DILocation(line: 15, column: 5, scope: !13886)
!13895 = !DILocation(line: 16, column: 5, scope: !13886)
!13896 = !DILocation(line: 18, column: 5, scope: !13886)
!13897 = !DILocation(line: 19, column: 5, scope: !13886)
!13898 = !DILocation(line: 20, column: 5, scope: !13886)
!13899 = !DILocation(line: 22, column: 5, scope: !13886)
!13900 = !DILocation(line: 10, column: 10, scope: !13890)
!13901 = !DILocation(line: 10, column: 15, scope: !13866)
!13902 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hd52184e58a95fbdbE", scope: !13904, file: !13903, line: 15, type: !13905, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13908)
!13903 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!13904 = !DINamespace(name: "{impl#0}", scope: !41)
!13905 = !DISubroutineType(types: !13906)
!13906 = !{!192, !13907, !210}
!13907 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5442, size: 64, align: 64, dwarfAddressSpace: 0)
!13908 = !{!13909, !13910}
!13909 = !DILocalVariable(name: "self", arg: 1, scope: !13902, file: !13903, line: 15, type: !13907)
!13910 = !DILocalVariable(name: "f", arg: 2, scope: !13902, file: !13903, line: 15, type: !210)
!13911 = !DILocation(line: 15, column: 10, scope: !13902)
!13912 = !DILocation(line: 19, column: 5, scope: !13902)
!13913 = !DILocation(line: 21, column: 5, scope: !13902)
!13914 = !DILocation(line: 15, column: 15, scope: !13902)
!13915 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h19911c6c48cea1c5E", scope: !13916, file: !4848, line: 21, type: !13917, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13920)
!13916 = !DINamespace(name: "{impl#1}", scope: !15)
!13917 = !DISubroutineType(types: !13918)
!13918 = !{!192, !13919, !210}
!13919 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!13920 = !{!13921, !13922}
!13921 = !DILocalVariable(name: "self", arg: 1, scope: !13915, file: !4848, line: 21, type: !13919)
!13922 = !DILocalVariable(name: "f", arg: 2, scope: !13915, file: !4848, line: 21, type: !210)
!13923 = !DILocation(line: 21, column: 10, scope: !13915)
!13924 = !DILocation(line: 21, column: 14, scope: !13915)
!13925 = !DILocation(line: 21, column: 15, scope: !13915)
