Invoking simulator...
Verdi>simv -ucli -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09; Runtime version O-2018.09;  Jan 28 14:16 2021
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* : Create FSDB file '/home/DICS_LAB/M10912039/CIC/CIC_2010_grad/sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.
*Verdi* : Enable RPC Server(8073)
Verdi>fsdbDumpvars 0 "testfixture.s1.clk"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.rst"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.updown"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.cs"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.ns"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_A"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_Q"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_buffer"  +all +trace_process
*Verdi* : Dumping the signal (testfixture.s1.clk).
*Verdi* : Dumping the signal (testfixture.s1.rst).
*Verdi* : Dumping the signal (testfixture.s1.updown).
*Verdi* : Dumping the signal (testfixture.s1.cs).
*Verdi* : Dumping the signal (testfixture.s1.ns).
*Verdi* : Dumping the signal (testfixture.s1.RB1_A).
*Verdi* : Dumping the signal (testfixture.s1.RB1_Q).
*Verdi* : Dumping the signal (testfixture.s1.RB1_buffer).
*Verdi* : Flush all FSDB Files at 0 ps.
Verdi>run
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 773450200000 ps
CPU Time:      6.530 seconds;       Data structure size:   0.0Mb
Thu Jan 28 14:25:30 2021
Invoking simulator...

Verdi>simv -ucli -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc
Notice: timing checks disabled with +notimingcheck at compile-time
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* : Create FSDB file '/home/DICS_LAB/M10912039/CIC/CIC_2010_grad/sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.
*Verdi* : Enable RPC Server(10435)
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09; Runtime version O-2018.09;  Jan 28 14:25 2021
Verdi>run
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Verdi>fsdbDumpvars 0 "testfixture.s1.RB1_buffer"  +all +trace_process
*Verdi* : Dumping the signal (testfixture.s1.RB1_buffer).
           V C S   S i m u l a t i o n   R e p o r t 
Time: 343116150000 ps
CPU Time:      3.820 seconds;       Data structure size:   0.0Mb
Thu Jan 28 14:27:16 2021
