#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 16 14:35:26 2025
# Process ID: 69886
# Current directory: /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/butvinm/Dev/3rd-party/vivado/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0.dcp' for cell 'design_1_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.sdk/project_1/Debug/project_1.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25268 ; free virtual = 34673
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.617 ; gain = 1119.828 ; free physical = 25268 ; free virtual = 34673
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25245 ; free virtual = 34651

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 112b5a39a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25243 ; free virtual = 34648

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 215acda8e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25139 ; free virtual = 34546
INFO: [Opt 31-389] Phase Retarget created 92 cells and removed 144 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f0ec02bf

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25139 ; free virtual = 34546
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 57 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15126ec78

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25137 ; free virtual = 34543
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 719 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15126ec78

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25137 ; free virtual = 34543
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15126ec78

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25137 ; free virtual = 34543
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1518624c3

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25137 ; free virtual = 34543
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              92  |             144  |                                              2  |
|  Constant propagation         |               2  |              57  |                                              0  |
|  Sweep                        |              16  |             719  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25137 ; free virtual = 34543
Ending Logic Optimization Task | Checksum: 1dd18e056

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 25132 ; free virtual = 34538

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.347 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1dd18e056

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25110 ; free virtual = 34520
Ending Power Optimization Task | Checksum: 1dd18e056

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2790.137 ; gain = 158.520 ; free physical = 25116 ; free virtual = 34526

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dd18e056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25116 ; free virtual = 34526

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25116 ; free virtual = 34526
Ending Netlist Obfuscation Task | Checksum: 1dd18e056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25116 ; free virtual = 34526
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25116 ; free virtual = 34526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2790.137 ; gain = 0.000 ; free physical = 25111 ; free virtual = 34521
INFO: [Common 17-1381] The checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26354 ; free virtual = 35766
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10faa5967

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26354 ; free virtual = 35766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26354 ; free virtual = 35766

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 39081475

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26345 ; free virtual = 35760

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10c60b841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26302 ; free virtual = 35719

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10c60b841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26302 ; free virtual = 35719
Phase 1 Placer Initialization | Checksum: 10c60b841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26302 ; free virtual = 35719

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: db140ddf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26295 ; free virtual = 35712

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26377 ; free virtual = 35796

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b78aa996

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26374 ; free virtual = 35793
Phase 2.2 Global Placement Core | Checksum: e67d2dc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26376 ; free virtual = 35796
Phase 2 Global Placement | Checksum: e67d2dc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26376 ; free virtual = 35796

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1089a6391

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26372 ; free virtual = 35792

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f947d008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26362 ; free virtual = 35782

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 40b68b4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26358 ; free virtual = 35778

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9f7e8d6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26358 ; free virtual = 35778

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11fcba8fe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26260 ; free virtual = 35680

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14d434f7e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26226 ; free virtual = 35647

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14308e7af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26225 ; free virtual = 35645
Phase 3 Detail Placement | Checksum: 14308e7af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26225 ; free virtual = 35645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d6e749ca

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d6e749ca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26166 ; free virtual = 35587
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.443. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a826f24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26166 ; free virtual = 35586
Phase 4.1 Post Commit Optimization | Checksum: 14a826f24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26165 ; free virtual = 35585

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a826f24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26162 ; free virtual = 35583

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a826f24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26165 ; free virtual = 35585

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26164 ; free virtual = 35585
Phase 4.4 Final Placement Cleanup | Checksum: 1b2c8120c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26162 ; free virtual = 35583
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2c8120c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26161 ; free virtual = 35582
Ending Placer Task | Checksum: 187ae230a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26159 ; free virtual = 35579
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26174 ; free virtual = 35595
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26174 ; free virtual = 35595
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26159 ; free virtual = 35583
INFO: [Common 17-1381] The checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26090 ; free virtual = 35512
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 26082 ; free virtual = 35504
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: acd3ef53 ConstDB: 0 ShapeSum: dada33b7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18a50871d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 25033 ; free virtual = 34450
Post Restoration Checksum: NetGraph: bbfcc2c8 NumContArr: ce53c455 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18a50871d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 25001 ; free virtual = 34419

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18a50871d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24965 ; free virtual = 34383

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18a50871d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24965 ; free virtual = 34383
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15cf43cdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24804 ; free virtual = 34372
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.506  | TNS=0.000  | WHS=-0.193 | THS=-21.930|

Phase 2 Router Initialization | Checksum: 1ea642551

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24810 ; free virtual = 34378

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1867
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1867
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eace21e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24814 ; free virtual = 34371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.352  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20fc75f96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379
Phase 4 Rip-up And Reroute | Checksum: 20fc75f96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1df7d4db5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1df7d4db5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df7d4db5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379
Phase 5 Delay and Skew Optimization | Checksum: 1df7d4db5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34379

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f0e78d5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.431  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 179b685ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34378
Phase 6 Post Hold Fix | Checksum: 179b685ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34378

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.424816 %
  Global Horizontal Routing Utilization  = 0.431159 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 153a8b19a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24824 ; free virtual = 34378

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 153a8b19a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24821 ; free virtual = 34376

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a9ca2e48

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24829 ; free virtual = 34383

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.431  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a9ca2e48

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24829 ; free virtual = 34383
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24863 ; free virtual = 34418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24863 ; free virtual = 34418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24863 ; free virtual = 34418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2870.176 ; gain = 0.000 ; free physical = 24872 ; free virtual = 34408
INFO: [Common 17-1381] The checkpoint '/home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/butvinm/Dev/ITMO/soc/lab1/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 14:36:28 2025...
