# 1 "arch/arm/boot/dts/rk3288-tinker.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/rk3288-tinker.dts"
# 43 "arch/arm/boot/dts/rk3288-tinker.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/rk3288.dtsi" 1
# 41 "arch/arm/boot/dts/rk3288.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 42 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 43 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 44 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 45 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3288-cru.h" 1
# 46 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/rk3288-power.h" 1
# 47 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 48 "arch/arm/boot/dts/rk3288.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 50 "arch/arm/boot/dts/rk3288.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 compatible = "rockchip,rk3288";

 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &gmac;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  mshc0 = &emmc;
  mshc1 = &sdmmc;
  mshc2 = &sdio0;
  mshc3 = &sdio1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
 };

 arm-pmu {
  compatible = "arm,cortex-a12-pmu";
  interrupts = <0 151 4>,
        <0 152 4>,
        <0 153 4>,
        <0 154 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "rockchip,rk3066-smp";
  rockchip,pmu = <&pmu>;

  cpu0: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x500>;
   resets = <&cru 0>;
   operating-points = <

    1608000 1350000
    1512000 1300000
    1416000 1200000
    1200000 1100000
    1008000 1050000
     816000 1000000
     696000 950000
     600000 900000
     408000 900000
     312000 900000
     216000 900000
     126000 900000
   >;
   #cooling-cells = <2>;
   clock-latency = <40000>;
   clocks = <&cru 6>;
  };
  cpu1: cpu@501 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x501>;
   resets = <&cru 1>;
  };
  cpu2: cpu@502 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x502>;
   resets = <&cru 2>;
  };
  cpu3: cpu@503 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x503>;
   resets = <&cru 3>;
  };
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dmac_peri: dma-controller@ff250000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff250000 0x0 0x4000>;
   interrupts = <0 2 4>,
         <0 3 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   clocks = <&cru 194>;
   clock-names = "apb_pclk";
  };

  dmac_bus_ns: dma-controller@ff600000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff600000 0x0 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   clocks = <&cru 193>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  dmac_bus_s: dma-controller@ffb20000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xffb20000 0x0 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   clocks = <&cru 193>;
   clock-names = "apb_pclk";
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
# 196 "arch/arm/boot/dts/rk3288.dtsi"
  dma-unusable@fe000000 {
   reg = <0x0 0xfe000000 0x0 0x1000000>;
  };
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 timer {
  compatible = "arm,armv7-timer";
  arm,cpu-registers-not-fw-configured;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
  arm,no-tick-in-suspend;
 };

 timer: timer@ff810000 {
  compatible = "rockchip,rk3288-timer";
  reg = <0x0 0xff810000 0x0 0x20>;
  interrupts = <0 72 4>;
  clocks = <&cru 353>, <&xin24m>;
  clock-names = "pclk", "timer";
 };

 display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vopl_out>, <&vopb_out>;
 };

 sdmmc: dwmmc@ff0c0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  max-frequency = <150000000>;
  clocks = <&cru 456>, <&cru 68>,
    <&cru 114>, <&cru 118>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 32 4>;
  reg = <0x0 0xff0c0000 0x0 0x4000>;
  resets = <&cru 128>;
  reset-names = "reset";
  status = "disabled";
 };

 sdio0: dwmmc@ff0d0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  max-frequency = <150000000>;
  clocks = <&cru 457>, <&cru 69>,
    <&cru 115>, <&cru 119>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 33 4>;
  reg = <0x0 0xff0d0000 0x0 0x4000>;
  resets = <&cru 129>;
  reset-names = "reset";
  status = "disabled";
 };

 sdio1: dwmmc@ff0e0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  max-frequency = <150000000>;
  clocks = <&cru 458>, <&cru 70>,
    <&cru 116>, <&cru 120>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 34 4>;
  reg = <0x0 0xff0e0000 0x0 0x4000>;
  resets = <&cru 130>;
  reset-names = "reset";
  status = "disabled";
 };

 emmc: dwmmc@ff0f0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  max-frequency = <150000000>;
  clocks = <&cru 459>, <&cru 71>,
    <&cru 117>, <&cru 121>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 35 4>;
  reg = <0x0 0xff0f0000 0x0 0x4000>;
  resets = <&cru 131>;
  reset-names = "reset";
  status = "disabled";
 };

 saradc: saradc@ff100000 {
  compatible = "rockchip,saradc";
  reg = <0x0 0xff100000 0x0 0x100>;
  interrupts = <0 36 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 73>, <&cru 347>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 87>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 spi0: spi@ff110000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 65>, <&cru 338>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 11>, <&dmac_peri 12>;
  dma-names = "tx", "rx";
  interrupts = <0 44 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
  reg = <0x0 0xff110000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi1: spi@ff120000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 66>, <&cru 339>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 13>, <&dmac_peri 14>;
  dma-names = "tx", "rx";
  interrupts = <0 45 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
  reg = <0x0 0xff120000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi2: spi@ff130000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 67>, <&cru 340>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 15>, <&dmac_peri 16>;
  dma-names = "tx", "rx";
  interrupts = <0 46 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_clk &spi2_tx &spi2_rx &spi2_cs0>;
  reg = <0x0 0xff130000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@ff140000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff140000 0x0 0x1000>;
  interrupts = <0 62 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 333>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  status = "disabled";
 };

 i2c3: i2c@ff150000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff150000 0x0 0x1000>;
  interrupts = <0 63 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 335>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3_xfer>;
  status = "disabled";
 };

 i2c4: i2c@ff160000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff160000 0x0 0x1000>;
  interrupts = <0 64 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 336>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4_xfer>;
  status = "disabled";
 };

 i2c5: i2c@ff170000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff170000 0x0 0x1000>;
  interrupts = <0 65 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 337>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5_xfer>;
  status = "disabled";
 };

 uart0: serial@ff180000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff180000 0x0 0x100>;
  interrupts = <0 55 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 77>, <&cru 341>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer>;
  status = "disabled";
 };

 uart1: serial@ff190000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff190000 0x0 0x100>;
  interrupts = <0 56 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 78>, <&cru 342>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
  status = "disabled";
 };

 uart2: serial@ff690000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff690000 0x0 0x100>;
  interrupts = <0 57 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 79>, <&cru 343>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_xfer>;
  status = "disabled";
 };

 uart3: serial@ff1b0000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1b0000 0x0 0x100>;
  interrupts = <0 58 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 80>, <&cru 344>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_xfer>;
  status = "disabled";
 };

 uart4: serial@ff1c0000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1c0000 0x0 0x100>;
  interrupts = <0 59 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 81>, <&cru 345>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_xfer>;
  status = "disabled";
 };

 thermal-zones {
  reserve_thermal: reserve_thermal {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;

   thermal-sensors = <&tsadc 0>;
  };

  cpu_thermal: cpu_thermal {
   polling-delay-passive = <100>;
   polling-delay = <5000>;

   thermal-sensors = <&tsadc 1>;

   trips {
    cpu_alert0: cpu_alert0 {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_alert1: cpu_alert1 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit: cpu_crit {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&cpu0 (~0) 6>;
    };
    map1 {
     trip = <&cpu_alert1>;
     cooling-device =
      <&cpu0 (~0) (~0)>;
    };
   };
  };

  gpu_thermal: gpu_thermal {
   polling-delay-passive = <100>;
   polling-delay = <5000>;

   thermal-sensors = <&tsadc 2>;

   trips {
    gpu_alert0: gpu_alert0 {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit: gpu_crit {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpu_alert0>;
     cooling-device =
      <&cpu0 (~0) (~0)>;
    };
   };
  };
 };

 tsadc: tsadc@ff280000 {
  compatible = "rockchip,rk3288-tsadc";
  reg = <0x0 0xff280000 0x0 0x100>;
  interrupts = <0 37 4>;
  clocks = <&cru 72>, <&cru 346>;
  clock-names = "tsadc", "apb_pclk";
  resets = <&cru 159>;
  reset-names = "tsadc-apb";
  pinctrl-names = "init", "default", "sleep";
  pinctrl-0 = <&otp_gpio>;
  pinctrl-1 = <&otp_out>;
  pinctrl-2 = <&otp_gpio>;
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <95000>;
  status = "disabled";
 };

 gmac: ethernet@ff290000 {
  compatible = "rockchip,rk3288-gmac";
  reg = <0x0 0xff290000 0x0 0x10000>;
  interrupts = <0 27 4>,
    <0 28 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&grf>;
  clocks = <&cru 151>,
   <&cru 102>, <&cru 103>,
   <&cru 99>, <&cru 152>,
   <&cru 196>, <&cru 349>;
  clock-names = "stmmaceth",
   "mac_clk_rx", "mac_clk_tx",
   "clk_mac_ref", "clk_mac_refout",
   "aclk_mac", "pclk_mac";
  resets = <&cru 66>;
  reset-names = "stmmaceth";
  status = "disabled";
 };

 usb_host0_ehci: usb@ff500000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff500000 0x0 0x100>;
  interrupts = <0 24 4>;
  clocks = <&cru 450>;
  clock-names = "usbhost";
  phys = <&usbphy1>;
  phy-names = "usb";
  status = "disabled";
 };



 usb_host1: usb@ff540000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x0 0xff540000 0x0 0x40000>;
  interrupts = <0 25 4>;
  clocks = <&cru 451>;
  clock-names = "otg";
  dr_mode = "host";
  phys = <&usbphy2>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_otg: usb@ff580000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x0 0xff580000 0x0 0x40000>;
  interrupts = <0 23 4>;
  clocks = <&cru 449>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <275>;
  g-tx-fifo-size = <256 128 128 64 64 32>;
  phys = <&usbphy0>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_hsic: usb@ff5c0000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff5c0000 0x0 0x100>;
  interrupts = <0 26 4>;
  clocks = <&cru 452>;
  clock-names = "usbhost";
  status = "disabled";
 };

 i2c0: i2c@ff650000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff650000 0x0 0x1000>;
  interrupts = <0 60 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 332>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  status = "disabled";
 };

 i2c2: i2c@ff660000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff660000 0x0 0x1000>;
  interrupts = <0 61 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 334>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  status = "disabled";
 };

 pwm0: pwm@ff680000 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm1: pwm@ff680010 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm2: pwm@ff680020 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm3: pwm@ff680030 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680030 0x0 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 bus_intmem@ff700000 {
  compatible = "mmio-sram";
  reg = <0x0 0xff700000 0x0 0x18000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0xff700000 0x18000>;
  smp-sram@0 {
   compatible = "rockchip,rk3066-smp-sram";
   reg = <0x00 0x10>;
  };
 };

 sram@ff720000 {
  compatible = "rockchip,rk3288-pmu-sram", "mmio-sram";
  reg = <0x0 0xff720000 0x0 0x1000>;
 };

 pmu: power-management@ff730000 {
  compatible = "rockchip,rk3288-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff730000 0x0 0x100>;

  power: power-controller {
   compatible = "rockchip,rk3288-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   assigned-clocks = <&cru 104>;
   assigned-clock-parents = <&xin24m>;
# 748 "arch/arm/boot/dts/rk3288.dtsi"
   power-domain@9 {
    reg = <9>;
    clocks = <&cru 202>,
      <&cru 205>,
      <&cru 200>,
      <&cru 204>,
      <&cru 197>,
      <&cru 198>,
      <&cru 190>,
      <&cru 191>,
      <&cru 468>,
      <&cru 469>,
      <&cru 470>,
      <&cru 473>,
      <&cru 465>,
      <&cru 466>,
      <&cru 355>,
      <&cru 360>,
      <&cru 359>,
      <&cru 358>,
      <&cru 356>,
      <&cru 357>,
      <&cru 104>,
      <&cru 105>,
      <&cru 108>,
      <&cru 107>,
      <&cru 106>;
    pm_qos = <&qos_vio0_iep>,
      <&qos_vio1_vop>,
      <&qos_vio1_isp_w0>,
      <&qos_vio1_isp_w1>,
      <&qos_vio0_vop>,
      <&qos_vio0_vip>,
      <&qos_vio2_rga_r>,
      <&qos_vio2_rga_w>,
      <&qos_vio1_isp_r>;
   };





   power-domain@11 {
    reg = <11>;
    clocks = <&cru 207>,
      <&cru 111>,
      <&cru 112>;
    pm_qos = <&qos_hevc_r>,
      <&qos_hevc_w>;
   };






   power-domain@12 {
    reg = <12>;
    clocks = <&cru 208>,
      <&cru 476>;
    pm_qos = <&qos_video>;
   };





   power-domain@13 {
    reg = <13>;
    clocks = <&cru 192>;
    pm_qos = <&qos_gpu_r>,
      <&qos_gpu_w>;
   };
  };

  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x94>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-bootloader = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
  };
 };

 sgrf: syscon@ff740000 {
  compatible = "rockchip,rk3288-sgrf", "syscon";
  reg = <0x0 0xff740000 0x0 0x1000>;
 };

 cru: clock-controller@ff760000 {
  compatible = "rockchip,rk3288-cru";
  reg = <0x0 0xff760000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&cru 4>, <&cru 3>,
      <&cru 5>, <&cru 209>,
      <&cru 477>, <&cru 362>,
      <&cru 210>, <&cru 478>,
      <&cru 363>;
  assigned-clock-rates = <594000000>, <400000000>,
           <500000000>, <300000000>,
           <150000000>, <75000000>,
           <300000000>, <150000000>,
           <75000000>;
 };

 grf: syscon@ff770000 {
  compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff770000 0x0 0x1000>;

  edp_phy: edp-phy {
   compatible = "rockchip,rk3288-dp-phy";
   clocks = <&cru 104>;
   clock-names = "24m";
   #phy-cells = <0>;
   status = "disabled";
  };

  io_domains: io-domains {
   compatible = "rockchip,rk3288-io-voltage-domain";
   status = "disabled";
  };

  usbphy: usbphy {
   compatible = "rockchip,rk3288-usb-phy";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   usbphy0: usb-phy@320 {
    #phy-cells = <0>;
    reg = <0x320>;
    clocks = <&cru 93>;
    clock-names = "phyclk";
    #clock-cells = <0>;
   };

   usbphy1: usb-phy@334 {
    #phy-cells = <0>;
    reg = <0x334>;
    clocks = <&cru 94>;
    clock-names = "phyclk";
    #clock-cells = <0>;
   };

   usbphy2: usb-phy@348 {
    #phy-cells = <0>;
    reg = <0x348>;
    clocks = <&cru 95>;
    clock-names = "phyclk";
    #clock-cells = <0>;
   };
  };
 };

 wdt: watchdog@ff800000 {
  compatible = "rockchip,rk3288-wdt", "snps,dw-wdt";
  reg = <0x0 0xff800000 0x0 0x100>;
  clocks = <&cru 368>;
  interrupts = <0 79 4>;
  status = "disabled";
 };

 spdif: sound@ff8b0000 {
  compatible = "rockchip,rk3288-spdif", "rockchip,rk3066-spdif";
  reg = <0x0 0xff8b0000 0x0 0x10000>;
  #sound-dai-cells = <0>;
  clock-names = "hclk", "mclk";
  clocks = <&cru 464>, <&cru 84>;
  dmas = <&dmac_bus_s 3>;
  dma-names = "tx";
  interrupts = <0 54 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdif_tx>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 i2s: i2s@ff890000 {
  compatible = "rockchip,rk3288-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff890000 0x0 0x10000>;
  #sound-dai-cells = <0>;
  interrupts = <0 53 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  dmas = <&dmac_bus_s 0>, <&dmac_bus_s 1>;
  dma-names = "tx", "rx";
  clock-names = "i2s_hclk", "i2s_clk";
  clocks = <&cru 462>, <&cru 82>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0_bus>;
  rockchip,playback-channels = <8>;
  rockchip,capture-channels = <2>;
  status = "disabled";
 };

 crypto: crypto@ff8a0000 {
  compatible = "rockchip,rk3288-crypto";
  reg = <0x0 0xff8a0000 0x0 0x4000>;
  interrupts = <0 48 4>;
  clocks = <&cru 199>, <&cru 461>,
    <&cru 125>, <&cru 193>;
  clock-names = "aclk", "hclk", "sclk", "apb_pclk";
  resets = <&cru 174>;
  reset-names = "crypto-rst";
  status = "okay";
 };

 iep_mmu: iommu@ff900800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff900800 0x0 0x40>;
  interrupts = <0 17 4 0>;
  interrupt-names = "iep_mmu";
  #iommu-cells = <0>;
  status = "disabled";
 };

 isp_mmu: iommu@ff914000 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
  interrupts = <0 14 4>;
  interrupt-names = "isp_mmu";
  #iommu-cells = <0>;
  rockchip,disable-mmu-reset;
  status = "disabled";
 };

 vopb: vop@ff930000 {
  compatible = "rockchip,rk3288-vop";
  reg = <0x0 0xff930000 0x0 0x19c>;
  interrupts = <0 15 4>;
  clocks = <&cru 197>, <&cru 190>, <&cru 465>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 9>;
  resets = <&cru 100>, <&cru 101>, <&cru 102>;
  reset-names = "axi", "ahb", "dclk";
  iommus = <&vopb_mmu>;
  status = "disabled";

  vopb_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopb_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vopb>;
   };

   vopb_out_edp: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&edp_in_vopb>;
   };

   vopb_out_mipi: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&mipi_in_vopb>;
   };
  };
 };

 vopb_mmu: iommu@ff930300 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff930300 0x0 0x100>;
  interrupts = <0 15 4>;
  interrupt-names = "vopb_mmu";
  power-domains = <&power 9>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 vopl: vop@ff940000 {
  compatible = "rockchip,rk3288-vop";
  reg = <0x0 0xff940000 0x0 0x19c>;
  interrupts = <0 16 4>;
  clocks = <&cru 198>, <&cru 191>, <&cru 466>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 9>;
  resets = <&cru 176>, <&cru 177>, <&cru 178>;
  reset-names = "axi", "ahb", "dclk";
  iommus = <&vopl_mmu>;
  status = "disabled";

  vopl_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopl_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vopl>;
   };

   vopl_out_edp: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&edp_in_vopl>;
   };

   vopl_out_mipi: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&mipi_in_vopl>;
   };
  };
 };

 vopl_mmu: iommu@ff940300 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff940300 0x0 0x100>;
  interrupts = <0 16 4>;
  interrupt-names = "vopl_mmu";
  power-domains = <&power 9>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 mipi_dsi: mipi@ff960000 {
  compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
  reg = <0x0 0xff960000 0x0 0x4000>;
  interrupts = <0 19 4>;
  clocks = <&cru 126>, <&cru 356>;
  clock-names = "ref", "pclk";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   mipi_in: port {
    #address-cells = <1>;
    #size-cells = <0>;
    mipi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_mipi>;
    };
    mipi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_mipi>;
    };
   };
  };
 };

 edp: dp@ff970000 {
  compatible = "rockchip,rk3288-dp";
  reg = <0x0 0xff970000 0x0 0x4000>;
  interrupts = <0 98 4>;
  clocks = <&cru 105>, <&cru 355>;
  clock-names = "dp", "pclk";
  phys = <&edp_phy>;
  phy-names = "dp";
  power-domains = <&power 9>;
  resets = <&cru 111>;
  reset-names = "dp";
  rockchip,grf = <&grf>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   edp_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    edp_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_edp>;
    };
    edp_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_edp>;
    };
   };
  };
 };

 hdmi: hdmi@ff980000 {
  compatible = "rockchip,rk3288-dw-hdmi";
  reg = <0x0 0xff980000 0x0 0x20000>;
  reg-io-width = <4>;
  #sound-dai-cells = <0>;
  rockchip,grf = <&grf>;
  interrupts = <0 103 4>;
  clocks = <&cru 360>, <&cru 109>;
  clock-names = "iahb", "isfr";
  power-domains = <&power 9>;
  status = "disabled";

  ports {
   hdmi_in: port {
    #address-cells = <1>;
    #size-cells = <0>;
    hdmi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_hdmi>;
    };
    hdmi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_hdmi>;
    };
   };
  };
 };

 vpu_mmu: iommu@ff9a0800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff9a0800 0x0 0x100>;
  interrupts = <0 11 4>;
  interrupt-names = "vpu_mmu";
  #iommu-cells = <0>;
  status = "disabled";
 };

 hevc_mmu: iommu@ff9c0440 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
  interrupts = <0 111 4>;
  interrupt-names = "hevc_mmu";
  #iommu-cells = <0>;
  status = "disabled";
 };

 gpu: gpu@ffa30000 {
  compatible = "rockchip,rk3288-mali", "arm,mali-t760";
  reg = <0x0 0xffa30000 0x0 0x10000>;
  interrupts = <0 6 4>,
        <0 7 4>,
        <0 8 4>;
  interrupt-names = "job", "mmu", "gpu";
  clocks = <&cru 192>;
  operating-points-v2 = <&gpu_opp_table>;
  power-domains = <&power 13>;
  status = "disabled";
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   opp-microvolt = <950000>;
  };
  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   opp-microvolt = <950000>;
  };
  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <1000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <1100000>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <1200000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1250000>;
  };
 };

 qos_gpu_r: qos@ffaa0000 {
  compatible = "syscon";
  reg = <0x0 0xffaa0000 0x0 0x20>;
 };

 qos_gpu_w: qos@ffaa0080 {
  compatible = "syscon";
  reg = <0x0 0xffaa0080 0x0 0x20>;
 };

 qos_vio1_vop: qos@ffad0000 {
  compatible = "syscon";
  reg = <0x0 0xffad0000 0x0 0x20>;
 };

 qos_vio1_isp_w0: qos@ffad0100 {
  compatible = "syscon";
  reg = <0x0 0xffad0100 0x0 0x20>;
 };

 qos_vio1_isp_w1: qos@ffad0180 {
  compatible = "syscon";
  reg = <0x0 0xffad0180 0x0 0x20>;
 };

 qos_vio0_vop: qos@ffad0400 {
  compatible = "syscon";
  reg = <0x0 0xffad0400 0x0 0x20>;
 };

 qos_vio0_vip: qos@ffad0480 {
  compatible = "syscon";
  reg = <0x0 0xffad0480 0x0 0x20>;
 };

 qos_vio0_iep: qos@ffad0500 {
  compatible = "syscon";
  reg = <0x0 0xffad0500 0x0 0x20>;
 };

 qos_vio2_rga_r: qos@ffad0800 {
  compatible = "syscon";
  reg = <0x0 0xffad0800 0x0 0x20>;
 };

 qos_vio2_rga_w: qos@ffad0880 {
  compatible = "syscon";
  reg = <0x0 0xffad0880 0x0 0x20>;
 };

 qos_vio1_isp_r: qos@ffad0900 {
  compatible = "syscon";
  reg = <0x0 0xffad0900 0x0 0x20>;
 };

 qos_video: qos@ffae0000 {
  compatible = "syscon";
  reg = <0x0 0xffae0000 0x0 0x20>;
 };

 qos_hevc_r: qos@ffaf0000 {
  compatible = "syscon";
  reg = <0x0 0xffaf0000 0x0 0x20>;
 };

 qos_hevc_w: qos@ffaf0080 {
  compatible = "syscon";
  reg = <0x0 0xffaf0080 0x0 0x20>;
 };

 gic: interrupt-controller@ffc01000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0x0 0xffc01000 0x0 0x1000>,
        <0x0 0xffc02000 0x0 0x2000>,
        <0x0 0xffc04000 0x0 0x2000>,
        <0x0 0xffc06000 0x0 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 efuse: efuse@ffb40000 {
  compatible = "rockchip,rk3288-efuse";
  reg = <0x0 0xffb40000 0x0 0x20>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 369>;
  clock-names = "pclk_efuse";

  cpu_leakage: cpu_leakage@17 {
   reg = <0x17 0x1>;
  };
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3288-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmu>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff750000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff750000 0x0 0x100>;
   interrupts = <0 81 4>;
   clocks = <&cru 320>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff780000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff780000 0x0 0x100>;
   interrupts = <0 82 4>;
   clocks = <&cru 321>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff790000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff790000 0x0 0x100>;
   interrupts = <0 83 4>;
   clocks = <&cru 322>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff7a0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7a0000 0x0 0x100>;
   interrupts = <0 84 4>;
   clocks = <&cru 323>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio4@ff7b0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7b0000 0x0 0x100>;
   interrupts = <0 85 4>;
   clocks = <&cru 324>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio5@ff7c0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7c0000 0x0 0x100>;
   interrupts = <0 86 4>;
   clocks = <&cru 325>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio6@ff7d0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7d0000 0x0 0x100>;
   interrupts = <0 87 4>;
   clocks = <&cru 326>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio7: gpio7@ff7e0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7e0000 0x0 0x100>;
   interrupts = <0 88 4>;
   clocks = <&cru 327>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio8: gpio8@ff7f0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7f0000 0x0 0x100>;
   interrupts = <0 89 4>;
   clocks = <&cru 328>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  hdmi {
   hdmi_ddc: hdmi-ddc {
    rockchip,pins = <7 19 2 &pcfg_pull_none>,
      <7 20 2 &pcfg_pull_none>;
   };
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  suspend {
   global_pwroff: global-pwroff {
    rockchip,pins = <0 0 1 &pcfg_pull_none>;
   };

   ddrio_pwroff: ddrio-pwroff {
    rockchip,pins = <0 1 1 &pcfg_pull_none>;
   };

   ddr0_retention: ddr0-retention {
    rockchip,pins = <0 2 1 &pcfg_pull_up>;
   };

   ddr1_retention: ddr1-retention {
    rockchip,pins = <0 3 1 &pcfg_pull_up>;
   };
  };

  edp {
   edp_hpd: edp-hpd {
    rockchip,pins = <7 11 2 &pcfg_pull_down>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins = <0 15 1 &pcfg_pull_none>,
      <0 16 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <8 4 1 &pcfg_pull_none>,
      <8 5 1 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins = <6 9 1 &pcfg_pull_none>,
      <6 10 1 &pcfg_pull_none>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins = <2 16 1 &pcfg_pull_none>,
      <2 17 1 &pcfg_pull_none>;
   };
  };

  i2c4 {
   i2c4_xfer: i2c4-xfer {
    rockchip,pins = <7 17 1 &pcfg_pull_none>,
      <7 18 1 &pcfg_pull_none>;
   };
  };

  i2c5 {
   i2c5_xfer: i2c5-xfer {
    rockchip,pins = <7 19 1 &pcfg_pull_none>,
      <7 20 1 &pcfg_pull_none>;
   };
  };

  i2s0 {
   i2s0_bus: i2s0-bus {
    rockchip,pins = <6 0 1 &pcfg_pull_none>,
      <6 1 1 &pcfg_pull_none>,
      <6 2 1 &pcfg_pull_none>,
      <6 3 1 &pcfg_pull_none>,
      <6 4 1 &pcfg_pull_none>,
      <6 8 1 &pcfg_pull_none>;
   };
  };

  sdmmc {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins = <6 20 1 &pcfg_pull_none>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins = <6 21 1 &pcfg_pull_up>;
   };

   sdmmc_cd: sdmmc-cd {
    rockchip,pins = <6 22 1 &pcfg_pull_up>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins = <6 16 1 &pcfg_pull_up>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins = <6 16 1 &pcfg_pull_up>,
      <6 17 1 &pcfg_pull_up>,
      <6 18 1 &pcfg_pull_up>,
      <6 19 1 &pcfg_pull_up>;
   };
  };

  sdio0 {
   sdio0_bus1: sdio0-bus1 {
    rockchip,pins = <4 20 1 &pcfg_pull_up>;
   };

   sdio0_bus4: sdio0-bus4 {
    rockchip,pins = <4 20 1 &pcfg_pull_up>,
      <4 21 1 &pcfg_pull_up>,
      <4 22 1 &pcfg_pull_up>,
      <4 23 1 &pcfg_pull_up>;
   };

   sdio0_cmd: sdio0-cmd {
    rockchip,pins = <4 24 1 &pcfg_pull_up>;
   };

   sdio0_clk: sdio0-clk {
    rockchip,pins = <4 25 1 &pcfg_pull_none>;
   };

   sdio0_cd: sdio0-cd {
    rockchip,pins = <4 26 1 &pcfg_pull_up>;
   };

   sdio0_wp: sdio0-wp {
    rockchip,pins = <4 27 1 &pcfg_pull_up>;
   };

   sdio0_pwr: sdio0-pwr {
    rockchip,pins = <4 28 1 &pcfg_pull_up>;
   };

   sdio0_bkpwr: sdio0-bkpwr {
    rockchip,pins = <4 29 1 &pcfg_pull_up>;
   };

   sdio0_int: sdio0-int {
    rockchip,pins = <4 30 1 &pcfg_pull_up>;
   };
  };

  sdio1 {
   sdio1_bus1: sdio1-bus1 {
    rockchip,pins = <3 24 4 &pcfg_pull_up>;
   };

   sdio1_bus4: sdio1-bus4 {
    rockchip,pins = <3 24 4 &pcfg_pull_up>,
      <3 25 4 &pcfg_pull_up>,
      <3 26 4 &pcfg_pull_up>,
      <3 27 4 &pcfg_pull_up>;
   };

   sdio1_cd: sdio1-cd {
    rockchip,pins = <3 28 4 &pcfg_pull_up>;
   };

   sdio1_wp: sdio1-wp {
    rockchip,pins = <3 29 4 &pcfg_pull_up>;
   };

   sdio1_bkpwr: sdio1-bkpwr {
    rockchip,pins = <3 30 4 &pcfg_pull_up>;
   };

   sdio1_int: sdio1-int {
    rockchip,pins = <3 31 4 &pcfg_pull_up>;
   };

   sdio1_cmd: sdio1-cmd {
    rockchip,pins = <4 6 4 &pcfg_pull_up>;
   };

   sdio1_clk: sdio1-clk {
    rockchip,pins = <4 7 4 &pcfg_pull_none>;
   };

   sdio1_pwr: sdio1-pwr {
    rockchip,pins = <4 9 4 &pcfg_pull_up>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins = <3 18 2 &pcfg_pull_none>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins = <3 16 2 &pcfg_pull_up>;
   };

   emmc_pwr: emmc-pwr {
    rockchip,pins = <3 9 2 &pcfg_pull_up>;
   };

   emmc_bus1: emmc-bus1 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>;
   };

   emmc_bus4: emmc-bus4 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>,
      <3 1 2 &pcfg_pull_up>,
      <3 2 2 &pcfg_pull_up>,
      <3 3 2 &pcfg_pull_up>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>,
      <3 1 2 &pcfg_pull_up>,
      <3 2 2 &pcfg_pull_up>,
      <3 3 2 &pcfg_pull_up>,
      <3 4 2 &pcfg_pull_up>,
      <3 5 2 &pcfg_pull_up>,
      <3 6 2 &pcfg_pull_up>,
      <3 7 2 &pcfg_pull_up>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins = <5 12 1 &pcfg_pull_up>;
   };
   spi0_cs0: spi0-cs0 {
    rockchip,pins = <5 13 1 &pcfg_pull_up>;
   };
   spi0_tx: spi0-tx {
    rockchip,pins = <5 14 1 &pcfg_pull_up>;
   };
   spi0_rx: spi0-rx {
    rockchip,pins = <5 15 1 &pcfg_pull_up>;
   };
   spi0_cs1: spi0-cs1 {
    rockchip,pins = <5 16 1 &pcfg_pull_up>;
   };
  };
  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins = <7 12 2 &pcfg_pull_up>;
   };
   spi1_cs0: spi1-cs0 {
    rockchip,pins = <7 13 2 &pcfg_pull_up>;
   };
   spi1_rx: spi1-rx {
    rockchip,pins = <7 14 2 &pcfg_pull_up>;
   };
   spi1_tx: spi1-tx {
    rockchip,pins = <7 15 2 &pcfg_pull_up>;
   };
  };

  spi2 {
   spi2_cs1: spi2-cs1 {
    rockchip,pins = <8 3 1 &pcfg_pull_up>;
   };
   spi2_clk: spi2-clk {
    rockchip,pins = <8 6 1 &pcfg_pull_up>;
   };
   spi2_cs0: spi2-cs0 {
    rockchip,pins = <8 7 1 &pcfg_pull_up>;
   };
   spi2_rx: spi2-rx {
    rockchip,pins = <8 8 1 &pcfg_pull_up>;
   };
   spi2_tx: spi2-tx {
    rockchip,pins = <8 9 1 &pcfg_pull_up>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <4 16 1 &pcfg_pull_up>,
      <4 17 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <4 18 1 &pcfg_pull_up>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <4 19 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <5 8 1 &pcfg_pull_up>,
      <5 9 1 &pcfg_pull_none>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins = <5 10 1 &pcfg_pull_up>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins = <5 11 1 &pcfg_pull_none>;
   };
  };

  uart2 {
   uart2_xfer: uart2-xfer {
    rockchip,pins = <7 22 1 &pcfg_pull_up>,
      <7 23 1 &pcfg_pull_none>;
   };

  };

  uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins = <7 7 1 &pcfg_pull_up>,
      <7 8 1 &pcfg_pull_none>;
   };

   uart3_cts: uart3-cts {
    rockchip,pins = <7 9 1 &pcfg_pull_up>;
   };

   uart3_rts: uart3-rts {
    rockchip,pins = <7 10 1 &pcfg_pull_none>;
   };
  };

  uart4 {
   uart4_xfer: uart4-xfer {
    rockchip,pins = <5 12 3 &pcfg_pull_up>,
      <5 13 3 &pcfg_pull_none>;
   };

   uart4_cts: uart4-cts {
    rockchip,pins = <5 14 3 &pcfg_pull_up>;
   };

   uart4_rts: uart4-rts {
    rockchip,pins = <5 15 3 &pcfg_pull_none>;
   };
  };

  tsadc {
   otp_gpio: otp-gpio {
    rockchip,pins = <0 10 0 &pcfg_pull_none>;
   };

   otp_out: otp-out {
    rockchip,pins = <0 10 1 &pcfg_pull_none>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins = <7 0 1 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins = <7 1 1 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins = <7 22 3 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins = <7 23 3 &pcfg_pull_none>;
   };
  };

  gmac {
   rgmii_pins: rgmii-pins {
    rockchip,pins = <3 30 3 &pcfg_pull_none>,
      <3 31 3 &pcfg_pull_none>,
      <3 26 3 &pcfg_pull_none>,
      <3 27 3 &pcfg_pull_none>,
      <3 28 3 &pcfg_pull_none_12ma>,
      <3 29 3 &pcfg_pull_none_12ma>,
      <3 24 3 &pcfg_pull_none_12ma>,
      <3 25 3 &pcfg_pull_none_12ma>,
      <4 0 3 &pcfg_pull_none>,
      <4 5 3 &pcfg_pull_none>,
      <4 6 3 &pcfg_pull_none>,
      <4 9 3 &pcfg_pull_none_12ma>,
      <4 4 3 &pcfg_pull_none_12ma>,
      <4 1 3 &pcfg_pull_none>,
      <4 3 3 &pcfg_pull_none>;
   };

   rmii_pins: rmii-pins {
    rockchip,pins = <3 30 3 &pcfg_pull_none>,
      <3 31 3 &pcfg_pull_none>,
      <3 28 3 &pcfg_pull_none>,
      <3 29 3 &pcfg_pull_none>,
      <4 0 3 &pcfg_pull_none>,
      <4 5 3 &pcfg_pull_none>,
      <4 4 3 &pcfg_pull_none>,
      <4 1 3 &pcfg_pull_none>,
      <4 2 3 &pcfg_pull_none>,
      <4 3 3 &pcfg_pull_none>;
   };
  };

  spdif {
   spdif_tx: spdif-tx {
    rockchip,pins = <6 11 1 &pcfg_pull_none>;
   };
  };
 };
};
# 46 "arch/arm/boot/dts/rk3288-tinker.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 47 "arch/arm/boot/dts/rk3288-tinker.dts" 2

/ {
 model = "Rockchip RK3288 Tinker Board";
 compatible = "asus,rk3288-tinker", "rockchip,rk3288";

 memory {
  reg = <0x0 0x0 0x0 0x80000000>;
  device_type = "memory";
 };

 ext_gmac: external-gmac-clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <125000000>;
  clock-output-names = "ext_gmac";
 };

 gpio-keys {
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  autorepeat;

  pinctrl-names = "default";
  pinctrl-0 = <&pwrbtn>;

  button@0 {
   gpios = <&gpio0 5 1>;
   linux,code = <116>;
   label = "GPIO Key Power";
   linux,input-type = <1>;
   wakeup-source;
   debounce-interval = <100>;
  };
 };

 gpio-leds {
  compatible = "gpio-leds";

  act-led {
   gpios=<&gpio1 24 0>;
   linux,default-trigger="mmc0";
  };

  heartbeat-led {
   gpios=<&gpio1 25 0>;
   linux,default-trigger="heartbeat";
  };

  pwr-led {
   gpios = <&gpio0 3 0>;
   linux,default-trigger = "default-on";
  };
 };

 sound {
  compatible = "simple-audio-card";
  simple-audio-card,format = "i2s";
  simple-audio-card,name = "rockchip,tinker-codec";
  simple-audio-card,mclk-fs = <512>;

  simple-audio-card,codec {
   sound-dai = <&hdmi>;
  };

  simple-audio-card,cpu {
   sound-dai = <&i2s>;
  };
 };

 vcc_sys: vsys-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vcc_sys";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vcc_sd: sdmmc-regulator {
  compatible = "regulator-fixed";
  gpio = <&gpio7 11 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc_pwr>;
  regulator-name = "vcc_sd";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <100000>;
  vin-supply = <&vcc_io>;
 };
};

&cpu0 {
 cpu0-supply = <&vdd_cpu>;
};

&gmac {
 assigned-clocks = <&cru 151>;
 assigned-clock-parents = <&ext_gmac>;
 clock_in_out = "input";
 phy-mode = "rgmii";
 phy-supply = <&vcc33_lan>;
 pinctrl-names = "default";
 pinctrl-0 = <&rgmii_pins>;
 snps,reset-gpio = <&gpio4 7 0>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 10000 1000000>;
 tx_delay = <0x30>;
 rx_delay = <0x10>;
 status = "ok";
};

&gpu {
 mali-supply = <&vdd_gpu>;
 status = "okay";
};

&hdmi {
 ddc-i2c-bus = <&i2c5>;
 status = "okay";
};

&i2c0 {
 clock-frequency = <400000>;
 status = "okay";

 rk808: pmic@1b {
  compatible = "rockchip,rk808";
  reg = <0x1b>;
  interrupt-parent = <&gpio0>;
  interrupts = <4 8>;
  #clock-cells = <1>;
  clock-output-names = "xin32k", "rk808-clkout2";
  dvs-gpios = <&gpio0 11 0>,
    <&gpio0 12 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pmic_int &global_pwroff &dvs_1 &dvs_2>;
  rockchip,system-power-controller;
  wakeup-source;

  vcc1-supply = <&vcc_sys>;
  vcc2-supply = <&vcc_sys>;
  vcc3-supply = <&vcc_sys>;
  vcc4-supply = <&vcc_sys>;
  vcc6-supply = <&vcc_sys>;
  vcc7-supply = <&vcc_sys>;
  vcc8-supply = <&vcc_io>;
  vcc9-supply = <&vcc_io>;
  vcc10-supply = <&vcc_io>;
  vcc11-supply = <&vcc_sys>;
  vcc12-supply = <&vcc_io>;
  vddio-supply = <&vcc_io>;

  regulators {
   vdd_cpu: DCDC_REG1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <750000>;
    regulator-max-microvolt = <1350000>;
    regulator-name = "vdd_arm";
    regulator-ramp-delay = <6000>;
    regulator-state-mem {
     regulator-off-in-suspend;
    };
   };

   vdd_gpu: DCDC_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1250000>;
    regulator-name = "vdd_gpu";
    regulator-ramp-delay = <6000>;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc_ddr: DCDC_REG3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-name = "vcc_ddr";
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };

   vcc_io: DCDC_REG4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc_io";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;
    };
   };

   vcc18_ldo1: LDO_REG1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc18_ldo1";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vcc33_mipi: LDO_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc33_mipi";
    regulator-state-mem {
     regulator-off-in-suspend;
    };
   };

   vdd_10: LDO_REG3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-name = "vdd_10";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc18_codec: LDO_REG4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc18_codec";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vccio_sd: LDO_REG5 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vccio_sd";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;
    };
   };

   vdd10_lcd: LDO_REG6 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-name = "vdd10_lcd";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc_18: LDO_REG7 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc_18";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vcc18_lcd: LDO_REG8 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc18_lcd";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vcc33_sd: SWITCH_REG1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-name = "vcc33_sd";
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };

   vcc33_lan: SWITCH_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-name = "vcc33_lan";
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };
  };
 };
};

&i2c2 {
 status = "okay";
};

&i2c5 {
 status = "okay";
};

&i2s {
 #sound-dai-cells = <0>;
 status = "okay";
};

&io_domains {
 status = "okay";

 sdcard-supply = <&vccio_sd>;
};

&pinctrl {
 pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {
  drive-strength = <8>;
 };

 pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {
  bias-pull-up;
  drive-strength = <8>;
 };

 backlight {
  bl_en: bl-en {
   rockchip,pins = <7 2 0 &pcfg_pull_none>;
  };
 };

 buttons {
  pwrbtn: pwrbtn {
   rockchip,pins = <0 5 0 &pcfg_pull_up>;
  };
 };

 eth_phy {
  eth_phy_pwr: eth-phy-pwr {
   rockchip,pins = <0 6 0 &pcfg_pull_none>;
  };
 };

 pmic {
  pmic_int: pmic-int {
   rockchip,pins = <0 4 0 &pcfg_pull_up>;

  };

  dvs_1: dvs-1 {
   rockchip,pins = <0 11 0 &pcfg_pull_down>;

  };

  dvs_2: dvs-2 {
   rockchip,pins = <0 12 0 &pcfg_pull_down>;

  };
 };

 sdmmc {
  sdmmc_bus4: sdmmc-bus4 {
   rockchip,pins = <6 16 1 &pcfg_pull_up_drv_8ma>,
     <6 17 1 &pcfg_pull_up_drv_8ma>,
     <6 18 1 &pcfg_pull_up_drv_8ma>,
     <6 19 1 &pcfg_pull_up_drv_8ma>;
  };

  sdmmc_clk: sdmmc-clk {
   rockchip,pins = <6 20 1 &pcfg_pull_none_drv_8ma>;

  };

  sdmmc_cmd: sdmmc-cmd {
   rockchip,pins = <6 21 1 &pcfg_pull_up_drv_8ma>;
  };

  sdmmc_pwr: sdmmc-pwr {
   rockchip,pins = <7 11 0 &pcfg_pull_none>;
  };
 };

 usb {
  host_vbus_drv: host-vbus-drv {
   rockchip,pins = <0 14 0 &pcfg_pull_none>;
  };

  pwr_3g: pwr-3g {
   rockchip,pins = <7 8 0 &pcfg_pull_none>;
  };
 };
};

&pwm0 {
 status = "okay";
};

&saradc {
 vref-supply = <&vcc18_ldo1>;
 status ="okay";
};

&sdmmc {
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 card-detect-delay = <200>;
 disable-wp;
 pinctrl-names = "default";
 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
 status = "okay";
 vmmc-supply = <&vcc33_sd>;
 vqmmc-supply = <&vccio_sd>;
};

&tsadc {
 rockchip,hw-tshut-mode = <1>;
 rockchip,hw-tshut-polarity = <1>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&uart3 {
 status = "okay";
};

&uart4 {
 status = "okay";
};

&usbphy {
 status = "okay";
};

&usb_host0_ehci {
 status = "okay";
};

&usb_host1 {
 status = "okay";
};

&usb_otg {
 status= "okay";
};

&vopb {
 status = "okay";
};

&vopb_mmu {
 status = "okay";
};

&vopl {
 status = "okay";
};

&vopl_mmu {
 status = "okay";
};

&wdt {
 status = "okay";
};
