Info: Starting: Create testbench Platform Designer system
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1.ipx
Info: qsys-generate /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1.qsys --testbench=STANDARD --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1.ipx
Progress: Loading CPU3/CPU1.qsys
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/* matched 19 files in 0.00 seconds
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/ip/**/* matched 0 files in 0.00 seconds
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/*/* matched 346 files in 0.00 seconds
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1.ipx described 0 plugins, 3 paths, in 0.01 seconds
Progress: Loading testbench/CPU1_tb.qsys
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/* matched 12 files in 0.01 seconds
Info: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/*/* matched 9 files in 0.00 seconds
Info: /home/steph/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/steph/intelFPGA_lite/18.1/ip/altera/altera_components.ipx
Info: /home/steph/intelFPGA_lite/18.1/ip/altera/altera_components.ipx described 2035 plugins, 0 paths, in 0.15 seconds
Info: /home/steph/intelFPGA_lite/18.1/ip/**/* matched 139 files in 0.15 seconds
Info: /home/steph/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/**/* matched 9 files in 0.00 seconds
Info: Reading index /home/steph/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx
Info: /home/steph/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.18 seconds
Info: /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.18 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: CPU1
Info: TB_Gen: System design is: CPU1
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : CPU1_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : CPU1_tb with all standard BFMs
Info: create_system CPU1_tb
Info: add_instance CPU1_inst CPU1 
Info: set_use_testbench_naming_pattern true CPU1
Info: get_instance_interfaces CPU1_inst
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: add_instance CPU1_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property CPU1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst clk clockRate
Info: set_instance_parameter_value CPU1_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value CPU1_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property CPU1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: get_instance_interfaces CPU1_inst_clk_bfm
Info: get_instance_interface_property CPU1_inst_clk_bfm clk CLASS_NAME
Info: add_connection CPU1_inst_clk_bfm.clk CPU1_inst.clk
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: leds
Info: TB_Gen: conduit_end found: leds
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: add_instance CPU1_inst_leds_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst leds associatedClock
Info: get_instance_interface_parameter_value CPU1_inst leds associatedReset
Info: get_instance_interface_ports CPU1_inst leds
Info: get_instance_interface_port_property CPU1_inst leds leds_export ROLE
Info: get_instance_interface_port_property CPU1_inst leds leds_export WIDTH
Info: get_instance_interface_port_property CPU1_inst leds leds_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_leds_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_leds_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: get_instance_interfaces CPU1_inst_leds_bfm
Info: get_instance_interface_property CPU1_inst_leds_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_leds_bfm.conduit CPU1_inst.leds
Info: send_message Info TB_Gen: Saving testbench system: CPU1_tb.qsys
Info: TB_Gen: Saving testbench system: CPU1_tb.qsys
Info: save_system CPU1_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1_tb.qsys
Info: Done
Info: qsys-generate /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1_tb/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/CPU1_tb.qsys
Progress: Reading input file
Progress: Adding CPU1_inst [CPU1 1.0]
Progress: Parameterizing module CPU1_inst
Progress: Adding CPU1_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module CPU1_inst_clk_bfm
Progress: Adding CPU1_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_leds_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1_tb.CPU1_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1_tb.CPU1_inst_clk_bfm: Elaborate: altera_clock_source
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb: Generating CPU1_tb "CPU1_tb" for SIM_VERILOG
Info: CPU1_inst: "CPU1_tb" instantiated CPU1 "CPU1_inst"
Info: CPU1_inst_clk_bfm: "CPU1_tb" instantiated altera_avalon_clock_source "CPU1_inst_clk_bfm"
Info: CPU1_inst_leds_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_leds_bfm"
Info: Reusing file /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9952_749402466072851321.dir/0041_jtag_uart_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_749402466072851321.dir/0041_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_749402466072851321.dir/0041_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "CPU1_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_onchip_memory2_0 --dir=/tmp/alt9952_749402466072851321.dir/0042_onchip_memory2_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_749402466072851321.dir/0042_onchip_memory2_0_gen//CPU1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_749402466072851321.dir/0042_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0: "CPU1_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'CPU1_pio_0'
Info: pio_0:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/steph/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_pio_0 --dir=/tmp/alt9952_749402466072851321.dir/0043_pio_0_gen/ --quartus_dir=/home/steph/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9952_749402466072851321.dir/0043_pio_0_gen//CPU1_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_749402466072851321.dir/0043_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'CPU1_pio_0'
Info: pio_0: "CPU1_inst" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/steph/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/steph/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/steph/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/steph/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_nios2_gen2_0_cpu --dir=/tmp/alt9952_749402466072851321.dir/0046_cpu_gen/ --quartus_bindir=/home/steph/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9952_749402466072851321.dir/0046_cpu_gen//CPU1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9952_749402466072851321.dir/0046_cpu_gen/  ]
Info: cpu: # 2024.08.16 18:03:24 (*) Starting Nios II generation
Info: cpu: # 2024.08.16 18:03:24 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.16 18:03:25 (*)   Couldn't query license setup in Quartus directory /home/steph/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.08.16 18:03:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.16 18:03:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.16 18:03:25 (*)   Plaintext license not found.
Info: cpu: # 2024.08.16 18:03:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.16 18:03:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.16 18:03:25 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.16 18:03:25 (*)   Creating '/tmp/alt9952_749402466072851321.dir/0046_cpu_gen//CPU1_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.08.16 18:03:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.16 18:03:25 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.16 18:03:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1_tb: Done "CPU1_tb" with 25 modules, 46 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1_tb.spd --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1_tb.spd --output-directory=/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	25 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
