-----------------------------
-- Author Toms StÅ«rmanis
-- Date	24.02.2017
-- Project name	Adder
-- Module name		Full adder
--
-- Detailed module description
--
--
-- Takes in account carry in 
-- from previous bit adder
-- and sums accordingly
--
--
-- Revision:
-- A - initial design
-- B - 
--
-----------------------------

--synthesis library basic_bit_blocks

library ieee;
use ieee.std_logic_1164.all;

entity full_adder is 
	port
	(
		clk	: in std_logic;
		cin	: in std_logic;
		a		: in std_logic;
		b		: in std_logic;
		
		cout	: out std_logic;
		q		: out std_logic
	);
end entity;

-- using parentheses, so syntheser can work
-- and know logic block hierarchy

architecture logic_gates_only of full_adder is
begin

	q 		<= a xor b xor cin;
	cout	<= (a and b) or (a and cin) or (b and cin);

end architecture;

-- using stupid signals in between

architecture logic_gates_only_signals of full_adder is

	signal a_and_c, a_and_b, b_and_c : std_logic;
	
begin
	
	q 		<= a xor b xor cin;
	cout  <= a_and_b or a_and_c or b_and_c;
	
end architecture;

--using stupid signals in between and stupid clk

architecture logic_gates_only_clk of full_adder is

	signal a_and_c, a_and_b, b_and_c : std_logic;
	
begin
	
a_and_b <= a and b;
a_and_c <= a and cin;
b_and_c <= b and cin;


	count_on_rising_clk : process(clk)
	begin
		if rising_edge(clk) then
			q 		<= a xor b xor cin;
			cout  <= a_and_b or a_and_c or b_and_c;
		end if;
	end process;
	
end architecture;


