# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
run runlab.do
# No Design Loaded!
do D:/EE271/ee271labs/lab2/lab1starterfiles/runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:19 on Jan 31,2024
# vlog -reportprogress 300 ./SevenSegment.sv 
# -- Compiling module SevenSegment
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:08:19 on Jan 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbench 
# Start time: 15:08:20 on Jan 31,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.SevenSegment
# ** Warning: (vsim-3015) ./SevenSegment.sv(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: ./SevenSegment.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ss File: ./SevenSegment.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 15:13:47 on Jan 31,2024, Elapsed time: 0:05:27
# Errors: 0, Warnings: 1
