// Seed: 733142960
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_16 = 32'd29,
    parameter id_22 = 32'd13,
    parameter id_30 = 32'd57,
    parameter id_31 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire _id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20
  );
  output wire _id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_27;
  assign id_21 = -1 + 1;
  logic id_28 = 1;
  assign id_23 = id_27;
  logic [7:0] id_29;
  logic _id_30;
  wire _id_31;
  assign  id_29  [  1  ]  =  -1 'b0 ?  -1 'h0 *  1  :  1  ?  -1  :  {  1  ,  -1  ,  id_8  [  id_22  +  id_22  ]  ,  id_30  !=  id_9  ,  1  ,  1  ,  -1 'd0 ,  -1  }  ;
  logic id_32 = -1 < id_5;
  wire id_33;
  wire id_34[-1 : id_16];
  logic [-1  -  id_30 : id_31] id_35;
  logic id_36 = 1;
  id_37 :
  assert property (@(posedge -1 == 1 - id_35) id_29)
  else $unsigned(57);
  ;
endmodule
