$date
	Thu Apr 25 20:49:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegFile_tb $end
$var wire 32 ! RD2 [31:0] $end
$var wire 32 " RD1 [31:0] $end
$var reg 5 # A1 [4:0] $end
$var reg 5 $ A2 [4:0] $end
$var reg 5 % A3 [4:0] $end
$var reg 32 & WD3 [31:0] $end
$var reg 1 ' WE3 $end
$var reg 1 ( clk $end
$scope module uut $end
$var wire 5 ) A1 [4:0] $end
$var wire 5 * A2 [4:0] $end
$var wire 5 + A3 [4:0] $end
$var wire 32 , WD3 [31:0] $end
$var wire 1 ' WE3 $end
$var wire 1 ( clk $end
$var reg 32 - RD1 [31:0] $end
$var reg 32 . RD2 [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 /
b1 .
b0 -
b11 ,
b10 +
b1 *
b0 )
1(
1'
b11 &
b10 %
b1 $
b0 #
b0 "
b1 !
$end
#10
