

================================================================
== Vitis HLS Report for 'fft_config1_s'
================================================================
* Date:           Sat Jan 10 15:28:40 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3195|     3195|  31.950 us|  31.950 us|  3196|  3196|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 3 [2/2] (7.30ns)   --->   "%call_ln706 = call void @fft_syn<config1>.6, i32 %ch3_in, i32 %ch3_out, i8 %stat3_s, i16 %cfg3_s" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706]   --->   Operation 3 'call' 'call_ln706' <Predicate = true> <Delay = 7.30> <CoreInst = "Vivado_FFT">   --->   Core 117 'Vivado_FFT' <Latency = 3195> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <CReg>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln703 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_18" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703]   --->   Operation 4 'specdataflowpipeline' 'specdataflowpipeline_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stat3_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg3_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_in, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln703 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703]   --->   Operation 9 'specinterface' 'specinterface_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (7.30ns)   --->   "%call_ln706 = call void @fft_syn<config1>.6, i32 %ch3_in, i32 %ch3_out, i8 %stat3_s, i16 %cfg3_s" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706]   --->   Operation 10 'call' 'call_ln706' <Predicate = true> <Delay = 7.30> <CoreInst = "Vivado_FFT">   --->   Core 117 'Vivado_FFT' <Latency = 3195> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <CReg>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln723 = ret" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:723]   --->   Operation 11 'ret' 'ret_ln723' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln706', /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706) to 'fft_syn<config1>.6' [11]  (7.300 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln706', /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706) to 'fft_syn<config1>.6' [11]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
