# Verilog-Practice

Welcome to the Verilog Practice Problems repository! This repository contains a series of practice problems designed to help you improve your Verilog skills. If you are a beginner just getting started with hardware description languages or an experienced developer looking to refine your skills, this collection of problems will be a valuable resource.
<br>

# Table-Of-Content

[Half Adder](https://github.com/VirajTank/Verilog-Practice/tree/main/01_half_adder.) <br>
[Full Adder](https://github.com/VirajTank/Verilog-Practice/tree/main/02_full_adder) <br>
[Half Subtractor](https://github.com/VirajTank/Verilog-Practice/tree/main/03_half_subtractor) <br>
[Full Subtractor](https://github.com/VirajTank/Verilog-Practice/tree/main/04_full_subtractor) <br>
[Full Adder using Half Adder](https://github.com/VirajTank/Verilog-Practice/tree/main/05_fullAdder_using_halfAdder) <br>
[Full Subtractor Using Half Subtractor](https://github.com/VirajTank/Verilog-Practice/tree/main/06_fullSubtractor_using_halfSubtractor) <br>
[Ripple Carry Adder](https://github.com/VirajTank/Verilog-Practice/tree/main/07_ripple_carry_adder) <br>
[ALU](https://github.com/VirajTank/Verilog-Practice/tree/main/08_alu) <br>
[Carry Look Ahead Adder](https://github.com/VirajTank/Verilog-Practice/tree/main/09_carry_look_ahead_adder) <br>
[Binary to Gray](https://github.com/VirajTank/Verilog-Practice/tree/main/10_binary_to_gray) <br>
[Gray to Binary](https://github.com/VirajTank/Verilog-Practice/tree/main/11_gray_to_binary) <br>
[2x1 Mux](https://github.com/VirajTank/Verilog-Practice/tree/main/12_mux_2_1) <br>
[4x1 Mux](https://github.com/VirajTank/Verilog-Practice/tree/main/13_mux_4_1) <br>
[4x1 Mux using 2x1 Mux](https://github.com/VirajTank/Verilog-Practice/tree/main/14_mux_4_1_using_2_1) <br>
[1x2 Demux](https://github.com/VirajTank/Verilog-Practice/tree/main/15_demux_1_2) <br>
[1x4 Demux using 1x2 Demux](https://github.com/VirajTank/Verilog-Practice/tree/main/16_demux_1_4_using_1_2) <br>
[3x8 Decoder](https://github.com/VirajTank/Verilog-Practice/tree/main/17_decoder_3_8) <br>
[8x3 Encoder](https://github.com/VirajTank/Verilog-Practice/tree/main/18_encoder_8_3) <br>
[Priority Encoder](https://github.com/VirajTank/Verilog-Practice/tree/main/19_priority_encoder) <br>
[Comparaotr](https://github.com/VirajTank/Verilog-Practice/tree/main/20_comparator) <br>
[Odd Parity Checker](https://github.com/VirajTank/Verilog-Practice/tree/main/21_odd_parity) <br>
[D Flip-Flop with Asynchronous Reset](https://github.com/VirajTank/Verilog-Practice/tree/main/22_DFF_Asynchronous_reset) <br>
[D Flip-Flop with Synchronous Reset](https://github.com/VirajTank/Verilog-Practice/tree/main/23_DFF_Synchronous_reset) <br>
[SR Flip-Flop](https://github.com/VirajTank/Verilog-Practice/tree/main/24_SR_FF) <br>
[JK Flip-Flop](https://github.com/VirajTank/Verilog-Practice/tree/main/25_JK_FF) <br>
[T Flip-Flop](https://github.com/VirajTank/Verilog-Practice/tree/main/26_T_FF) <br>
[Universal Shift Register](https://github.com/VirajTank/Verilog-Practice/tree/main/27_Universal_shift_register) <br>
[Asynchronous Counter](https://github.com/VirajTank/Verilog-Practice/tree/main/28_asynchronous_counter) <br>
[Synchronous Conter](https://github.com/VirajTank/Verilog-Practice/tree/main/29_synchronous_counter) <br>
[moore 1010 Sequence Detector](https://github.com/VirajTank/Verilog-Practice/tree/main/30_moore_1010_sequence_detector) <br>
[Mealy 1010 Sequence Detector](https://github.com/VirajTank/Verilog-Practice/tree/main/31_mealy_1010_sequence_detector) <br>



