;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #27, 6
	SUB @121, 106
	SUB @121, 106
	ADD 18, 7
	ADD 18, 7
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
	SUB -0, 2
	SUB -0, 2
	DAT #8, <2
	ADD 0, 980
	SUB @121, 106
	SUB @127, 106
	JMN 0, 20
	MOV #-1, <-20
	JMN 0, 20
	SUB @121, 103
	SPL 0, <402
	SPL @300, 90
	SUB @-127, 100
	SUB @-127, 100
	DAT #8, <2
	MOV -1, <-20
	ADD 0, 980
	SUB @-127, 100
	MOV -41, <-20
	SUB @121, 116
	SPL 0, <402
	SUB -207, <-120
	SUB -0, 2
	ADD 30, 9
	MOV #-1, <-20
	SUB @3, 0
	SUB @121, 106
	SPL @300, 90
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	SUB #27, 6
	ADD 210, 160
	SUB #27, 6
	SPL 0, <402
	SUB #27, 6
	SUB #27, 6
