<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_c_a_n___type_def" xml:lang="en-US">
<title>CAN_TypeDef Struct Reference</title>
<indexterm><primary>CAN_TypeDef</primary></indexterm>
<para>

<para>Controller Area Network. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a27af4e9f888f0b7b1e8da7e002d98798">MCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a87e3001757a0cd493785f1f3337dd0e8">TSR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1accf4141cee239380d0ad4634ee21dbf6">RF0R</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a02b589bb589df4f39e549dca4d5abb08">RF1R</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db">IER</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a2b39f943954e0e7d177b511d9074a0b7">ESR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1aae28ab86a4ae57ed057ed1ea89a6d34b">RESERVED0</link> [88]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link> <link linkend="_struct_c_a_n___type_def_1ae37503ab1a7bbd29846f94cdadf0a9ef">sTxMailBox</link> [3]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link> <link linkend="_struct_c_a_n___type_def_1a21b030b34e131f7ef6ea273416449fe4">sFIFOMailBox</link> [2]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1a4bb07a7828fbd5fe86f6a5a3545c177d">RESERVED1</link> [12]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1a1cb734df34f6520a7204c4c70634ebba">FMR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1aaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1aae0256ae42106ee7f87fc7e5bdb779d4">FS1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1af2b40c5e36a5e861490988275499e158">RESERVED3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1af1405e594e39e5b34f9499f680157a25">FFA1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_a_n___type_def_1aaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_c_a_n___type_def_1a269f31b91d0f38a48061b76ecc346f55">RESERVED5</link> [8]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link> <link linkend="_struct_c_a_n___type_def_1a31bd74513e6e599319702ad34113bf59">sFilterRegister</link> [28]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Controller Area Network. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_c_a_n___type_def_1a5c0fcd3e7b4c59ab1dd68f6bd8f74e07"/><section>
    <title>BTR</title>
<indexterm><primary>BTR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>BTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t BTR</computeroutput></para>
<para>CAN bit timing register, Address offset: 0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a2b39f943954e0e7d177b511d9074a0b7"/><section>
    <title>ESR</title>
<indexterm><primary>ESR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>ESR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ESR</computeroutput></para>
<para>CAN error status register, Address offset: 0x18 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1aaf76271f4ab0b3deb3ceb6e2ac0d62d0"/><section>
    <title>FA1R</title>
<indexterm><primary>FA1R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>FA1R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FA1R</computeroutput></para>
<para>CAN filter activation register, Address offset: 0x21C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1af1405e594e39e5b34f9499f680157a25"/><section>
    <title>FFA1R</title>
<indexterm><primary>FFA1R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>FFA1R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FFA1R</computeroutput></para>
<para>CAN filter FIFO assignment register, Address offset: 0x214 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1aaa6f4cf1f16aaa6d17ec6c410db76acf"/><section>
    <title>FM1R</title>
<indexterm><primary>FM1R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>FM1R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FM1R</computeroutput></para>
<para>CAN filter mode register, Address offset: 0x204 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a1cb734df34f6520a7204c4c70634ebba"/><section>
    <title>FMR</title>
<indexterm><primary>FMR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>FMR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FMR</computeroutput></para>
<para>CAN filter master register, Address offset: 0x200 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1aae0256ae42106ee7f87fc7e5bdb779d4"/><section>
    <title>FS1R</title>
<indexterm><primary>FS1R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>FS1R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FS1R</computeroutput></para>
<para>CAN filter scale register, Address offset: 0x20C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db"/><section>
    <title>IER</title>
<indexterm><primary>IER</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>IER</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IER</computeroutput></para>
<para>CAN interrupt enable register, Address offset: 0x14 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a27af4e9f888f0b7b1e8da7e002d98798"/><section>
    <title>MCR</title>
<indexterm><primary>MCR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>MCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MCR</computeroutput></para>
<para>CAN master control register, Address offset: 0x00 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1acdd4c1b5466be103fb2bb2a225b1d3a9"/><section>
    <title>MSR</title>
<indexterm><primary>MSR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>MSR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MSR</computeroutput></para>
<para>CAN master status register, Address offset: 0x04 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1aae28ab86a4ae57ed057ed1ea89a6d34b"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[88]</computeroutput></para>
<para>Reserved, 0x020 - 0x17F <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a4bb07a7828fbd5fe86f6a5a3545c177d"/><section>
    <title>RESERVED1</title>
<indexterm><primary>RESERVED1</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[12]</computeroutput></para>
<para>Reserved, 0x1D0 - 0x1FF <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a4c9b972a304c0e08ca27cbe57627c496"/><section>
    <title>RESERVED2</title>
<indexterm><primary>RESERVED2</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para>
<para>Reserved, 0x208 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1af2b40c5e36a5e861490988275499e158"/><section>
    <title>RESERVED3</title>
<indexterm><primary>RESERVED3</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para>
<para>Reserved, 0x210 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1ac0018930ee9f18afda25b695b9a4ec16"/><section>
    <title>RESERVED4</title>
<indexterm><primary>RESERVED4</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para>
<para>Reserved, 0x218 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a269f31b91d0f38a48061b76ecc346f55"/><section>
    <title>RESERVED5</title>
<indexterm><primary>RESERVED5</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5[8]</computeroutput></para>
<para>Reserved, 0x220-0x23F <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1accf4141cee239380d0ad4634ee21dbf6"/><section>
    <title>RF0R</title>
<indexterm><primary>RF0R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RF0R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RF0R</computeroutput></para>
<para>CAN receive FIFO 0 register, Address offset: 0x0C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a02b589bb589df4f39e549dca4d5abb08"/><section>
    <title>RF1R</title>
<indexterm><primary>RF1R</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>RF1R</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RF1R</computeroutput></para>
<para>CAN receive FIFO 1 register, Address offset: 0x10 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a21b030b34e131f7ef6ea273416449fe4"/><section>
    <title>sFIFOMailBox</title>
<indexterm><primary>sFIFOMailBox</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>sFIFOMailBox</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link> sFIFOMailBox[2]</computeroutput></para>
<para>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a31bd74513e6e599319702ad34113bf59"/><section>
    <title>sFilterRegister</title>
<indexterm><primary>sFilterRegister</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>sFilterRegister</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link> sFilterRegister[28]</computeroutput></para>
<para>CAN Filter Register, Address offset: 0x240-0x31C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1ae37503ab1a7bbd29846f94cdadf0a9ef"/><section>
    <title>sTxMailBox</title>
<indexterm><primary>sTxMailBox</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>sTxMailBox</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link> sTxMailBox[3]</computeroutput></para>
<para>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </para>
</section>
<anchor xml:id="_struct_c_a_n___type_def_1a87e3001757a0cd493785f1f3337dd0e8"/><section>
    <title>TSR</title>
<indexterm><primary>TSR</primary><secondary>CAN_TypeDef</secondary></indexterm>
<indexterm><primary>CAN_TypeDef</primary><secondary>TSR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t TSR</computeroutput></para>
<para>CAN transmit status register, Address offset: 0x08 <?linebreak?> </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
