--
-- Generated by VASY
--
ENTITY half_adder_model IS
PORT(
  vss	: IN BIT;
  vdd	: IN BIT;
  carry	: OUT BIT;
  sum	: OUT BIT;
  b	: IN BIT;
  a	: IN BIT
);
END half_adder_model;

ARCHITECTURE VBE OF half_adder_model IS

BEGIN

  carry <= (a AND b);
  sum <= (a XOR b);
END VBE;
