Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Dec 21 20:00:25 2025
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |             151 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                   Enable Signal                                                  |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0                                                                   | design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                  | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2_n_0                                                              | design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0                                                                   |                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0                                                                   | design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[4]_i_1_n_0                                                       |                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                    | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/Frame_Clock_Divider_0/U0/o_clk_en                                                                     |                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_1_n_0                                                                  |                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out2 |                                                                                                                  |                                                             |                8 |             11 |         1.38 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]          |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]          |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                  |                                                             |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_2_n_0                                                          | design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz/inst/clk_out2 |                                                                                                                  | design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/r_brightness_count[31]_i_2_n_0                                                      | design_1_i/HUB75_driver_0/U0/r_brightness_count[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out2 | design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0                                                          |                                                             |               32 |            128 |         4.00 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


