Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  5 23:05:23 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Mydesign_wrapper_control_sets_placed.rpt
| Design       : Mydesign_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal  |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------+---------------------------------+------------------+----------------+
|  sys_clock_IBUF |                                    |                                 |                1 |              2 |
|  sys_clock_IBUF | Mydesign_i/deBouncer_0/U0/counter0 | Mydesign_i/deBouncer_0/U0/clear |                5 |             17 |
+-----------------+------------------------------------+---------------------------------+------------------+----------------+


