{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653147552331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653147552332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 18:39:12 2022 " "Processing started: Sat May 21 18:39:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653147552332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147552332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DA07 -c DA07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DA07 -c DA07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147552332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653147552767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653147552767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/Adder4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147562417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147562417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilbo.v 1 1 " "Found 1 design units, including 1 entities, in source file bilbo.v" { { "Info" "ISGN_ENTITY_NAME" "1 BILBO " "Found entity 1: BILBO" {  } { { "BILBO.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/BILBO.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147562418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147562418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilbosystem.v 1 1 " "Found 1 design units, including 1 entities, in source file bilbosystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 bilboSystem " "Found entity 1: bilboSystem" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147562419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147562419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbilbosystem.v 1 1 " "Found 1 design units, including 1 entities, in source file testbilbosystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBilboSystem " "Found entity 1: testBilboSystem" {  } { { "testBilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/testBilboSystem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147562422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147562422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bilboSystem " "Elaborating entity \"bilboSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653147562454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BILBO BILBO:RegA " "Elaborating entity \"BILBO\" for hierarchy \"BILBO:RegA\"" {  } { { "bilboSystem.v" "RegA" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653147562469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BILBO BILBO:RegC " "Elaborating entity \"BILBO\" for hierarchy \"BILBO:RegC\"" {  } { { "bilboSystem.v" "RegC" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653147562487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BILBO.v(22) " "Verilog HDL assignment warning at BILBO.v(22): truncated value with size 32 to match size of target (3)" {  } { { "BILBO.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/BILBO.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653147562487 "|bilboSystem|BILBO:RegC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder4:Adder " "Elaborating entity \"Adder4\" for hierarchy \"Adder4:Adder\"" {  } { { "bilboSystem.v" "Adder" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653147562492 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Output\[0\] " "Inserted always-enabled tri-state buffer between \"Output\[0\]\" and its non-tri-state driver." {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653147562861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Output\[1\] " "Inserted always-enabled tri-state buffer between \"Output\[1\]\" and its non-tri-state driver." {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653147562861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Output\[2\] " "Inserted always-enabled tri-state buffer between \"Output\[2\]\" and its non-tri-state driver." {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653147562861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Output\[3\] " "Inserted always-enabled tri-state buffer between \"Output\[3\]\" and its non-tri-state driver." {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653147562861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Output\[4\] " "Inserted always-enabled tri-state buffer between \"Output\[4\]\" and its non-tri-state driver." {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653147562861 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1653147562861 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Output\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Output\[0\]\" is moved to its source" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653147562862 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Output\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Output\[1\]\" is moved to its source" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653147562862 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Output\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Output\[2\]\" is moved to its source" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653147562862 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Output\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Output\[3\]\" is moved to its source" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653147562862 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Output\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Output\[4\]\" is moved to its source" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1653147562862 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1653147562862 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Output\[0\]~synth " "Node \"Output\[0\]~synth\"" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653147562873 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Output\[1\]~synth " "Node \"Output\[1\]~synth\"" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653147562873 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Output\[2\]~synth " "Node \"Output\[2\]~synth\"" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653147562873 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Output\[3\]~synth " "Node \"Output\[3\]~synth\"" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653147562873 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Output\[4\]~synth " "Node \"Output\[4\]~synth\"" {  } { { "bilboSystem.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#5/bilboSystem.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653147562873 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653147562873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653147562931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653147563281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653147563281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653147563309 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653147563309 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653147563309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653147563309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653147563309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653147563326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 18:39:23 2022 " "Processing ended: Sat May 21 18:39:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653147563326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653147563326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653147563326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147563326 ""}
