###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID vip-brg.ece.cornell.edu)
#  Generated on:      Fri Dec  6 23:12:22 2019
#  Design:            NYQ
#  Command:           report_ccopt_skew_groups -filename reports/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Ignore Sinks
-----------------------------------------------------------------
Clk_clk/func_mode       1             24869               0
Clk_clk/hold_mode       1             24869               0
Clk_clk/test_mode       1             24869               0
-----------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
dc_max:setup.early    Clk_clk/func_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
                      Clk_clk/hold_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
                      Clk_clk/test_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
dc_max:setup.late     Clk_clk/func_mode    none         1.856     2.217     2.047        0.085       auto computed        0.362         0.361    100% {1.856, 2.217}
                      Clk_clk/hold_mode    none         1.856     2.217     2.047        0.085       auto computed        0.362         0.361    100% {1.856, 2.217}
                      Clk_clk/test_mode    none         1.856     2.217     2.047        0.085       auto computed        0.362         0.361    100% {1.856, 2.217}
dc_typ:setup.early    Clk_clk/func_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
                      Clk_clk/hold_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
                      Clk_clk/test_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
dc_typ:setup.late     Clk_clk/func_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
                      Clk_clk/hold_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
                      Clk_clk/test_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
dc_min:hold.early     Clk_clk/func_mode        -        0.422     0.509     0.469        0.023       ignored                  -         0.087              -
                      Clk_clk/hold_mode        -        0.422     0.509     0.469        0.023       ignored                  -         0.087              -
                      Clk_clk/test_mode        -        0.422     0.509     0.469        0.023       ignored                  -         0.087              -
dc_min:hold.late      Clk_clk/func_mode        -        0.424     0.513     0.472        0.024       ignored                  -         0.089              -
                      Clk_clk/hold_mode        -        0.424     0.513     0.472        0.024       ignored                  -         0.089              -
                      Clk_clk/test_mode        -        0.424     0.513     0.472        0.024       ignored                  -         0.089              -
dc_typ:hold.early     Clk_clk/func_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
                      Clk_clk/hold_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
                      Clk_clk/test_mode        -        0.598     0.718     0.661        0.030       ignored                  -         0.120              -
dc_typ:hold.late      Clk_clk/func_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
                      Clk_clk/hold_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
                      Clk_clk/test_mode        -        0.603     0.725     0.666        0.030       ignored                  -         0.121              -
dc_max:hold.early     Clk_clk/func_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
                      Clk_clk/hold_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
                      Clk_clk/test_mode        -        1.836     2.198     2.028        0.085       ignored                  -         0.362              -
dc_max:hold.late      Clk_clk/func_mode        -        1.856     2.217     2.047        0.085       ignored                  -         0.361              -
                      Clk_clk/hold_mode        -        1.856     2.217     2.047        0.085       ignored                  -         0.361              -
                      Clk_clk/test_mode        -        1.856     2.217     2.047        0.085       ignored                  -         0.361              -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------------
Timing Corner         Skew Group           Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------------
dc_max:setup.early    Clk_clk/func_mode    1.836        1      2.198        2
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/hold_mode    1.836       21      2.198       22
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/test_mode    1.836       41      2.198       42
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
dc_max:setup.late     Clk_clk/func_mode    1.856        3      2.217        4
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    1.856       23      2.217       24
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    1.856       43      2.217       44
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
dc_typ:setup.early    Clk_clk/func_mode    0.598        5      0.718        6
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    0.598       25      0.718       26
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    0.598       45      0.718       46
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
dc_typ:setup.late     Clk_clk/func_mode    0.603        7      0.725        8
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/hold_mode    0.603       27      0.725       28
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/test_mode    0.603       47      0.725       48
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
dc_min:hold.early     Clk_clk/func_mode    0.422        9      0.509       10
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    0.422       29      0.509       30
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    0.422       49      0.509       50
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
dc_min:hold.late      Clk_clk/func_mode    0.424       11      0.513       12
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    0.424       31      0.513       32
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    0.424       51      0.513       52
-    min parameter_memory_reg_497__18_/CLK
-    max parameter_memory_reg_95__19_/CLK
dc_typ:hold.early     Clk_clk/func_mode    0.598       13      0.718       14
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    0.598       33      0.718       34
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    0.598       53      0.718       54
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_95__19_/CLK
dc_typ:hold.late      Clk_clk/func_mode    0.603       15      0.725       16
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/hold_mode    0.603       35      0.725       36
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/test_mode    0.603       55      0.725       56
-    min parameter_memory_reg_138__23_/CLK
-    max parameter_memory_reg_103__16_/CLK
dc_max:hold.early     Clk_clk/func_mode    1.836       17      2.198       18
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/hold_mode    1.836       37      2.198       38
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
                      Clk_clk/test_mode    1.836       57      2.198       58
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_103__16_/CLK
dc_max:hold.late      Clk_clk/func_mode    1.856       19      2.217       20
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/hold_mode    1.856       39      2.217       40
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
                      Clk_clk/test_mode    1.856       59      2.217       60
-    min parameter_memory_reg_182__10_/CLK
-    max parameter_memory_reg_95__19_/CLK
-------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, min clock_path:
============================================================

PathID    : 1
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     : 1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, max clock_path:
============================================================

PathID    : 2
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     : 2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, min clock_path:
===========================================================

PathID    : 3
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     : 1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, max clock_path:
===========================================================

PathID    : 4
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     : 2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, min clock_path:
============================================================

PathID    : 5
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     : 0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, max clock_path:
============================================================

PathID    : 6
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     : 0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, min clock_path:
===========================================================

PathID    : 7
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     : 0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, max clock_path:
===========================================================

PathID    : 8
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     : 0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, min clock_path:
===========================================================

PathID    : 9
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     : 0.422

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.234   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.325   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.326   0.036  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.095   0.421   0.038  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.422   0.039  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, max clock_path:
===========================================================

PathID    : 10
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.509

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.186   0.064  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.098   0.284   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.298   0.047  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.392   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.405   0.045  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.097   0.502   0.038  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.509   0.041  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, min clock_path:
==========================================================

PathID    : 11
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     :  0.424

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.235   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.326   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.327   0.037  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.096   0.423   0.040  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.424   0.041  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, max clock_path:
==========================================================

PathID    : 12
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.513

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.187   0.065  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.099   0.285   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.299   0.048  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.394   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.407   0.046  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.098   0.505   0.040  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.513   0.043  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, min clock_path:
===========================================================

PathID    : 13
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, max clock_path:
===========================================================

PathID    : 14
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, min clock_path:
==========================================================

PathID    : 15
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, max clock_path:
==========================================================

PathID    : 16
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, min clock_path:
===========================================================

PathID    : 17
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, max clock_path:
===========================================================

PathID    : 18
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, min clock_path:
==========================================================

PathID    : 19
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, max clock_path:
==========================================================

PathID    : 20
Path type : skew group Clk_clk/func_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, min clock_path:
============================================================

PathID    : 21
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, max clock_path:
============================================================

PathID    : 22
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, min clock_path:
===========================================================

PathID    : 23
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, max clock_path:
===========================================================

PathID    : 24
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, min clock_path:
============================================================

PathID    : 25
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, max clock_path:
============================================================

PathID    : 26
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, min clock_path:
===========================================================

PathID    : 27
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, max clock_path:
===========================================================

PathID    : 28
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, min clock_path:
===========================================================

PathID    : 29
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     :  0.422

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.234   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.325   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.326   0.036  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.095   0.421   0.038  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.422   0.039  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, max clock_path:
===========================================================

PathID    : 30
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.509

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.186   0.064  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.098   0.284   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.298   0.047  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.392   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.405   0.045  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.097   0.502   0.038  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.509   0.041  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, min clock_path:
==========================================================

PathID    : 31
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     :  0.424

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.235   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.326   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.327   0.037  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.096   0.423   0.040  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.424   0.041  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, max clock_path:
==========================================================

PathID    : 32
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.513

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.187   0.065  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.099   0.285   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.299   0.048  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.394   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.407   0.046  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.098   0.505   0.040  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.513   0.043  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, min clock_path:
===========================================================

PathID    : 33
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, max clock_path:
===========================================================

PathID    : 34
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, min clock_path:
==========================================================

PathID    : 35
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, max clock_path:
==========================================================

PathID    : 36
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, min clock_path:
===========================================================

PathID    : 37
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, max clock_path:
===========================================================

PathID    : 38
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, min clock_path:
==========================================================

PathID    : 39
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, max clock_path:
==========================================================

PathID    : 40
Path type : skew group Clk_clk/hold_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, min clock_path:
============================================================

PathID    : 41
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.early, max clock_path:
============================================================

PathID    : 42
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, min clock_path:
===========================================================

PathID    : 43
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:setup.late, max clock_path:
===========================================================

PathID    : 44
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, min clock_path:
============================================================

PathID    : 45
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.early, max clock_path:
============================================================

PathID    : 46
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, min clock_path:
===========================================================

PathID    : 47
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:setup.late, max clock_path:
===========================================================

PathID    : 48
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, min clock_path:
===========================================================

PathID    : 49
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     :  0.422

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.234   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.325   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.326   0.036  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.095   0.421   0.038  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.422   0.039  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.early, max clock_path:
===========================================================

PathID    : 50
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.509

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.054   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.074   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.170   0.036  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.186   0.064  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.098   0.284   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.298   0.047  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.392   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.405   0.045  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.097   0.502   0.038  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.509   0.041  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, min clock_path:
==========================================================

PathID    : 51
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_497__18_/CLK
Delay     :  0.424

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_1/INP
-     NBUFFX8   rise   0.001   0.171   0.038  -      (851.680,1279.840)     8.960   -       
CTS_ccl_BUF_Clk_clk_G0_L3_1/Z
-     NBUFFX8   rise   0.063   0.234   0.035  0.056  (852.640,1280.160)     1.280      3    
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/INP
-     NBUFFX32  rise   0.000   0.235   0.035  -      (855.817,1268.160)    15.177   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_3/Z
-     NBUFFX32  rise   0.091   0.326   0.035  0.166  (859.360,1268.640)     4.023     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/INP
-     NBUFFX32  rise   0.001   0.327   0.037  -      (855.817,1291.200)    26.103   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_37/Z
-     NBUFFX32  rise   0.096   0.423   0.040  0.272  (859.360,1291.680)     4.023    100    
parameter_memory_reg_497__18_/CLK
-     DFFARX1   rise   0.001   0.424   0.041  -      (854.560,1308.960)    22.080   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_min:hold.late, max clock_path:
==========================================================

PathID    : 52
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.513

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.009  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.009  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.054   0.055   0.039  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.020   0.075   0.061  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.096   0.171   0.037  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.016   0.187   0.065  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.099   0.285   0.037  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.299   0.048  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.094   0.394   0.036  0.177  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.407   0.046  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.098   0.505   0.040  0.278  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.513   0.043  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, min clock_path:
===========================================================

PathID    : 53
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.598

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.016   0.254   0.075  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.094   0.349   0.066  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.356   0.070  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.093   0.450   0.063  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.450   0.064  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.146   0.597   0.059  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.598   0.060  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.early, max clock_path:
===========================================================

PathID    : 54
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.718

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.021  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.021  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.076   0.059  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.097   0.076  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.238   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.017   0.255   0.078  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.399   0.055  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.413   0.062  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.140   0.554   0.053  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   0.567   0.059  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.145   0.712   0.058  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   0.718   0.059  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, min clock_path:
==========================================================

PathID    : 55
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_138__23_/CLK
Delay     :  0.603

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.017   0.256   0.077  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.095   0.351   0.067  0.148  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   0.359   0.071  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.094   0.453   0.065  0.149  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/INP
-     NBUFFX32  rise   0.001   0.454   0.065  -      (567.177,850.880)     18.423   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_162/Z
-     NBUFFX32  rise   0.148   0.602   0.063  0.285  (570.720,850.400)      4.023    100    
parameter_memory_reg_138__23_/CLK
-     DFFARX1   rise   0.002   0.603   0.064  -      (564.320,853.920)      9.920   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_typ:hold.late, max clock_path:
==========================================================

PathID    : 56
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  0.725

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.022  0.017  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.022  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.076   0.077   0.060  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.098   0.077  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.141   0.239   0.056  0.184  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.018   0.257   0.080  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.144   0.401   0.056  0.190  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   0.416   0.064  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.141   0.556   0.054  0.176  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   0.570   0.061  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.147   0.717   0.061  0.276  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.008   0.725   0.063  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, min clock_path:
===========================================================

PathID    : 57
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.836

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.745   0.171  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.292   1.037   0.188  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.045   0.189  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.299   1.343   0.183  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.345   0.184  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.491   1.836   0.166  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.836   0.166  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.early, max clock_path:
===========================================================

PathID    : 58
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.198

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.065  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.000   0.000   0.065  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.234   0.235   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.021   0.256   0.179  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.472   0.728   0.163  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.747   0.172  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.474   1.220   0.158  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.234   0.161  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.466   1.700   0.152  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.013   1.713   0.154  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.479   2.192   0.168  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.006   2.198   0.169  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, min clock_path:
==========================================================

PathID    : 59
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_182__10_/CLK
Delay     :  1.856

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_3/INP
-     NBUFFX16  rise   0.018   0.750   0.173  -      (588.440,1092.918)   448.242   -       
CTS_ccl_BUF_Clk_clk_G0_L3_3/Z
-     NBUFFX16  rise   0.294   1.043   0.191  0.146  (589.600,1092.320)     1.758      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/INP
-     NBUFFX16  rise   0.008   1.052   0.192  -      (578.200,845.238)    258.482   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_12/Z
-     NBUFFX16  rise   0.303   1.355   0.189  0.146  (579.360,844.640)      1.758     13    
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/INP
-     NBUFFX32  rise   0.002   1.357   0.189  -      (580.617,833.600)     12.297   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_159/Z
-     NBUFFX32  rise   0.499   1.856   0.177  0.263  (584.160,833.120)      4.023    100    
parameter_memory_reg_182__10_/CLK
-     DFFARX1   rise   0.000   1.856   0.177  -      (582.240,827.360)      7.680   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner dc_max:hold.late, max clock_path:
==========================================================

PathID    : 60
Path type : skew group Clk_clk/test_mode (path 1 of 1)
Start     : Clk_CI
End       : parameter_memory_reg_6__1_/CLK
Delay     :  2.217

--------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------
Clk_CI
-     -         rise   -       0.000   0.069  0.016  (1499.840,1452.640)  -            1    
CTS_ccl_BUF_Clk_clk_G0_L1_1/INP
-     NBUFFX16  rise   0.001   0.001   0.069  -      (1470.680,1412.042)   69.758   -       
CTS_ccl_BUF_Clk_clk_G0_L1_1/Z
-     NBUFFX16  rise   0.236   0.237   0.173  0.114  (1471.840,1412.640)    1.758      1    
CTS_ccl_BUF_Clk_clk_G0_L2_1/INP
-     NBUFFX32  rise   0.022   0.258   0.180  -      (851.657,1273.920)   758.903   -       
CTS_ccl_BUF_Clk_clk_G0_L2_1/Z
-     NBUFFX32  rise   0.473   0.731   0.165  0.181  (855.200,1274.400)     4.023      4    
CTS_ccl_BUF_Clk_clk_G0_L3_4/INP
-     NBUFFX32  rise   0.019   0.751   0.174  -      (851.657,1000.640)   277.303   -       
CTS_ccl_BUF_Clk_clk_G0_L3_4/Z
-     NBUFFX32  rise   0.476   1.226   0.160  0.187  (855.200,1000.160)     4.023      5    
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/INP
-     NBUFFX32  rise   0.014   1.240   0.163  -      (1007.177,628.800)   523.337   -       
CTS_ccl_a_BUF_Clk_clk_G0_L4_17/Z
-     NBUFFX32  rise   0.468   1.709   0.155  0.173  (1010.720,629.280)     4.023     15    
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/INP
-     NBUFFX32  rise   0.014   1.723   0.158  -      (1422.537,476.480)   564.617   -       
CTS_ccl_a_BUF_Clk_clk_G0_L5_228/Z
-     NBUFFX32  rise   0.487   2.210   0.179  0.266  (1426.080,476.000)     4.023    100    
parameter_memory_reg_6__1_/CLK
-     DFFARX1   rise   0.007   2.217   0.179  -      (1430.880,355.040)   125.760   -       
--------------------------------------------------------------------------------------------------

