<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>SIwave1 New Project and DC IR analysis | QY's Notes</title>
<meta name=keywords content="SIwave"><meta name=description content="Using Ansys SIwave 2020R2.
This post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.

Analyze the voltage drop of one power rail, from source to chip.
All the RLC components are deactivated except for those connected in series to the power rails.

SIwave Documentation: Computing DC IR Simulations
New Project
Import ODB++




default setting for nets.


The Workflow Wizard
Open the Workflow Wizard from this button on the upper-left."><meta name=author content="QY"><link rel=canonical href=qygong17.github.io/posts/siwave/siwave1-new-project-and-dc-ir-analysis/><meta name=google-site-verification content="qygong17"><meta name=yandex-verification content="qygong17"><meta name=msvalidate.01 content="qygong17"><link crossorigin=anonymous href=qygong17.github.io/assets/css/stylesheet.ba817106d83429143a08d1f1482d38a14bdb99731b9720b4e65c946b0d654e02.css integrity="sha256-uoFxBtg0KRQ6CNHxSC04oUvbmXMblyC05lyUaw1lTgI=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=qygong17.github.io/assets/js/highlight.acb54fd32bbc1982428b8850317e45d076b95012730a5936667e6bc21777692a.js integrity="sha256-rLVP0yu8GYJCi4hQMX5F0Ha5UBJzClk2Zn5rwhd3aSo=" onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=/assets/favicon.ico><link rel=icon type=image/png sizes=16x16 href=/assets/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=/assets/favicon-32x32.png><link rel=apple-touch-icon href=/assets/apple-touch-icon.png><link rel=mask-icon href=qygong17.github.io/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=qygong17.github.io/posts/siwave/siwave1-new-project-and-dc-ir-analysis/><noscript><style>#theme-toggle,.top-link{display:none}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.css integrity=sha384-MlJdn/WNKDGXveldHDdyRP1R4CTHr3FeuDNfhsLPYrq2t0UBkUdK2jyTnXPEK1NQ crossorigin=anonymous referrerpolicy=no-referrer><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.js integrity=sha384-VQ8d8WVFw0yHhCk5E8I86oOhv48xLpnDZx5T9GogA/Y84DcCKWXDmSDfn13bzFZY crossorigin=anonymous referrerpolicy=no-referrer type=text/javascript></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous referrerpolicy=no-referrer type=text/javascript></script><script type=text/javascript>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"\\[",right:"\\]",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1}]})})</script><meta property="og:title" content="SIwave1 New Project and DC IR analysis"><meta property="og:description" content="Using Ansys SIwave 2020R2.
This post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.

Analyze the voltage drop of one power rail, from source to chip.
All the RLC components are deactivated except for those connected in series to the power rails.

SIwave Documentation: Computing DC IR Simulations
New Project
Import ODB++




default setting for nets.


The Workflow Wizard
Open the Workflow Wizard from this button on the upper-left."><meta property="og:type" content="article"><meta property="og:url" content="qygong17.github.io/posts/siwave/siwave1-new-project-and-dc-ir-analysis/"><meta property="og:image" content="qygong17.github.io/%3Clink%20or%20path%20of%20image%20for%20opengraph,%20twitter-cards%3E"><meta property="article:section" content="posts"><meta property="article:published_time" content="2023-06-01T00:00:00+00:00"><meta property="article:modified_time" content="2023-06-01T00:00:00+00:00"><meta property="og:site_name" content="QY's Notes"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="qygong17.github.io/%3Clink%20or%20path%20of%20image%20for%20opengraph,%20twitter-cards%3E"><meta name=twitter:title content="SIwave1 New Project and DC IR analysis"><meta name=twitter:description content="Using Ansys SIwave 2020R2.
This post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.

Analyze the voltage drop of one power rail, from source to chip.
All the RLC components are deactivated except for those connected in series to the power rails.

SIwave Documentation: Computing DC IR Simulations
New Project
Import ODB++




default setting for nets.


The Workflow Wizard
Open the Workflow Wizard from this button on the upper-left."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"qygong17.github.io/posts/"},{"@type":"ListItem","position":2,"name":"SIwave","item":"qygong17.github.io/posts/siwave/"},{"@type":"ListItem","position":3,"name":"SIwave1 New Project and DC IR analysis","item":"qygong17.github.io/posts/siwave/siwave1-new-project-and-dc-ir-analysis/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"SIwave1 New Project and DC IR analysis","name":"SIwave1 New Project and DC IR analysis","description":"Using Ansys SIwave 2020R2.\nThis post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.\nAnalyze the voltage drop of one power rail, from source to chip. All the RLC components are deactivated except for those connected in series to the power rails. SIwave Documentation: Computing DC IR Simulations\nNew Project Import ODB++ default setting for nets. The Workflow Wizard Open the Workflow Wizard from this button on the upper-left.\n","keywords":["SIwave"],"articleBody":"Using Ansys SIwave 2020R2.\nThis post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.\nAnalyze the voltage drop of one power rail, from source to chip. All the RLC components are deactivated except for those connected in series to the power rails. SIwave Documentation: Computing DC IR Simulations\nNew Project Import ODB++ default setting for nets. The Workflow Wizard Open the Workflow Wizard from this button on the upper-left.\nStackup Delete the smt layers above top and below bottom (they have 0 thickness and would cause simulation error).\n(For IR-analysis, the dielectric material is not important, so use default.)\nPadstack Mainly, the via plating setting. Default:\nChange it to 1mil (or something else, according to the manufacturer). Verify Circuit Element Parameters Deactivate all the RLC elements.\nPower/Ground Net and Sanitize Layout Default. Here are the documentations. Identifying Power and Ground Nets\nSanitize Layout is an operation for cleaning power and ground nets in order to fix certain alignment problems as well as complexities that may slow down simulation. It works by uniting the planes and traces for each net to be cleaned. Once the united planes are formed, portions that display trace-like properties are converted into traces.\nConnect the two planes The VCCINT plane is smulated. The resistor in series is for current sensing, connecting the two planes, VCCINT and VCCINT_FPGA.\nAdd an ideal resistor to connect VCCINT and VCCINT_FPGA in the simulation.\nConfigure DC-IR Drop VCCINT and VCCINT_FPGA are both selected. U21 is the power supply, set it as voltage source. U1 is the FPGA chip, set it as current source (also Distributed Current so that each power supply pin is simulated as a small load). Follow Configure--Validate--Simulate to start IR simulation.\nAbout Node to Ground From documentation: mainly, select Negative for voltage source and Neither for everything else.\nUse the Node to Ground drop-down menu to select Neither, Negative, or Positive.\nIf you select Negative on a voltage source, the voltage display on its ground pin will be 0 V. If you select Positive on a voltage source, the voltage display on its ground pin will be negative. Consider this as being the 0 node in a SPICE simulation. This is the node to which you want all voltages referenced. Since SIwave includes the return paths of all planes (including the ground), we cannot assume that all of the sources reference that 0 node. Thus we have to pick one to be the absolute 0 node reference. So if we put the 0 node on the positive side of a voltage plane, the “ground” or return path would show as negative. Displaying Results Plot Current/Voltages\nThis example displays voltage level.\nSelect certain layers for display Display other stuff such as current density (J) or power (P). View-turn off Display Mesh, for a cleaner look. Display only layers 1,3,4,9,15,16: The results:\nThe red one is VCCINT, the source, at almost 1V Between VCCINT and VCCINT_FPGA (the green one), is the voltage drop on the current sensing resistor (0.005R*20A=0.1V) The total voltage drop from source to load is around 0.3 V. But in reality, the voltage feedback trace will compensate for the voltage drop, so that the load voltage is 1V (and the source voltage is about 1.3V). ","wordCount":"542","inLanguage":"en","datePublished":"2023-06-01T00:00:00Z","dateModified":"2023-06-01T00:00:00Z","author":{"@type":"Person","name":"QY"},"mainEntityOfPage":{"@type":"WebPage","@id":"qygong17.github.io/posts/siwave/siwave1-new-project-and-dc-ir-analysis/"},"publisher":{"@type":"Organization","name":"QY's Notes","logo":{"@type":"ImageObject","url":"/assets/favicon.ico"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=qygong17.github.io/ accesskey=h title="QY's Notes (Alt + H)">QY's Notes</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button><ul class=lang-switch><li>|</li></ul></div></div><ul id=menu><li><a href=qygong17.github.io/qygong17.github.io/about/ title=About><span>About</span></a></li><li><a href=qygong17.github.io/qygong17.github.io/tags/ title=Tags><span>Tags</span></a></li><li><a href=qygong17.github.io/qygong17.github.io/archives/ title=Archives><span>Archives</span></a></li><li><a href=qygong17.github.io/search/ title="Search (Alt + /)" accesskey=/><span>Search</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=qygong17.github.io/>Home</a>&nbsp;»&nbsp;<a href=qygong17.github.io/posts/>Posts</a>&nbsp;»&nbsp;<a href=qygong17.github.io/posts/siwave/>SIwave</a></div><h1 class=post-title>SIwave1 New Project and DC IR analysis</h1><div class=post-meta>&lt;span title='2023-06-01 00:00:00 +0000 UTC'>June 1, 2023&lt;/span>&amp;nbsp;·&amp;nbsp;QY&amp;nbsp;·&amp;nbsp;&lt;a href="/tags/siwave"> SIwave&lt;/a>&nbsp;|&nbsp;<a href=https://github.com/qyGong17/qyGong17.github.io/tree/main/content/posts/SIwave/SIwave1%20New%20Project%20and%20DC%20IR%20analysis.md rel="noopener noreferrer" target=_blank>Suggest Changes</a></div></header><aside id=toc-container class="toc-container wide"><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#new-project aria-label="New Project">New Project</a><ul><li><a href=#import-odb aria-label="Import ODB++">Import ODB++</a></li></ul></li><li><a href=#the-workflow-wizard aria-label="The Workflow Wizard">The Workflow Wizard</a><ul><li><a href=#stackup aria-label=Stackup>Stackup</a></li><li><a href=#padstack aria-label=Padstack>Padstack</a></li><li><a href=#verify-circuit-element-parameters aria-label="Verify Circuit Element Parameters">Verify Circuit Element Parameters</a></li><li><a href=#powerground-net-and-sanitize-layout aria-label="Power/Ground Net and Sanitize Layout">Power/Ground Net and Sanitize Layout</a></li><li><a href=#connect-the-two-planes aria-label="Connect the two planes">Connect the two planes</a></li><li><a href=#configure-dc-ir-drop aria-label="Configure DC-IR Drop">Configure DC-IR Drop</a><ul><li><a href=#about-node-to-ground aria-label="About Node to Ground">About Node to Ground</a></li></ul></li></ul></li><li><a href=#displaying-results aria-label="Displaying Results">Displaying Results</a></li></ul></div></details></div></aside><script>let activeElement,elements;window.addEventListener("DOMContentLoaded",function(){checkTocPosition(),elements=document.querySelectorAll("h1[id],h2[id],h3[id],h4[id],h5[id],h6[id]"),activeElement=elements[0];const t=encodeURI(activeElement.getAttribute("id")).toLowerCase();document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active")},!1),window.addEventListener("resize",function(){checkTocPosition()},!1),window.addEventListener("scroll",()=>{activeElement=Array.from(elements).find(e=>{if(getOffsetTop(e)-window.pageYOffset>0&&getOffsetTop(e)-window.pageYOffset<window.innerHeight/2)return e})||activeElement,elements.forEach(e=>{const t=encodeURI(e.getAttribute("id")).toLowerCase();e===activeElement?document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active"):document.querySelector(`.inner ul li a[href="#${t}"]`).classList.remove("active")})},!1);const main=parseInt(getComputedStyle(document.body).getPropertyValue("--article-width"),10),toc=parseInt(getComputedStyle(document.body).getPropertyValue("--toc-width"),10),gap=parseInt(getComputedStyle(document.body).getPropertyValue("--gap"),10);function checkTocPosition(){const e=document.body.scrollWidth;e-main-toc*2-gap*4>0?document.getElementById("toc-container").classList.add("wide"):document.getElementById("toc-container").classList.remove("wide")}function getOffsetTop(e){if(!e.getClientRects().length)return 0;let t=e.getBoundingClientRect(),n=e.ownerDocument.defaultView;return t.top+n.pageYOffset}</script><div class=post-content><p>Using <code>Ansys SIwave 2020R2</code>.</p><p>This post introduces a basic IR-drop analysis on the power planes using SIwave 2020R2.</p><ul><li>Analyze the voltage drop of one power rail, from source to chip.</li><li>All the RLC components are deactivated except for those connected in series to the power rails.</li></ul><p>SIwave Documentation: <a href="https://ansyshelp.ansys.com/account/secured?returnurl=/Views/Secured/Electronics/v202/en/home.htm%23../Subsystems/SIwave/Content/ComputingDCSimulations.htm%3FTocPath%3DSIwave%7CSIwave%2520Help%7CRunning%2520Simulations%7CSIwave%2520Simulations%7CComputing%2520DC%2520IR%2520Simulations%7C_____0">Computing DC IR Simulations</a></p><h1 id=new-project>New Project<a hidden class=anchor aria-hidden=true href=#new-project>#</a></h1><h2 id=import-odb>Import ODB++<a hidden class=anchor aria-hidden=true href=#import-odb>#</a></h2><p><img loading=lazy src=/images/img_2023-05-28-2.png alt></p><p><img loading=lazy src=/images/img_2023-05-28-1.png alt></p><p>default setting for nets.
<img loading=lazy src=/images/img_2023-05-28-3.png alt></p><h1 id=the-workflow-wizard>The Workflow Wizard<a hidden class=anchor aria-hidden=true href=#the-workflow-wizard>#</a></h1><p>Open the <code>Workflow Wizard</code> from this button on the upper-left.</p><p><img loading=lazy src=/images/img_2023-05-28-4.png alt></p><h2 id=stackup>Stackup<a hidden class=anchor aria-hidden=true href=#stackup>#</a></h2><p>Delete the <code>smt</code> layers above <code>top</code> and below <code>bottom</code> (they have 0 thickness and would cause simulation error).</p><p>(For IR-analysis, the dielectric material is not important, so use default.)</p><p><img loading=lazy src=/images/img_2023-05-28-5.png alt></p><h2 id=padstack>Padstack<a hidden class=anchor aria-hidden=true href=#padstack>#</a></h2><p>Mainly, the via plating setting.
Default:</p><p><img loading=lazy src=/images/img_2023-05-28-6.png alt></p><p>Change it to 1mil (or something else, according to the manufacturer).
<img loading=lazy src=/images/img_2023-05-28-7.png alt></p><h2 id=verify-circuit-element-parameters>Verify Circuit Element Parameters<a hidden class=anchor aria-hidden=true href=#verify-circuit-element-parameters>#</a></h2><p>Deactivate all the RLC elements.</p><h2 id=powerground-net-and-sanitize-layout>Power/Ground Net and Sanitize Layout<a hidden class=anchor aria-hidden=true href=#powerground-net-and-sanitize-layout>#</a></h2><p>Default. Here are the documentations.
<img loading=lazy src=/images/img_2023-05-28-8.png alt></p><p><a href="https://ansyshelp.ansys.com/account/secured?returnurl=/Views/Secured/Electronics/v202/en/home.htm%23../Subsystems/SIwave/Content/IdentifyingPowerandGroundNets.htm%3FTocPath%3DSIwave%7CSIwave%2520Help%7CSimulation%2520Setup%7C_____1">Identifying Power and Ground Nets</a></p><blockquote><p><a href="https://ansyshelp.ansys.com/account/secured?returnurl=/Views/Secured/Electronics/v202/en/home.htm%23../Subsystems/SIwave/Content/SanitizeLayout.htm%3FTocPath%3DSIwave%7CSIwave%2520Help%7CSimulation%2520Setup%7C_____5">Sanitize Layout</a> is an operation for cleaning power and ground nets in order to fix certain alignment problems as well as complexities that may slow down simulation. It works by uniting the planes and traces for each net to be cleaned. Once the united planes are formed, portions that display trace-like properties are converted into traces.</p></blockquote><h2 id=connect-the-two-planes>Connect the two planes<a hidden class=anchor aria-hidden=true href=#connect-the-two-planes>#</a></h2><p>The <code>VCCINT</code> plane is smulated. The resistor in series is for current sensing, connecting the two planes, <code>VCCINT</code> and <code>VCCINT_FPGA</code>.</p><p><img loading=lazy src=/images/img_2023-05-28-22.png alt></p><p>Add an ideal resistor to connect <code>VCCINT</code> and <code>VCCINT_FPGA</code> in the simulation.</p><p><img loading=lazy src=/images/img_2023-05-28-10.png alt></p><p><img loading=lazy src=/images/img_2023-05-28-11.png alt></p><p><img loading=lazy src=/images/img_2023-05-28-12.png alt></p><p><img loading=lazy src=/images/img_2023-05-28-13.png alt></p><h2 id=configure-dc-ir-drop>Configure DC-IR Drop<a hidden class=anchor aria-hidden=true href=#configure-dc-ir-drop>#</a></h2><ul><li><code>VCCINT</code> and <code>VCCINT_FPGA</code> are both selected.</li><li>U21 is the power supply, set it as <code>voltage source</code>.</li><li>U1 is the FPGA chip, set it as <code>current source</code> (also <code>Distributed Current</code> so that each power supply pin is simulated as a small load).</li></ul><p><img loading=lazy src=/images/img_2023-05-28-14.png alt></p><p>Follow <code>Configure--Validate--Simulate</code> to start IR simulation.</p><p><img loading=lazy src=/images/img_2023-05-28-15.png alt></p><p><img loading=lazy src=/images/img_2023-05-28-16.png alt></p><h3 id=about-node-to-ground>About Node to Ground<a hidden class=anchor aria-hidden=true href=#about-node-to-ground>#</a></h3><p>From documentation: mainly, select <code>Negative</code> for voltage source and <code>Neither</code> for everything else.</p><blockquote><p>Use the <strong>Node to Ground</strong> drop-down menu to select <strong>Neither</strong>, <strong>Negative</strong>, or <strong>Positive</strong>.</p></blockquote><ul><li>If you select <strong>Negative</strong> on a voltage source, the voltage display on its ground pin will be 0 V.</li><li>If you select <strong>Positive</strong> on a voltage source, the voltage display on its ground pin will be negative.
Consider this as being the 0 node in a SPICE simulation. This is the node to which you want all voltages referenced. Since SIwave includes the return paths of all planes (including the ground), we cannot assume that all of the sources reference that 0 node. Thus we have to pick one to be the absolute 0 node reference. So if we put the 0 node on the positive side of a voltage plane, the &ldquo;ground&rdquo; or return path would show as negative.</li></ul><h1 id=displaying-results>Displaying Results<a hidden class=anchor aria-hidden=true href=#displaying-results>#</a></h1><p>Plot Current/Voltages</p><p><img loading=lazy src=/images/img_2023-05-28-17.png alt></p><p>This example displays voltage level.</p><ul><li>Select certain layers for display</li><li>Display other stuff such as current density (J) or power (P).
<img loading=lazy src=/images/img_2023-05-28-18.png alt></li></ul><p>View-turn off <code>Display Mesh</code>, for a cleaner look.
<img loading=lazy src=/images/img_2023-05-28-19.png alt></p><p>Display only layers 1,3,4,9,15,16:
<img loading=lazy src=/images/img_2023-05-28-20.png alt></p><p>The results:</p><ul><li>The red one is <code>VCCINT</code>, the source, at almost 1V</li><li>Between <code>VCCINT</code> and <code>VCCINT_FPGA</code> (the green one), is the voltage drop on the current sensing resistor (<code>0.005R*20A=0.1V</code>)</li><li>The total voltage drop from source to load is around 0.3 V. But in reality, the voltage feedback trace will compensate for the voltage drop, so that the load voltage is 1V (and the source voltage is about 1.3V).</li></ul><p><img loading=lazy src=/images/img_2023-05-28-21.png alt></p></div><footer class=post-footer><ul class=post-tags><li><a href=qygong17.github.io/tags/siwave/>SIwave</a></li></ul><nav class=paginav><a class=prev href=qygong17.github.io/posts/cadence-orcad-%E5%B9%B3%E5%9D%A6%E5%8E%9F%E7%90%86%E5%9B%BE%E4%BD%BF%E7%94%A8port%E8%BF%98%E6%98%AFoff-page/><span class=title>« Prev</span><br><span>Cadence OrCAD 平坦原理图使用port还是off-page？</span>
</a><a class=next href=qygong17.github.io/posts/microblaze3-i2c-eeprom-polled/><span class=title>Next »</span><br><span>Microblaze3 I2C EEPROM Polled</span></a></nav></footer></article></main><footer class=footer><span>&copy; 2024 <a href=qygong17.github.io/>QY's Notes</a></span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>