# synchronous-fifo
Implementation of 16*8 FIFO in verilog

FIFO Testbench and Design
  ![Alt text](https://github.com/sajalsas/synchronous-fifo/blob/5514ab9ff9fd588d462ed5dd00f794afa32bd38c/Screenshot%202024-07-27%20162550.png)





Simulation Waveform
![Alt text](https://github.com/sajalsas/synchronous-fifo/blob/5514ab9ff9fd588d462ed5dd00f794afa32bd38c/Screenshot%202024-07-27%20162738.png)
