#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr  5 18:40:30 2025
# Process ID: 13383
# Current directory: /home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log fir_fpga_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_fpga_rst_ps7_0_100M_0.tcl
# Log file: /home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/fir_fpga_rst_ps7_0_100M_0.vds
# Journal file: /home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/vivado.jou
# Running On: cc8ea0d2d59b, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 8322 MB
#-----------------------------------------------------------
source fir_fpga_rst_ps7_0_100M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2203.484 ; gain = 89.117 ; free physical = 1320 ; free virtual = 5969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/vlsi/vivado/ip_repo/fir_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_fpga_rst_ps7_0_100M_0
Command: synth_design -top fir_fpga_rst_ps7_0_100M_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13474
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2977.344 ; gain = 376.180 ; free physical = 543 ; free virtual = 5009
Synthesis current peak Physical Memory [PSS] (MB): peak = 2160.024; parent = 1899.546; children = 260.479
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4800.195; parent = 2980.348; children = 1819.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_fpga_rst_ps7_0_100M_0' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/synth/fir_fpga_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/synth/fir_fpga_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'fir_fpga_rst_ps7_0_100M_0' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/synth/fir_fpga_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3069.527 ; gain = 468.363 ; free physical = 281 ; free virtual = 4890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2263.561; parent = 1899.546; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5030.336; parent = 3069.527; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3087.996 ; gain = 486.832 ; free physical = 288 ; free virtual = 4897
Synthesis current peak Physical Memory [PSS] (MB): peak = 2266.053; parent = 1899.546; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.805; parent = 3087.996; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3087.996 ; gain = 486.832 ; free physical = 288 ; free virtual = 4897
Synthesis current peak Physical Memory [PSS] (MB): peak = 2266.053; parent = 1899.546; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.805; parent = 3087.996; children = 1960.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.117 ; gain = 0.055 ; free physical = 293 ; free virtual = 4902
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_rst_ps7_0_100M_0/fir_fpga_rst_ps7_0_100M_0.xdc] for cell 'U0'
Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.953 ; gain = 0.000 ; free physical = 228 ; free virtual = 4851
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3244.715 ; gain = 0.738 ; free physical = 227 ; free virtual = 4850
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3244.828 ; gain = 643.664 ; free physical = 284 ; free virtual = 4908
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.148; parent = 1924.554; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.406; parent = 3219.598; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3244.828 ; gain = 643.664 ; free physical = 284 ; free virtual = 4908
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.754; parent = 1925.249; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.527; parent = 3219.719; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.828 ; gain = 643.664 ; free physical = 290 ; free virtual = 4914
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.320; parent = 1926.021; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.578; parent = 3219.770; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.828 ; gain = 643.664 ; free physical = 285 ; free virtual = 4909
Synthesis current peak Physical Memory [PSS] (MB): peak = 2361.996; parent = 1942.231; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.461; parent = 3220.652; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3244.828 ; gain = 643.664 ; free physical = 275 ; free virtual = 4901
Synthesis current peak Physical Memory [PSS] (MB): peak = 2376.557; parent = 1957.237; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 218 ; free virtual = 4848
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.971; parent = 2048.187; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 217 ; free virtual = 4847
Synthesis current peak Physical Memory [PSS] (MB): peak = 2466.439; parent = 2048.663; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 192 ; free virtual = 4822
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.002; parent = 2049.226; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.307; parent = 2049.530; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.338; parent = 2049.562; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.404; parent = 2049.628; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.416; parent = 2049.640; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.436; parent = 2049.659; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.455; parent = 2049.679; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 189 ; free virtual = 4819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.514; parent = 2049.737; children = 427.307
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5182.293; parent = 3221.484; children = 1960.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3261.215 ; gain = 503.219 ; free physical = 236 ; free virtual = 4866
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3261.215 ; gain = 660.051 ; free physical = 236 ; free virtual = 4866
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.215 ; gain = 0.000 ; free physical = 236 ; free virtual = 4866
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.215 ; gain = 0.000 ; free physical = 400 ; free virtual = 5035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 2fd821b2
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 3261.215 ; gain = 1015.031 ; free physical = 608 ; free virtual = 5242
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/fir_fpga_rst_ps7_0_100M_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_fpga_rst_ps7_0_100M_0, cache-ID = 8f650568a9d7f452
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_rst_ps7_0_100M_0_synth_1/fir_fpga_rst_ps7_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_fpga_rst_ps7_0_100M_0_utilization_synth.rpt -pb fir_fpga_rst_ps7_0_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 18:41:45 2025...
