Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.srcs/sim_1/new/gt4_testbench.sv" Line 56
