Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 26d3c0fd87504fd683950535a340aee5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L1_tb_behav xil_defaultlib.L1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'Operation' [C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_RF.v" Line 1. Module L1_RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lkim/Lab 1/Lab 1.srcs/sources_1/imports/Lab 1/L1_ALU.v" Line 1. Module L1_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab_1_Project
Compiling module xil_defaultlib.bin_7seg
Compiling module xil_defaultlib.L1_display_driver
Compiling module xil_defaultlib.L1_RF
Compiling module xil_defaultlib.L1_ALU
Compiling module xil_defaultlib.L1_simple_reg
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.L1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot L1_tb_behav
