Line 101: [CL DELAY] FDAGC Pwr : pwr_l(%7d), pwr_u(%7d), ch_pwr(%7d), aclr_l (%4d), aclr_u (%4d)
Line 261: [CL DELAY] Set MarconiSync Fail
Line 349: [CL DELAY] start_total_delay[%d], delay[%d], MBD[%d], EBD[%d], EFD[%d], aclr_list[%d], aclr_cnt[%d]
Line 356: [CL DELAY] Get FDAGC Avg Pwr error!! (0x%x)
Line 368: [CL DELAY] Check ACLR Data buf size!! (0x%x)
Line 401: [RF ET][CL DELAY] RTG value is invalid!! rtg(%d) -> (%d)
Line 438: [RF ET][CL DELAY] Warning!! Check CL Delay ACLR Min Option!!
Line 444: [RF ET][CL DELAY] Delay Sweep Start :: start delay(%d) end delay(%d) delay step(%d)
Line 494: [RF ET][CL DELAY] Get Opt Delay:: total_delay(%d) aclr_cur(%d)
Line 511: [RF ET][CL DELAY] Get Opt Delay :: Low ACLR (%d) error
Line 516: [RF_ET][CL DELAY] Get Opt Delay :: total_delay_best[%d], aclr_l[%d], aclr_u[%d], rtg_val[%d]
