[2025-09-18 10:08:31] START suite=qualcomm_srv trace=srv286_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv286_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2608428 heartbeat IPC: 3.834 cumulative IPC: 3.834 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5056602 heartbeat IPC: 4.085 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5056602 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5056602 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14279559 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23519939 heartbeat IPC: 1.082 cumulative IPC: 1.083 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32627122 heartbeat IPC: 1.098 cumulative IPC: 1.088 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 41821287 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50982029 heartbeat IPC: 1.092 cumulative IPC: 1.089 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 60245628 heartbeat IPC: 1.079 cumulative IPC: 1.087 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 69355107 heartbeat IPC: 1.098 cumulative IPC: 1.089 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 78542019 heartbeat IPC: 1.089 cumulative IPC: 1.089 (Simulation time: 00 hr 11 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv286_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 87652307 heartbeat IPC: 1.098 cumulative IPC: 1.09 (Simulation time: 00 hr 12 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91801145 cumulative IPC: 1.089 (Simulation time: 00 hr 13 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91801145 cumulative IPC: 1.089 (Simulation time: 00 hr 13 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv286_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.089 instructions: 100000000 cycles: 91801145
CPU 0 Branch Prediction Accuracy: 90.94% MPKI: 15.93 Average ROB Occupancy at Mispredict: 26.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3824
BRANCH_INDIRECT: 0.417
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9198
BRANCH_INDIRECT_CALL: 0.6036
BRANCH_RETURN: 0.6175


====Backend Stall Breakdown====
ROB_STALL: 98586
LQ_STALL: 0
SQ_STALL: 544924


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 121
REPLAY_LOAD: 90.29114
NON_REPLAY_LOAD: 23.303787

== Total ==
ADDR_TRANS: 6534
REPLAY_LOAD: 7133
NON_REPLAY_LOAD: 84919

== Counts ==
ADDR_TRANS: 54
REPLAY_LOAD: 79
NON_REPLAY_LOAD: 3644

cpu0->cpu0_STLB TOTAL        ACCESS:    1864912 HIT:    1860470 MISS:       4442 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1864912 HIT:    1860470 MISS:       4442 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 237.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8553318 HIT:    7291152 MISS:    1262166 MSHR_MERGE:      55481
cpu0->cpu0_L2C LOAD         ACCESS:    6734451 HIT:    5746971 MISS:     987480 MSHR_MERGE:       7681
cpu0->cpu0_L2C RFO          ACCESS:     557330 HIT:     400982 MISS:     156348 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     258603 HIT:     166669 MISS:      91934 MSHR_MERGE:      47800
cpu0->cpu0_L2C WRITE        ACCESS:     994949 HIT:     975946 MISS:      19003 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7985 HIT:        584 MISS:       7401 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     204168 ISSUED:     177049 USEFUL:       9926 USELESS:      10446
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.59 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15016255 HIT:    8057684 MISS:    6958571 MSHR_MERGE:    1645513
cpu0->cpu0_L1I LOAD         ACCESS:   15016255 HIT:    8057684 MISS:    6958571 MSHR_MERGE:    1645513
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30912306 HIT:   27260166 MISS:    3652140 MSHR_MERGE:    1575860
cpu0->cpu0_L1D LOAD         ACCESS:   17095489 HIT:   15289666 MISS:    1805823 MSHR_MERGE:     384430
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     469090 HIT:     303098 MISS:     165992 MSHR_MERGE:      76426
cpu0->cpu0_L1D WRITE        ACCESS:   13338690 HIT:   11666437 MISS:    1672253 MSHR_MERGE:    1114917
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9037 HIT:        965 MISS:       8072 MSHR_MERGE:         87
cpu0->cpu0_L1D PREFETCH REQUESTED:     678804 ISSUED:     469090 USEFUL:      20129 USELESS:      42424
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12464737 HIT:   10561980 MISS:    1902757 MSHR_MERGE:     952709
cpu0->cpu0_ITLB LOAD         ACCESS:   12464737 HIT:   10561980 MISS:    1902757 MSHR_MERGE:     952709
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28879696 HIT:   27652664 MISS:    1227032 MSHR_MERGE:     312168
cpu0->cpu0_DTLB LOAD         ACCESS:   28879696 HIT:   27652664 MISS:    1227032 MSHR_MERGE:     312168
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.056 cycles
cpu0->LLC TOTAL        ACCESS:    1446174 HIT:    1384780 MISS:      61394 MSHR_MERGE:       1854
cpu0->LLC LOAD         ACCESS:     979799 HIT:     961926 MISS:      17873 MSHR_MERGE:        196
cpu0->LLC RFO          ACCESS:     156345 HIT:     128858 MISS:      27487 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      44134 HIT:      32469 MISS:      11665 MSHR_MERGE:       1658
cpu0->LLC WRITE        ACCESS:     258495 HIT:     258230 MISS:        265 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7401 HIT:       3297 MISS:       4104 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3455
  ROW_BUFFER_MISS:      55817
  AVG DBUS CONGESTED CYCLE: 3.49
Channel 0 WQ ROW_BUFFER_HIT:       1040
  ROW_BUFFER_MISS:      22085
  FULL:          0
Channel 0 REFRESHES ISSUED:       7650

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       516520       425243        92611         2350
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          116          462          285
  STLB miss resolved @ L2C                0           57          143          227           64
  STLB miss resolved @ LLC                0          199          294         1631          624
  STLB miss resolved @ MEM                0            3          330         2284         2170

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164923        49474      1240541       158645          478
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          115           90           30
  STLB miss resolved @ L2C                0           31          129           57            5
  STLB miss resolved @ LLC                0          111          365          408           72
  STLB miss resolved @ MEM                0            0           86          212          107
[2025-09-18 10:21:58] END   suite=qualcomm_srv trace=srv286_ap (rc=0)
