--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/vol/repl331-vol2/echip/Xilinx_14.6/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml board_mux4.twx board_mux4.ncd -o
board_mux4.twr board_mux4.pcf -ucf board_mux4.ucf

Design file:              board_mux4.ncd
Physical constraint file: board_mux4.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clk_1MHz_in    |Clk_1MHz_out   |    5.854|
S              |Y<0>           |   12.286|
S              |Y<1>           |   11.629|
S              |Y<2>           |   12.231|
S              |Y<3>           |   12.296|
X0<0>          |Y<0>           |   12.101|
X0<1>          |Y<1>           |   11.530|
X0<2>          |Y<2>           |   11.923|
X0<3>          |Y<3>           |   11.594|
X1<0>          |Y<0>           |   12.632|
X1<1>          |Y<1>           |   12.598|
X1<2>          |Y<2>           |   12.494|
X1<3>          |Y<3>           |   12.133|
---------------+---------------+---------+


Analysis completed Fri Apr 26 11:25:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



