# 6T-SRAM-Cell-Cadence-Virtuoso-Design-Analysis
Design and implementation of a **6-transistor (6T) SRAM cell** using **Cadence Virtuoso (90nm GPDK)**.   Includes schematic design, transient/DC simulations, read operations (0 and 1), power analysis, and physical layout with DRC verification
