-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Mon Aug 21 14:15:44 2023
-- Host        : DESKTOP-GD656IR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_weight_glomeruli_2_sim_netlist.vhdl
-- Design      : blk_mem_weight_glomeruli_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 1 );
begin
\din_2D[7]\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => DOUTA(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      O => \^douta\(0)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BEFFFFF87E0BF003E3F9FE7FE23851CD9B43F5AF23705C3D4EC011F400017003",
      INIT_01 => X"FFFFFFFFFFFFFBFFFFFFFFFFE0339FFFFFFC0013FFFFFFFFFFF07F7FFFFFFFFE",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_04 => X"FFFCEF9FF33FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7F",
      INIT_05 => X"FFBEFDDF200041FC0810700C0FC0021FFFC0FFF007FC000783BFB1DEFFE201F4",
      INIT_06 => X"FFFF45AD77EBEFC4FFEFF7F05DEBFFFFFFFFFFFF2073FBFDFFEF3FFBFFFFFC3F",
      INIT_07 => X"FF747FEA77BFDF77FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"BF003E3F9FFFFE238514E2B43B61F23704C3CC6DA877400019803F7FFFFFFFFF",
      INIT_09 => X"FFBFFFFFFFFFFE0339FFFFFFC0013FFFFFFFFFFF07F7FFFFFFFFEBEFFFFF87E0",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFF7FDF",
      INIT_0D => X"041FC0810700C0FC0021FFFC0FFF007FC000783BFB1DEFFE201F4FFFCEF9FF33",
      INIT_0E => X"BEFC4FFEFF7F05DEBFFFFFFFFFFFF2073FBFDFFEF3FFBFFFFFC3FFFBEFDDF200",
      INIT_0F => X"FDF77F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45AD77E",
      INIT_10 => X"FFE2384498CB2FB5EF2370583DE7D1057400015003F7FFFFFFFFFFF747FE777B",
      INIT_11 => X"FFE0339FFFFFFC0013FFFFFFFFFFF07F5FFFFFFFFEBEFFFFF87E0BF003E3F9FF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_13 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0C0FC0021FFFC0FFF007FC000783BFB1DEFFE201F4FFFCEF9FF33FFFBFFFFFFF",
      INIT_16 => X"F05DEBFFFFFFFFFFFF2073FBFDFFEF3FFBFFFFFC2FFFBEFDDF200041FC081070",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDAD77EAEFC4FFEFF7",
      INIT_18 => X"BA1FD5F23705C2DD7FAAD740001D003F7FFFFFFFFFFF747FEF77BFDF77FC0FFF",
      INIT_19 => X"FFC0013FFFFFFFFFFF07F5FFFFFFFFEBEFFFFF87E0BF003E3F9FFFFE23850199",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFE0339FFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FC0FFF007FC000783BFB1DEFFE201F4FFFCEF9FF33FFFBFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFF2073FBFDFFEF3FFBFFFFFC1FFFBEFDDF200041FC0810700C0FC0021FF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5AD77EBEFC4FFEFF7F05DEBFFFFF",
      INIT_20 => X"4C2C4FD9B1740001D003F7FFFFFFFFFFF747FE277BFDF77FC0FFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFF07F7FFFFFFFFEBEFFFFF87E0BF003E3F9FE7FE238545983B1F78F2370",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFE0339FFFFFFC0013FFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"000783BFB1DEFFE201F4FFFCEF9FF33FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FBFDFFEF3FFBFFFFFC2FFFBEFDDF200041FC0810700C0FC0021FFFC0FFF007FC",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFCDAD73EBEFC4FFEFF7F05DEBFFFFFFFFFFFF2073",
      INIT_28 => X"400015003F7FFFFFFFFFFF747FEF77BFDF77FC0FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFEBEFFFFF87E0BF003E3F9FFFFE238558A031DB41F23705C2DD6C1217",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF7FE0339FFFFFFC0013FFFFFFFFFFF07F5",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"EFFE201F4FFFCEF9FF33FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"BFFFFFC3FFFBEFDDF200041FC0810700C0FC0021FFFC0FFF007FC000783BFB1D",
      INIT_2F => X"FFFFFFFFFFFFF4DAD73EBEFC4FFEFF7F05DEBFFFFFFFFFFFF2073FBFDFFEF3FF",
      INIT_30 => X"FFFFFFFFFFF747FE377BFDF77FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"03FFF81948AC811207FFFFFB4FFDFFFFFFFFFFDC9EB3CBFCFFFEFFEFFE7F5CF7",
      INIT_32 => X"C3FFFFFF1781001FFFFFFF0C42E47FFFE3FFFC1FFFFFFFFE28C5BFFFFFFFC3E9",
      INIT_33 => X"FFFBDFFFFFFFFFFFFFFFF1B8FE0FEFFFFDFFE7FFFFFFFFFFFE6C0C11C180F337",
      INIT_34 => X"FEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFCF227DFFFFFFFFFFFFFFFFF1DF",
      INIT_35 => X"BBFFFFFFFFFFFFFBF3F8F5FFFFFFFFFFFFAFFE3BFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_36 => X"BFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_37 => X"FF76ABE7DFFFFFFAFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE7F8FFFFFFE",
      INIT_38 => X"F77F8EFF3FB6F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"D049401FFFFFB0FADFFFFFFFFFEDCCEA7CAFCFFFEFDBFBF3FBEFE7B5FFFFFF66",
      INIT_3A => X"4001FFFFFFF0C40707FFFFBFFFD1FFFFFFFFF19A1BFFFFFFFD04481FFFD08080",
      INIT_3B => X"FFFFFFFFFF589FD4FFBFFFDFFF7FFFFFFFFFFFEF92959D2227237C3FFFFFF0F0",
      INIT_3C => X"FFFBEFCFFFFFFFFFFFFFFFFFFFFCE327DFFFFFFFFFFFFFFFFF1C7FBFBFFFFFFF",
      INIT_3D => X"FFFFBF3FCF1FFFFFFFFFFFF8FFFBFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFF",
      INIT_3F => X"FFFFAFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE6FAFFBFFFF3F77FFFFFFF",
      INIT_40 => X"EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64EFE7CFB",
      INIT_41 => X"FB0FA5FFFFFFFFFEDC8EA3C87EFFFEFFFF9CFBFEFE7B5FFFFFF66F7778EFFFF3",
      INIT_42 => X"8C4C72FFFFE3FFFE1FFFFFFFFF0C82BFFFFFFFE8C781FFF800002801922FFFFF",
      INIT_43 => X"DC79E7FBFFFDFFE7FFFFFFFFFFFE7AB0B5E2B0F6B7C3FFF7FF5D14081FFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFDC227DFFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFFF3",
      INIT_45 => X"FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBEFCFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFBF7FCF1",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FFBFFFE7F7EFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EEBE7FFBFFFFAFFFFEF",
      INIT_49 => X"FFFFEFC9EBEEE7CFFFEFF5FFB3BFCFE7F5FFFFFF76F477BEFF3E76FFFFFFFFFF",
      INIT_4A => X"3FFFC5FFFFFFFFE5AC0FFFFFFFFC263A1FFF8004609529907FFFFF916EDFFFFF",
      INIT_4B => X"DFFE7FFFFFFFFFFFE7C2227E2417937C3FFF7FF1D51001FFFFFFF0FD0607FFFE",
      INIT_4C => X"FFFFFEC227CFFFFFFFFFFFFFFFFF7E7FBFFFFFFFFFFFFFFFFFFF498798FE7FFF",
      INIT_4D => X"F8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF3F8F1FFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFEFF8FFBFFFE7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76EFEFDFBFFFFAFFFFEFFFFFDFFFF7F",
      INIT_51 => X"E87CFFFEFFFD76BFECFEFB7FFFFFF6EFC77CEFF3EB7F7FFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFF08A0BFFFFFFFC46505FFF800204C801305FFFFF907ADFFFFFFFFFEDCFCAB",
      INIT_53 => X"FFFFFE682881C21E763FE3FFF7FFCC00029FFFFFFF0C70707FFFE3FFFE1FFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFE5C7FBFBDFFFFFFFFFFFFFFFF2E47917F7FFFDFFE7FFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFCFFFFFFFFFFFFFFFFFFFFEC267E",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFBBBFFFFFFFFFFFFFBF3FAF5FFFFFFFFFFFFCFFE3BFFFF",
      INIT_57 => X"FFFFFFFFFFEFBFFBFFFE7E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFF74BBF7DFBFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FF7BBDCFE7B5FFFFFF6EF6FF8EFF3E37F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFC84749FFFC0400C8049307FFFFF917BFFFFFFFFFFEDEAEA3FA7DFFFFFF7",
      INIT_5B => X"DC47A7037C3FFF7FF1680201FFFFFFF1C60607FFFE3FFFC1FFFFFFFFF4CAABFF",
      INIT_5C => X"FFFFFE1C7FBFBFFFFFFFFFFFFFFFFF8A77C27E3FFFFFFE7FFFFFFFFFFFEE80F7",
      INIT_5D => X"FFFDFFFFFFFFFFFFFFFFFFFBEFDFFFFFFFFFFFFFFFFFFFFCCA27EFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFBBBFFFFFFFFFFFFFBF3F8F1FFFFFFFFFFFF8FFE3BFFFFFFFFFFFFFFF",
      INIT_5F => X"F9FFFFFFEFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFF5ABEFDFBFFFFBFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE7",
      INIT_61 => X"5FFFFFF66F4778EF73E36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFA00091801109FFFFFFD07EDFFFFFFFFFEF9A6E3DB7CFFFEFFFDFE3FFCFE7B",
      INIT_63 => X"FFF7FF8C34D01FFFFFFF0EC8607FFFE3FFFC3FFFFFFFFE0B80FFFFFFFFEAC941",
      INIT_64 => X"FBDFFFFFFFFFFFFFFFF4F0780FFFFFFDFFF7FFFFFFFFFFFE6F5109CA947477CF",
      INIT_65 => X"FFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFEEBA7CFFFFFFFFFFFFFFFFE3FFFF",
      INIT_66 => X"FFFFFFFFFFFFFBF7FCF1FFFFFFFFFFFF8FFF7BF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3B",
      INIT_68 => X"76BFFFDFBFFFFAFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF6F8FFBFFFF7F",
      INIT_69 => X"F7DEFF3F36F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"01007FFFFF9176DFFFFFFFFFED79BABCA7CFFFEFFFFFE3BFDFE7B5FFFFFF6EFC",
      INIT_6B => X"05FFFFFFF2F60F47FFFE3FFFDBFFFFFFFFF2A82BFFFFFFFF045A5FFF8480B180",
      INIT_6C => X"FFFFFFFF4D67C2FE3FFFDFFE7FFFFFFFFFFFE7A9407E68C72BFC3FFF7FF85204",
      INIT_6D => X"FBEFCFFFFFFFFFFFFFFFFFFFFCC2B7CFFFFFFFFFFFFFFFFEBDFFFFBDFFFFFFFF",
      INIT_6E => X"FFBF3F9F1FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFF",
      INIT_70 => X"FFAFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE7FCFFBFFFF7F7EFFFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77EFEFDFBFF",
      INIT_72 => X"23EDFFFFFFFFFFFC87B39F7DFFFEFFF7EE3FFFFF7B7FFFFFF67F577EEFFBFFFF",
      INIT_73 => X"44607FFFE3FFFD1FFFFFFFFE1880BFFFFFFFC05121FFF8040148101003FFFFFB",
      INIT_74 => X"7A57E3FFFDFFF7FFFFFFFFFFFE6865A1F04476FFC3FFF7FFE6C2003FFFFFFF0E",
      INIT_75 => X"FFFFFFFFFFFFFFEC227EFFFFFFFFFFFFFFFFE5D7FFFBDFFFFFFFFFFFFFFFF288",
      INIT_76 => X"FFFFFFFFFFBFFEBBF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBFFCFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBFFFFFFFFFFFFFBF3FCF1FF",
      INIT_78 => X"FFDFFFF7FFFFFFFFFFFFFFFFFFFFFFEF8FFBFFFF7F76FFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6ABEFDFBFFFFAFFFFEFFF",
      INIT_7A => X"FFFCC8E82CA7CFFFEFFFFBFBBDCFE7B5FFFFFFE7F6778EFF3F76F7FFFFFFFFFF",
      INIT_7B => X"FFC1FFFFFFFFE0C84BFFFFFFFE44107FFFC01C24C085407FFFFFD03ADFFFFFFF",
      INIT_7C => X"FEFFFFFFFFFFFFEF9B2E1EE00FAB7C3FFF7FF0600001FFFFFFF0EC461FFFFE3F",
      INIT_7D => X"FFFDE227CFFFFFFFFFFFFFFFFF3CFFFFBDFFFFFFFFFFFFFFFF5877C47E3FFFDF",
      INIT_7E => X"FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBFFCFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3F8F1FFFFFFFFFFFF8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFF8FFBFFFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6ABFFDFBFFFFEFFFFEFFFFFDFFFF7FFF",
      INIT_02 => X"7CFFFEFFFDB43FFCFE7F5FFFFFF66FF778EFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FE1CE2BFFFFFFFC8E9C1FFF91C0368021087FFFFF90FADFFFFFFFFFEDECEBEEB",
      INIT_04 => X"FFFEF99A07F80479FFC3FFF7FF1646403FFFFFFF0E41607FFFE3FFFCDFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFE1D7FBFBDFFFFFFFFFFFFFFFF38979D7F7FFFDFFE7FFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDEA27FFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFBF3FAF1FFFFFFFFFFFF9FFE3BF7FFFF",
      INIT_08 => X"FFFFFFFEFF9FFBFFFF7F76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFF4FBF7DFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"E3FF4FE7B7FFFFFF76FC77AEFF3F36F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFF155C3FFF870E18940B207FFFFF907BDFFFFFFFFFEDCA6AB0A7CFFFEFFFF7",
      INIT_0C => X"0DE7677C7FFF7FF8440081FFFFFFF0E5D617FFFE3DFFC1FFFFFFFFE0E94FFFFF",
      INIT_0D => X"FFFF9C7FBFBDFFFFFFFFFFFFFFFF6B17A2FFBFFFDFFE7FFFFFFFFFFFF690455E",
      INIT_0E => X"FDFFFFFFEFFFFFFFFFFFFBFFCFFFFFFFFFFFFFFFFFFFFCD237CFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFBBBFFFFFFFFFFFFFBF3FAF1FFFFFFFFFFFFCFFF3BF7FFFFFFFFFFFFFFF",
      INIT_10 => X"FFBFFFE7F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFF7EEFF7DFBFFFFBFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE6FA",
      INIT_12 => X"FFFFF66FFF78FFF3E7EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"F842018814310BFFFFFD062DFFFFFFFFFFD5FFE3D87CFFFFFFFFFE3FF0FE7F7F",
      INIT_14 => X"F7FF7C02081FFFFFFF1CC4E17FFFE3FFFC1FFFFFFFFE0C94BFFFFFFFD04765FF",
      INIT_15 => X"DFFFFFFFFFFFFFFFF88E7D9FF3FFFFFFE7FFFFFFFFFFFF691245C504F0B7C3FF",
      INIT_16 => X"FFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDDA27EFFFFFFFFFFFFFFFFF1C7FBFB",
      INIT_17 => X"FFFFFFFFFFFFF7F9F1FFFFFFFFFFFFAFFE3BF7FFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFF",
      INIT_19 => X"EBEFCFBFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFAFFBFFFF7F76",
      INIT_1A => X"AEFF7FF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74",
      INIT_1B => X"097FFFFF917BFFFFFFFFFFEDC9EA3EB7DFFFEFFFBBE3FFCFE7B5FFFFFF66F4F7",
      INIT_1C => X"FFFFFFF0C4860FFFFEBFFFC1FFFFFFFFE4DA0BFFFFFFFC8C103FFFAF8496812D",
      INIT_1D => X"FFFFFF1D07C0FE3FFFDFFE7FFFFFFFFFFFEF9D877D123F7F7C3FFF7FFDE80101",
      INIT_1E => X"EFCFFFFFFFFFFFFFFFFFFFFCC227DFFFFFFFFFFFFFFFFE1DFFFFBFFFFFFFFFFF",
      INIT_1F => X"BF3FCF1FFFFFFFFFFFFBFFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFB",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7BFFFFFFFFFFFFF",
      INIT_21 => X"AFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEFEFFBFFFF7F76FFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76ABFFDFBFFFF",
      INIT_23 => X"1DFFFFFFFFFECCBEE7CAFDFFFEFFEFF4BFFDFE7B5FFFFFFE7F6F7AEFFBF3EF7F",
      INIT_24 => X"607FFFE3FFFE1FFFFFFFFE0880FFFFFFFFC05121FFF8028C085211A7FFFFF90F",
      INIT_25 => X"CFEBFFFDFFEFFFFFFFFFFFFE6BD2FBF2C673B7C7FFF7FF1752001FFFFFFF3CC9",
      INIT_26 => X"FFFFFFFFFFFFCE22FFFFFFFFFFFFFFFFFFFDCFFFFBDFFFFFFFFFFFFFFFF5F2FC",
      INIT_27 => X"FFFFFFFFCFFE7BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBEFEFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFBF3FAF1FFFF",
      INIT_29 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFE6FAFFBFFFE7F7EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABEFDFBFFFFFFFFFEFFFFF",
      INIT_2B => X"EF48AA5CA7CFFFFFFFFFFBBDEFEFB7FFFFFF66F77FAEFF7EBFF7FFFFFFFFFFFF",
      INIT_2C => X"D9FFFFFFFFE088ABFFFFFFFC24501FFF800018840381FFFFFF9878DFFFFFFFFF",
      INIT_2D => X"7FFFFFFFFFFFEECD921D79E7037D3FFF7FFC694001FFFFFFF1DF070FFFFE3FFF",
      INIT_2E => X"FDE2E7CFFFFFFFFFFFFFFFFF7F7FBFFDFFFFFFFFFFFFFFFF0F8F837E3FFFFFFE",
      INIT_2F => X"E3BF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3FCF1FFFFFFFFFFFFCFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFE6F8FFBFFFF7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF76AFEFDFBFFFFEFFFFEFFFFFDFFFF7FFFFF",
      INIT_33 => X"FFFEFFFFFE3EFDFE7B5FFFFFF66FCF79FFFBE76F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0CA3BFFFFFFFE0C769FFFC400048011037FFFFF9079DFFFFFFFFFEDA9FC3C87C",
      INIT_35 => X"FFE86C1BD6087C37C3FFF7FF1CC0801FFFFFFF1C5060FFFFEBFFFC7FFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFE3F7FBFBDFFFFFFFFFFFFFFFF09078C7F3FFFDFFE7FFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDFA27CFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFBF3F8F5FFFFFFFFFFFF8FFF3BF7FFFFFF",
      INIT_39 => X"FFFFFEEFAFFBFFFE7F76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFE7EFFFDFBFFFFFFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFF",
      INIT_3B => X"DFCFF7B5FFFFFF66F4778FFFBEBEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FD04403FFF800012808B20FFFFFF967F5FFFFFFFFFEEC9EA7EA7CFFFEFF7E7F3",
      INIT_3D => X"C717FC3FFF7FF4E04001FFFFFFF4E5074FFFFE3FFFE9FFFFFFFFE5882BFFFFFF",
      INIT_3E => X"FEBDFFBFBFFFFFFFFFFFFFFFFF7867957E7FFFDFFE7FFFFFFFFFFFE6AD60BC94",
      INIT_3F => X"FFFFFFEFFFFFFFFFFFFBEFDFFFFFFFFFFFFFFFFFFFFFCA27EFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFB7BFFFFFFFFFFFFFBF7F8F1FFFFFFFFFFFF8FFF7BF7FFFFFFFFFFFFFFFFD",
      INIT_41 => X"BFFFE7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFF77ABFFDFBFFFFBFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFEEFAFF",
      INIT_43 => X"FFF66F4FF8FFF3E76F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"02818C405305FFFFF903ADFFFFFFFFFFDC9EAB5EFEFFFEFEDFEC7FFFFE7B5FFF",
      INIT_45 => X"FFCDC4401FFFFFFF1E5060FFFFE3FFFC1FFFFFFFFF08A5FFFFFFFFC95121FFF8",
      INIT_46 => X"FFFFFFFFFFFFFFFBA5F827FBFFFFFFEFFFFFFFFFFFFEFA9401D3407677C3FFF7",
      INIT_47 => X"FFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDF227CFFFFFFFFFFFFFFFFFFFFFBFBDF",
      INIT_48 => X"FFFFFFFFFBF3F8F1FFFFFFFFFFFFCFFE3BF7FFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFF",
      INIT_4A => X"EFDFBFFFFBFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFF7F9FFBFFFE7E76FF",
      INIT_4B => X"F73FFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBB",
      INIT_4C => X"7FFFFFB27AFFFFFFFFFFED58683DA7CFFFEFFFF7E3FEFFEFB5FFFFFFE7F4778F",
      INIT_4D => X"FFFFFBC40687FFFE3FFFC7FFFFFFFFE0C98BFFFFFFFD0618DFFFC004018803C1",
      INIT_4E => X"FFFFE89FB27FBFFFFFFE7FFFFFFFFFFFE68185FF9B4F537C3FFF7FFCD84885FF",
      INIT_4F => X"CFFFFFFFFFFFFFFFFFFFFECAA7CFFFFFFFFFFFFFFFFF1F7FFFBDFFFFFFFFFFFF",
      INIT_50 => X"3FAF1FFFFFFFFFFFF8FFFBBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7BFFFFFFFFFFFFFBF",
      INIT_52 => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEEFAFFBFFFF7F7EFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DEBEFFFFFFFFEF",
      INIT_54 => X"FFFFFFFFFFF494E3C87CFFFEFFD6EE3FFEFF7F5FFFFFF77F477AEFFFEBEF7FFF",
      INIT_55 => X"7FFFE3FFFC1FFFFFFFFE09F0FFFFFFFFC06B21FFF8440988011005FFFFFB0FAF",
      INIT_56 => X"E7FFFDFFE7FFFFFFFFFFFFE83469D2B8F277D3FFFFFF0500035FFFFFFF1F5068",
      INIT_57 => X"FFFFFFFFFFCF227CFFFFFFFFFFFFFFFFE3D7FFFBDFFFFFFFFFFFFFFFFB8A780F",
      INIT_58 => X"FFFFFF8FFF3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFEFCFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3F8F9FFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFF8FFBFFFEFFF6FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFBF7DFFFFFFAFFFFEFFFFFFF",
      INIT_5C => X"5FEA1CA7CFFFEFDFFFEFFFCFEFB5FFFFFF66F477EEFF3E36F7FFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFEC89BFFFFFFFFC4510DFFF8940B88111029FFFFF907ADFFFFFFFFFED",
      INIT_5E => X"FFFFFFFFFFF79892BF3B37837CBFFF7FFAE08001FFFFFFF0E4DE07FFFF3DFFC1",
      INIT_5F => X"C327EFFFFFFFFFFFFFFFFF1DFFBFBFFFFFFFFFFFFFFFFF0807C0FFBFFFDFFE7F",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3F8F1FFFFFFFFFFFFDFFF3",
      INIT_62 => X"FFFFFFFFFFFFFFEFFAFFBFFFEFF76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF75AFEFDFFFFFFAFFFFEFFFFFDFFFF7FFFFFFF",
      INIT_64 => X"FEFFFEBF3B7CFE7B5FFFFFF66FC7FAEFF3E7EF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"D0BFFFFFFFC05215FFFC092808203405FFFFFB07ADFFFFFFFFFEDD9EA1DA7CFF",
      INIT_66 => X"F88341EC14717FC3FFF7FF2520001FFFFFFF0E40607FFFE3FFFC3FFFFFFFFE0C",
      INIT_67 => X"FFFFFFFFFFE3C7FBFBFFFFFFFFFFFFFFFFF2CA7BC7E7FFFDFFE7FFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFCF2A7DFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3F8F9FFFFFFFFFFFF8FFE3BF7FFFFFFFF",
      INIT_6A => X"FFFEFF8FFBFFFE3FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFF76BBEFDFBFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"8FE7B5FFFFFF67FD77AFFFBEF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"05129FFF8148199015407FFFFF947BDFFFFFFFFFED88EAB5A7CFFFEFEFFBEBFF",
      INIT_6E => X"537C7FFF7FF9440101FFFFFFF1F40607FFFF3FFFCDFFFFFFFFF28E9BFFFFFFFD",
      INIT_6F => X"1CFFBFBDFFFFFFFFFFFFFFFFDC4F827FBFFFDFFE7FFFFFFFFFFFE6B2C7FD5607",
      INIT_70 => X"FFFFEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDC227CFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFF3FFFFFFFFFFFFFFBF3FAF1FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFF",
      INIT_72 => X"FFE7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFF76EFEFDFBFFFFAFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE6F8FFFF",
      INIT_74 => X"F76F677AFFFBE76F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"020A011207FFFFF9472DFFFFFFFFFEFCAEB3CA7EFFFEFF6FFC3FEDFF7B7FFFFF",
      INIT_76 => X"0D04903FFFFFFF0CC0607FFFE7FFFD1FFFFFFFFE9C90BFFFFFFFC25BA1FFF989",
      INIT_77 => X"FFFFFFFFFFFFFCB07A57E3FFFDFFE7FFFFFFFFFFFE680CB1D1437EB7C3FFF7FF",
      INIT_78 => X"FFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDFB27FFFFFFFFFFFFFFFFFE9C7FBFBDFFF",
      INIT_79 => X"FFFFFFFBF3F8F1FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFF",
      INIT_7B => X"DFBFFFFAFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE6F9FFBFFFEBF76FFFF",
      INIT_7C => X"3E76F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76ABEF",
      INIT_7D => X"FFFF907ADFFFFFFFFFFDCCEF3CFFCFFFFFFFFFE3BDCFE7B7FFFFFF67F5F79EFF",
      INIT_7E => X"FFF1C64607FFFF3FFFF1FFFFFFFFE0A81BFFFFFFFC040D5FFF8000118821067F",
      INIT_7F => X"FF1B5FEAFEBFFFDFFE7FFFFFFFFFFFE6A42B1F80A7C77E3FFF7FFE410005FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFCC227FFFFFFFFFFFFFFFFFEBF7FBFFFFFFFFFFFFFFFFF",
      INIT_01 => X"AF9FFFFFFFFFFFF9FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBFFCF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBFBF",
      INIT_03 => X"FEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFF7E77FFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76BFEFFFBFFFFAFFF",
      INIT_05 => X"FFFFFFFFD68FB5EA7CFFFEFFDDFC3FBAFE7B5FFFFFF67F6778EFF7E3EF7FFFFF",
      INIT_06 => X"FFF3FFFC1FFFFFFFFE08C8BFFFFFFFC46001FFF80A00C8029147FFFFF986ADFF",
      INIT_07 => X"FFFDFFE7FFFFFFFFFFFEF8C4E9D5EC7C77C3FFF7FFA514401FFFFFFF1DC1607F",
      INIT_08 => X"FFFFFFFFDDB27DFFFFFFFFFFFFFFFFE5DFFFFBDFFFFFFFFFFFFFFFFC967ADFE3",
      INIT_09 => X"FFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7BFFFFFFFFFFFFFBFBF8F1FFFFFFFF",
      INIT_0B => X"F7FFFFFFFFFFFFFFFFFFFFFF7F8FFBFFFE7FF6FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76AFEFDFBFFFFEFFFFEFFFFFDFFF",
      INIT_0D => X"EEBCA7CFFFEFF6F7A7FBCFE7B5FFFFFF76FC778EFFBE76F7FFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFE09A0BFFFFFFFE44001FFF8084208205097FFFFF937EDFFFFFFFFFEF58",
      INIT_0F => X"FFFFFFFFE68A54DD0547837E3FFF7FF0CC4005FFFFFFF0D4871FFFFE3FFFC7FF",
      INIT_10 => X"77DFFFFFFFFFFFFFFFFE1EFFFFBFFFFFFFFFFFFFFFFF1D079B7E7FFFDFFE7FFF",
      INIT_11 => X"7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDD2",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFBF3F8F5FFFFFFFFFFFFAFFEBBF",
      INIT_13 => X"FFFFFFFFFFFFFEFAFFBFFFF7F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCABEFDFFFFFFBFFFFEFFFFFDFFFF7FFFFFFFFF",
      INIT_15 => X"FFE7FEFFE8FEFB5FFFFFF6EF5778FFF3F36FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"BFFFFFFFC0410BFFF8043258001007FFFFF92FFDFFFFFFFFFFDC8EAFCA7CFFFE",
      INIT_17 => X"88A5D030F8F7C3FFF7FFF410001FFFFFFF2CC060FFFFE7FFFC1FFFFFFFFE4E81",
      INIT_18 => X"FFFFFFFFEDF7FBFFFFFFFFFFFFFFFFFFF68C7A1FE3FFFFFFE7FFFFFFFFFFFFEA",
      INIT_19 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFBEFEFFFFFFFFFFFFFFFFFFFFFE22FEFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFB3BFFFFFFFFFFFFFBF3FCF1FFFFFFFFFFFF8FFE7BF7FFFFFFFFFF",
      INIT_1B => X"FE7FDFFBFFFE7F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFEEBE7DFFFFFFAFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"E7B7FFFFFFF6F47FBEFF3FF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"321FFFA52010C115E0FFFFFF9A7EDFFFFFFFFFEDE96A3CE7CFFFEFE3FFF39BCF",
      INIT_1F => X"7D3FFF7FF8C800A1FFFFFFF0C5462FFFFEBFFFC3FFFFFFFFE889BBFFFFFFFC04",
      INIT_20 => X"FFFFBFFFFFFFFFFFFFFFFFFACFC3FE7FFFDFFE7FFFFFFFFFFFE6DA505D578FA7",
      INIT_21 => X"FFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFFCA27CFFFFFFFFFFFFFFFFE5E",
      INIT_22 => X"B3BFFFFFFFFFFFFFBF3F8F3FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"E7F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFF7EBBEFDFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE6FAFFBFFF",
      INIT_25 => X"6F5F79EFFBE3EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"E82050A1FFFFFB0FCDFFFFFFFFFEDC8EABFA7CFFFEFFEFFFBDFDFE7B5FFFFFF7",
      INIT_27 => X"05005FFFFFFF0C6070FFFFE3FFFD7FFFFFFFFE1AA4BFFFFFFFE0FF11FFF81C61",
      INIT_28 => X"FFFFFFFFFFFD82F857EFFFFFFFE7FFFFFFFFFFFEE81B21E34E7137CBFFF7FF37",
      INIT_29 => X"FFFFBFFCFFFFFFFFFFFFFFFFFFFFCD337EFFFFFFFFFFFFFFFFFBC7FBFBFFFFFF",
      INIT_2A => X"FFFFFBF3F9F1FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFF",
      INIT_2C => X"BFFFFFFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE6FAFFBFFFFFF76FFFFFF",
      INIT_2D => X"37F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76AFEFCF",
      INIT_2E => X"FF907ADFFFFFFFFFEDD2EE7FA7CFFFEFFFFFF3F7EFEFB5FFFFFF7FFC778EFF7E",
      INIT_2F => X"F0DD1607FFFEBFFFC1FFFFFFFFF0880FFFFFFFFC07193FFF829002A209307FFF",
      INIT_30 => X"4867D0FF3FFFDFFF7FFFFFFFFFFFEF84103C093F3BFC3FFFFFF0C04003FFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFCFF27DFFFFFFFFFFFFFFFFF9EFFFFBDFFFFFFFFFFFFFFFF",
      INIT_32 => X"1FFFFFFFFFFFF9FFE3FF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBFBFAF",
      INIT_34 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE6FFFFBFFFEFF76FFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76ABE7DFBFFFFFFFFFE",
      INIT_36 => X"FFFFFEDC56ABC8FFFFFEFFFFFFBBFEFE7B5FFFFFF67F4778EFF3EB6F7FFFFFFF",
      INIT_37 => X"E7FFFC5FFFFFFFFE0880BFFFFFFFC45B8DFFF954004C061005FFFFF917ADFFFF",
      INIT_38 => X"FFFFE7FFFFFFFFFFFF7A10AFCF84F177C3FFF7FF1408009FFFFFFF0C50707FFF",
      INIT_39 => X"FFFFFFDEA27EFFFFFFFFFFFFFFFFF5C7FBFBFFFFFFFFFFFFFFFFF7C1FA0FF3FF",
      INIT_3A => X"FF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFCFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFFFFFFFFFFBF3F8F1FFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFEEFDFFBFFFF7F76FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76EFFFFFBFFFFAFFFFEFFFFFDFFFF7",
      INIT_3E => X"3CBFDFFFFFFD97E3CFAFEFBDFFFFFF66F67F8EFFBE77F7FFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFE0890BFFFFFFFC05D2BFFFA04030A6432CDFFFFF917EDFFFFFFFFFED98FE",
      INIT_40 => X"FFFFFFEEBF105F2807637C3FFF7FF8602805FFFFFFF3DC0607FFFE3FFFE3FFFF",
      INIT_41 => X"CFFFFFFFFFFFFFFFFE1CFFFFBFFFFFFFFFFFFFFFFF1807807FBFFFFFFEFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBEFEFFFFFFFFFFFFFFFFFFFFCC227",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFB7BFFFFFFFFFFFFFBF3F8F3FFFFFFFFFFFF8FFE3BF7F",
      INIT_44 => X"FFFFFFFFFFEFF9FFBFFFF7E76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFF77ABEFCFBFFFFBFFFFEFFFFFDFFFF7FFFFFFFFFFF",
      INIT_46 => X"3EFB3FEFFEFF7FFFFFF66F477AEFF7EB6F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFC24907FFFC100808825217FFFFF907ADFFFFFFFFFEFC9FC2CA7CFFFEFF",
      INIT_48 => X"4BDD7A7E37C3FFF7FFE4CC4C1FFFFFFF2C50627FFFE3DFFC1FFFFFFFFE09E8BF",
      INIT_49 => X"FFFFFFE3C7FFFBDFFFFFFFFFFFFFFFF588F8E7F3FFFFFFE7FFFFFFFFFFFF6DF2",
      INIT_4A => X"FFFFDFFFFFFEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFDEA7FDFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFB7BFFFFFFFFFFFFFBF3F8F1FFFFFFFFFFFF8FFEBBF7FFFFFFFFFFFF",
      INIT_4C => X"6F8FFBFFFFFF76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFF7EEBF7FFFFFFFBFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE",
      INIT_4E => X"F5FFFFFF67F7778FFF3E3FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1FFF9280108011265FFFFF907ADFFFFFFFFFEDCCAE34E7EFFFEFFDFFE3FFCFE7",
      INIT_50 => X"3FFF7FFED90019FFFFFFF8D50607FFFF3FFFEDFFFFFFFFE48C2BFFFFFFFE04D3",
      INIT_51 => X"BFBDFFFFFFFFFFFFFFFF0997BE7E7FFFFFFE7FFFFFFFFFFFF7C2181E1BB7037C",
      INIT_52 => X"EFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFFFFFFECAB7EFFFFFFFFFFFFFFFFF1F7F",
      INIT_53 => X"BFFFFFFFFFFFFFBF3FAF1FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFF",
      INIT_54 => X"F76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7",
      INIT_55 => X"F76EFEFDFFFFFFAFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF6FDFFFFFFEF",
      INIT_56 => X"57F8EFF3F37F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"001087FFFFFB87FDFFFFFFFFFEDD8FA7CA7EFFFFFEFFDFBFDCFE7B5FFFFFFEEF",
      INIT_58 => X"003FFFFFFF0C41E07FFFEBFFFC1FFFFFFFFE0A80BFFFFFFFC04D01FFF810052A",
      INIT_59 => X"FFFFFFFFFA9079C7EBFFFFFFE7FFFFFFFFFFFE682091E2D57A37D3FFF7FF26C2",
      INIT_5A => X"FFFEFCFFFFFFFFFFFFFFFFFFFFEE367DFFFFFFFFFFFFFFFFF1C7FFFBFFFFFFFF",
      INIT_5B => X"FFFBF3F8F5FFFFFFFFFFFF8FFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFF",
      INIT_5D => X"FFFAFFFFEFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFE7FAFFBFFFE7F7EFFFFFFFF",
      INIT_5E => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EBBE7FFBF",
      INIT_5F => X"B07ADFFFFFFFFFFDE8CAFCAFCFFFFFFFFAEBB6DFE7B5FFFFFF6EF77FCEFFBE7E",
      INIT_60 => X"C49E07FFFE3FFFC7FFFFFFFFE49C1BFFFFFFFC8C111FFF824081C00192FFFFFF",
      INIT_61 => X"97847F3FFFDFFF7FFFFFFFFFFFE798893C88B79B7D3FFF7FF3598E0BFFFFFFF1",
      INIT_62 => X"FFFFFFFFFFFFFFFDC227CFFFFFFFFFFFFFFFFEBD7FFFBDFFFFFFFFFFFFFFFF89",
      INIT_63 => X"FFFFFFFFFFFAFFE3BF7FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFBEFCFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBF3F9F5F",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F9FFBFFFE7F76FFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7ABEFDFBFFFFEFFFFFFF",
      INIT_67 => X"FFFFFCCEA34AFDFFFFFFDFFB3EFCFEFBDFFFFFF67F677AEF73E37F7FFFFFFFFF",
      INIT_68 => X"FFFC1FFFFFFFFE2B80BFFFFFFFE44161FFF840828A245667FFFFFD07ADFFFFFF",
      INIT_69 => X"FFF7FFFFFFFFFFFF6E34C7D8C57BF7C3FFF7FFCEC4271FFFFFFF5CD0E27FFFE3",
      INIT_6A => X"FFFFCCB27EFFFFFFFFFFFFFFFFE7DFFBFBDFFFFFFFFFFFFFFFF0A07B67EBFFFD",
      INIT_6B => X"9FFE3BF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBEFCFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFBFCF1FFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFEEF8FFBFFFE7E76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FABEFDFBFFFFBFFFFEFFFFFDFFFFFFF",
      INIT_6F => X"00000000000000000FEFBDFFFFFF66F47F8FFFFE76F7FFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      DOUTA(0) => ram_douta,
      addra(1 downto 0) => addra(16 downto 15),
      clka => clka,
      \^douta\(0) => douta(0)
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     2.169439 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_glomeruli_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_glomeruli_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 94140;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 94140;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 94140;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 94140;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_weight_glomeruli_2,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.169439 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_weight_glomeruli_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_weight_glomeruli_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 94140;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 94140;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 94140;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 94140;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => '0',
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
