// Seed: 4233349355
module module_0 (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply1 id_4
    , id_7,
    input tri0 id_5
);
  wire id_8;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wor id_6
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd91
) (
    input  wire  _id_0,
    output tri0  id_1,
    output logic id_2,
    input  wor   id_3
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3
  );
  always @(1 or posedge 1) begin : LABEL_0
    id_2 <= -1;
  end
  wire id_5;
  wire id_6 ["" : id_0];
  ;
endmodule
