// Seed: 2588186086
module module_0 (
    output logic id_0
    , id_3,
    output logic id_1,
    input id_2
);
  logic id_4;
  logic id_5;
  assign id_3 = id_5 & id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_6;
endmodule
