--- verilog_synth
+++ uhdm_synth
@@ -1,14 +1,14 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:3.1-9.10" *)
+(* top =  1  *)
 module mux16(D, S, Y);
-(* src = "dut.sv:4.17-4.18" *)
+(* src = "dut.sv:3.15-3.16" *)
 input [15:0] D;
 wire [15:0] D;
-(* src = "dut.sv:5.16-5.17" *)
+(* src = "dut.sv:3.18-3.19" *)
 input [3:0] S;
 wire [3:0] S;
-(* src = "dut.sv:6.10-6.11" *)
+(* src = "dut.sv:3.21-3.22" *)
 output Y;
 wire Y;
 wire _00_;
