Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FifoTesting_tb_behav xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 22 differs from formal bit length 24 for port data_out [C:/Users/saina/Desktop/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_behav
