State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	00000000000000000011001010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000000000001011001100000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00110
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	7
IF.PC:	16
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	8
IF.PC:	20
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	13
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	14
IF.PC:	28
IF.nop:	0
ID.Instr:	01000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000011
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000100
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	19
IF.PC:	32
IF.nop:	0
ID.Instr:	01000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000100
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	20
IF.PC:	36
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000011
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000100
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	25
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	26
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00110
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	27
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00110
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00000
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	00000000000000000000000000000000
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	00000000000000000011001010000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00101
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000000000001011001100000011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00110
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	7
IF.PC:	16
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	8
IF.PC:	20
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000001
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	13
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000001
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	14
IF.PC:	28
IF.nop:	0
ID.Instr:	01000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000011
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000100
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	19
IF.PC:	32
IF.nop:	0
ID.Instr:	01000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000100
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	20
IF.PC:	36
IF.nop:	0
ID.Instr:	00000000010100110000001100110011
ID.nop:	0
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000011
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00101
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000010
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000100
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	25
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000010
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000001
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00101
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	26
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00110
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000011
WB.Rs:	00101
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	1
State after executing cycle:	27
IF.PC:	36
IF.nop:	1
ID.Instr:	00000000011000000010000000100011
ID.nop:	1
EX.Read_data1:	0000000000000000000000000000000000000000000000000000000000000000
EX.Read_data2:	0000000000000000000000000000000000000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00000
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	1
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	0000000000000000000000000000000000000000000000000000000000000000
MEM.Store_data:	0000000000000000000000000000000000000000000000000000000000000011
MEM.Rs:	00110
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	1
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	0000000000000000000000000000000000000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00000
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	0
WB.nop:	0
