{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666147807884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666147807884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 21:50:07 2022 " "Processing started: Tue Oct 18 21:50:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666147807884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147807884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147807884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666147808078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666147808078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelShifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelShifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819717 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica1alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica1alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica1alu " "Found entity 1: practica1alu" {  } { { "practica1alu.bdf" "" { Schematic "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/practica1alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UAritmetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UAritmetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAritmetica-Aritmetica " "Found design unit 1: UAritmetica-Aritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819718 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAritmetica " "Found entity 1: UAritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador-Mult " "Found design unit 1: Multiplicador-Mult" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_Flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_Flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_wF-Adder_wF " "Found design unit 1: Full_Adder_wF-Adder_wF" {  } { { "Full_adder_Flag.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Flag.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_wF " "Found entity 1: Full_Adder_wF" {  } { { "Full_adder_Flag.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Flag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fadder-FullA " "Found design unit 1: Fadder-FullA" {  } { { "Full_adder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fadder " "Found entity 1: Fadder" {  } { { "Full_adder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_Five.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_Five.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Five-Adder_F " "Found design unit 1: Full_Adder_Five-Adder_F" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Five " "Found entity 1: Full_Adder_Five" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666147819721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819721 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "STD_LOGIC_1164 Full_adder_Five.vhd(2) " "VHDL error at Full_adder_Five.vhd(2): object \"STD_LOGIC_1164\" is used but not declared" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 2 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1666147819723 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "Full_adder_Five.vhd(2) " "VHDL error at Full_adder_Five.vhd(2): selected name in use clause is not an expanded name" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 2 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1666147819723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666147819831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 21:50:19 2022 " "Processing ended: Tue Oct 18 21:50:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666147819831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666147819831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666147819831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666147819831 ""}
