{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 09:02:57 2023 " "Info: Processing started: Thu Nov 30 09:02:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[0\] " "Warning: Node \"latch\[0\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[1\] " "Warning: Node \"latch\[1\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[2\] " "Warning: Node \"latch\[2\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[3\] " "Warning: Node \"latch\[3\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[4\] " "Warning: Node \"latch\[4\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[5\] " "Warning: Node \"latch\[5\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[6\] " "Warning: Node \"latch\[6\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[7\] " "Warning: Node \"latch\[7\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[7\] " "Info: Assuming node \"abus_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[1\] " "Info: Assuming node \"abus_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[3\] " "Info: Assuming node \"abus_in\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[4\] " "Info: Assuming node \"abus_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[2\] " "Info: Assuming node \"abus_in\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[6\] " "Info: Assuming node \"abus_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[5\] " "Info: Assuming node \"abus_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_1~0 " "Info: Detected gated clock \"process_1~0\" as buffer" {  } { { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tris_reg\[2\] abus_in\[3\] clk_in 5.932 ns register " "Info: tsu for register \"tris_reg\[2\]\" (data pin = \"abus_in\[3\]\", clock pin = \"clk_in\") is 5.932 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.646 ns + Longest pin register " "Info: + Longest pin to register delay is 8.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[3\] 1 CLK PIN_C3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 3; CLK Node = 'abus_in\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.383 ns) + CELL(0.150 ns) 6.405 ns dbus_out\[7\]~19 2 COMB LCCOMB_X23_Y33_N28 1 " "Info: 2: + IC(5.383 ns) + CELL(0.150 ns) = 6.405 ns; Loc. = LCCOMB_X23_Y33_N28; Fanout = 1; COMB Node = 'dbus_out\[7\]~19'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { abus_in[3] dbus_out[7]~19 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.388 ns) 7.046 ns tris_reg\[0\]~0 3 COMB LCCOMB_X23_Y33_N14 8 " "Info: 3: + IC(0.253 ns) + CELL(0.388 ns) = 7.046 ns; Loc. = LCCOMB_X23_Y33_N14; Fanout = 8; COMB Node = 'tris_reg\[0\]~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { dbus_out[7]~19 tris_reg[0]~0 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.660 ns) 8.646 ns tris_reg\[2\] 4 REG LCFF_X17_Y33_N1 2 " "Info: 4: + IC(0.940 ns) + CELL(0.660 ns) = 8.646 ns; Loc. = LCFF_X17_Y33_N1; Fanout = 2; REG Node = 'tris_reg\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { tris_reg[0]~0 tris_reg[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.070 ns ( 23.94 % ) " "Info: Total cell delay = 2.070 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.576 ns ( 76.06 % ) " "Info: Total interconnect delay = 6.576 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { abus_in[3] dbus_out[7]~19 tris_reg[0]~0 tris_reg[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.646 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out[7]~19 {} tris_reg[0]~0 {} tris_reg[2] {} } { 0.000ns 0.000ns 5.383ns 0.253ns 0.940ns } { 0.000ns 0.872ns 0.150ns 0.388ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns tris_reg\[2\] 3 REG LCFF_X17_Y33_N1 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X17_Y33_N1; Fanout = 2; REG Node = 'tris_reg\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk_in~clkctrl tris_reg[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk_in clk_in~clkctrl tris_reg[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { abus_in[3] dbus_out[7]~19 tris_reg[0]~0 tris_reg[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.646 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out[7]~19 {} tris_reg[0]~0 {} tris_reg[2] {} } { 0.000ns 0.000ns 5.383ns 0.253ns 0.940ns } { 0.000ns 0.872ns 0.150ns 0.388ns 0.660ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk_in clk_in~clkctrl tris_reg[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus_in\[3\] dbus_out\[0\] latch\[0\] 10.492 ns register " "Info: tco from clock \"abus_in\[3\]\" to destination pin \"dbus_out\[0\]\" through register \"latch\[0\]\" is 10.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] source 5.824 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[3\]\" to source register is 5.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[3\] 1 CLK PIN_C3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 3; CLK Node = 'abus_in\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.275 ns) 2.544 ns Equal0~1 2 COMB LCCOMB_X23_Y33_N8 3 " "Info: 2: + IC(1.397 ns) + CELL(0.275 ns) = 2.544 ns; Loc. = LCCOMB_X23_Y33_N8; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { abus_in[3] Equal0~1 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 3.091 ns process_1~0 3 COMB LCCOMB_X23_Y33_N24 8 " "Info: 3: + IC(0.272 ns) + CELL(0.275 ns) = 3.091 ns; Loc. = LCCOMB_X23_Y33_N24; Fanout = 8; COMB Node = 'process_1~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Equal0~1 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.312 ns process_1~0clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.312 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'process_1~0clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { process_1~0 process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.150 ns) 5.824 ns latch\[0\] 5 REG LCCOMB_X23_Y33_N6 1 " "Info: 5: + IC(1.362 ns) + CELL(0.150 ns) = 5.824 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 1; REG Node = 'latch\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { process_1~0clkctrl latch[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 26.99 % ) " "Info: Total cell delay = 1.572 ns ( 26.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.252 ns ( 73.01 % ) " "Info: Total interconnect delay = 4.252 ns ( 73.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { abus_in[3] Equal0~1 process_1~0 process_1~0clkctrl latch[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { abus_in[3] {} abus_in[3]~combout {} Equal0~1 {} process_1~0 {} process_1~0clkctrl {} latch[0] {} } { 0.000ns 0.000ns 1.397ns 0.272ns 1.221ns 1.362ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.668 ns + Longest register pin " "Info: + Longest register to pin delay is 4.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[0\] 1 REG LCCOMB_X23_Y33_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 1; REG Node = 'latch\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 0.708 ns dbus_out\[0\]~8 2 COMB LCCOMB_X23_Y33_N4 1 " "Info: 2: + IC(0.270 ns) + CELL(0.438 ns) = 0.708 ns; Loc. = LCCOMB_X23_Y33_N4; Fanout = 1; COMB Node = 'dbus_out\[0\]~8'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { latch[0] dbus_out[0]~8 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 1.247 ns dbus_out\[0\]~9 3 COMB LCCOMB_X23_Y33_N12 1 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.247 ns; Loc. = LCCOMB_X23_Y33_N12; Fanout = 1; COMB Node = 'dbus_out\[0\]~9'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { dbus_out[0]~8 dbus_out[0]~9 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(2.798 ns) 4.668 ns dbus_out\[0\] 4 PIN PIN_A10 0 " "Info: 4: + IC(0.623 ns) + CELL(2.798 ns) = 4.668 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'dbus_out\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { dbus_out[0]~9 dbus_out[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 75.21 % ) " "Info: Total cell delay = 3.511 ns ( 75.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 24.79 % ) " "Info: Total interconnect delay = 1.157 ns ( 24.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { latch[0] dbus_out[0]~8 dbus_out[0]~9 dbus_out[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { latch[0] {} dbus_out[0]~8 {} dbus_out[0]~9 {} dbus_out[0] {} } { 0.000ns 0.270ns 0.264ns 0.623ns } { 0.000ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { abus_in[3] Equal0~1 process_1~0 process_1~0clkctrl latch[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { abus_in[3] {} abus_in[3]~combout {} Equal0~1 {} process_1~0 {} process_1~0clkctrl {} latch[0] {} } { 0.000ns 0.000ns 1.397ns 0.272ns 1.221ns 1.362ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { latch[0] dbus_out[0]~8 dbus_out[0]~9 dbus_out[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { latch[0] {} dbus_out[0]~8 {} dbus_out[0]~9 {} dbus_out[0] {} } { 0.000ns 0.270ns 0.264ns 0.623ns } { 0.000ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[3\] dbus_out\[6\] 10.932 ns Longest " "Info: Longest tpd from source pin \"abus_in\[3\]\" to destination pin \"dbus_out\[6\]\" is 10.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[3\] 1 CLK PIN_C3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 3; CLK Node = 'abus_in\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.383 ns) + CELL(0.150 ns) 6.405 ns dbus_out\[7\]~10 2 COMB LCCOMB_X23_Y33_N26 1 " "Info: 2: + IC(5.383 ns) + CELL(0.150 ns) = 6.405 ns; Loc. = LCCOMB_X23_Y33_N26; Fanout = 1; COMB Node = 'dbus_out\[7\]~10'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { abus_in[3] dbus_out[7]~10 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.802 ns dbus_out\[7\]~11 3 COMB LCCOMB_X23_Y33_N18 8 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 6.802 ns; Loc. = LCCOMB_X23_Y33_N18; Fanout = 8; COMB Node = 'dbus_out\[7\]~11'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { dbus_out[7]~10 dbus_out[7]~11 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(2.857 ns) 10.932 ns dbus_out\[6\] 4 PIN PIN_C8 0 " "Info: 4: + IC(1.273 ns) + CELL(2.857 ns) = 10.932 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'dbus_out\[6\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.130 ns" { dbus_out[7]~11 dbus_out[6] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.029 ns ( 36.86 % ) " "Info: Total cell delay = 4.029 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.903 ns ( 63.14 % ) " "Info: Total interconnect delay = 6.903 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.932 ns" { abus_in[3] dbus_out[7]~10 dbus_out[7]~11 dbus_out[6] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.932 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out[7]~10 {} dbus_out[7]~11 {} dbus_out[6] {} } { 0.000ns 0.000ns 5.383ns 0.247ns 1.273ns } { 0.000ns 0.872ns 0.150ns 0.150ns 2.857ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch\[1\] port_io\[1\] abus_in\[3\] -0.104 ns register " "Info: th for register \"latch\[1\]\" (data pin = \"port_io\[1\]\", clock pin = \"abus_in\[3\]\") is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] destination 5.823 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[3\]\" to destination register is 5.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[3\] 1 CLK PIN_C3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 3; CLK Node = 'abus_in\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.275 ns) 2.544 ns Equal0~1 2 COMB LCCOMB_X23_Y33_N8 3 " "Info: 2: + IC(1.397 ns) + CELL(0.275 ns) = 2.544 ns; Loc. = LCCOMB_X23_Y33_N8; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { abus_in[3] Equal0~1 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 3.091 ns process_1~0 3 COMB LCCOMB_X23_Y33_N24 8 " "Info: 3: + IC(0.272 ns) + CELL(0.275 ns) = 3.091 ns; Loc. = LCCOMB_X23_Y33_N24; Fanout = 8; COMB Node = 'process_1~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Equal0~1 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.312 ns process_1~0clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.312 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'process_1~0clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { process_1~0 process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.150 ns) 5.823 ns latch\[1\] 5 REG LCCOMB_X23_Y33_N10 1 " "Info: 5: + IC(1.361 ns) + CELL(0.150 ns) = 5.823 ns; Loc. = LCCOMB_X23_Y33_N10; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { process_1~0clkctrl latch[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 27.00 % ) " "Info: Total cell delay = 1.572 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 73.00 % ) " "Info: Total interconnect delay = 4.251 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { abus_in[3] Equal0~1 process_1~0 process_1~0clkctrl latch[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { abus_in[3] {} abus_in[3]~combout {} Equal0~1 {} process_1~0 {} process_1~0clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.397ns 0.272ns 1.221ns 1.361ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.927 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io\[1\] 1 PIN PIN_D11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'port_io\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns port_io\[1\]~1 2 COMB IOC_X22_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'port_io\[1\]~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { port_io[1] port_io[1]~1 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.826 ns) + CELL(0.271 ns) 5.927 ns latch\[1\] 3 REG LCCOMB_X23_Y33_N10 1 " "Info: 3: + IC(4.826 ns) + CELL(0.271 ns) = 5.927 ns; Loc. = LCCOMB_X23_Y33_N10; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.097 ns" { port_io[1]~1 latch[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 18.58 % ) " "Info: Total cell delay = 1.101 ns ( 18.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.826 ns ( 81.42 % ) " "Info: Total interconnect delay = 4.826 ns ( 81.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { port_io[1] port_io[1]~1 latch[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { port_io[1] {} port_io[1]~1 {} latch[1] {} } { 0.000ns 0.000ns 4.826ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { abus_in[3] Equal0~1 process_1~0 process_1~0clkctrl latch[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { abus_in[3] {} abus_in[3]~combout {} Equal0~1 {} process_1~0 {} process_1~0clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.397ns 0.272ns 1.221ns 1.361ns } { 0.000ns 0.872ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { port_io[1] port_io[1]~1 latch[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { port_io[1] {} port_io[1]~1 {} latch[1] {} } { 0.000ns 0.000ns 4.826ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 09:02:57 2023 " "Info: Processing ended: Thu Nov 30 09:02:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
