# system info DE2_115_SOPC on 2016.05.11.15:15:36
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1462972295
#
#
# Files generated for DE2_115_SOPC on 2016.05.11.15:15:36
files:
filepath,kind,attributes,module,is_top
simulation/DE2_115_SOPC.v,VERILOG,,DE2_115_SOPC,true
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/DE2_115_SOPC_alt_vip_vfr_0.vo,VERILOG,,DE2_115_SOPC_alt_vip_vfr_0,false
simulation/submodules/DE2_115_SOPC_altpll_0.vo,VERILOG,,DE2_115_SOPC_altpll_0,false
simulation/submodules/DE2_115_SOPC_cfi_flash.v,VERILOG,,DE2_115_SOPC_cfi_flash,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/DE2_115_SOPC_cpu.v,VERILOG,,DE2_115_SOPC_cpu,false
simulation/submodules/DE2_115_SOPC_epcs_flash_controller.v,VERILOG,,DE2_115_SOPC_epcs_flash_controller,false
simulation/submodules/DE2_115_SOPC_epcs_flash_controller_boot_rom.hex,HEX,,DE2_115_SOPC_epcs_flash_controller,false
simulation/submodules/i2c_opencores.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_top.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_defines.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/timescale.v,VERILOG,,i2c_opencores,false
simulation/submodules/DE2_115_SOPC_jtag_uart.v,VERILOG,,DE2_115_SOPC_jtag_uart,false
simulation/submodules/DE2_115_SOPC_key.v,VERILOG,,DE2_115_SOPC_key,false
simulation/submodules/DE2_115_SOPC_lcd.v,VERILOG,,DE2_115_SOPC_lcd,false
simulation/submodules/DE2_115_SOPC_lcd_touch_int.v,VERILOG,,DE2_115_SOPC_lcd_touch_int,false
simulation/submodules/DE2_115_SOPC_led.v,VERILOG,,DE2_115_SOPC_led,false
simulation/submodules/DE2_115_SOPC_sdram.v,VERILOG,,DE2_115_SOPC_sdram,false
simulation/submodules/TERASIC_SRAM.v,VERILOG,,TERASIC_SRAM,false
simulation/submodules/DE2_115_SOPC_sw.v,VERILOG,,DE2_115_SOPC_sw,false
simulation/submodules/DE2_115_SOPC_sysid.vo,VERILOG,,DE2_115_SOPC_sysid,false
simulation/submodules/DE2_115_SOPC_timer.v,VERILOG,,DE2_115_SOPC_timer,false
simulation/submodules/DE2_115_SOPC_tri_state_bridge_flash_bridge_0.sv,SYSTEM_VERILOG,,DE2_115_SOPC_tri_state_bridge_flash_bridge_0,false
simulation/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v,VERILOG,,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0.v,VERILOG,,DE2_115_SOPC_mm_interconnect_0,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1.v,VERILOG,,DE2_115_SOPC_mm_interconnect_1,false
simulation/submodules/DE2_115_SOPC_irq_mapper.sv,SYSTEM_VERILOG,,DE2_115_SOPC_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_tristate_controller_translator.sv,SYSTEM_VERILOG,,altera_tristate_controller_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_tristate_controller_aggregator.sv,SYSTEM_VERILOG,,altera_tristate_controller_aggregator,false
simulation/submodules/DE2_115_SOPC_cpu_cpu.ocp,OTHER,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu.sdc,SDC,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu.vo,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_bht_ram.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_bht_ram.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_bht_ram.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_dc_tag_ram.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_dc_tag_ram.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_dc_tag_ram.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ic_tag_ram.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ic_tag_ram.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ic_tag_ram.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_nios2_waves.do,OTHER,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ociram_default_contents.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ociram_default_contents.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_ociram_default_contents.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_a.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_a.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_a.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_b.dat,DAT,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_b.hex,HEX,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_rf_ram_b.mif,MIF,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v,VERILOG,,DE2_115_SOPC_cpu_cpu,false
simulation/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv,SYSTEM_VERILOG,,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer,false
simulation/submodules/altera_merlin_std_arbitrator_core.sv,SYSTEM_VERILOG,,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter,false
simulation/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv,SYSTEM_VERILOG,,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_002,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_003,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_004,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_005,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_008,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_router_013.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_router_013,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_demux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_demux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002.v,VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010.v,VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_router,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_router_001,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_cmd_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_cmd_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_rsp_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_1_rsp_mux,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0,false
simulation/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv,SYSTEM_VERILOG,,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE2_115_SOPC.alt_vip_itc_0,alt_vipitc131_IS2Vid
DE2_115_SOPC.alt_vip_vfr_0,DE2_115_SOPC_alt_vip_vfr_0
DE2_115_SOPC.altpll_0,DE2_115_SOPC_altpll_0
DE2_115_SOPC.cfi_flash,DE2_115_SOPC_cfi_flash
DE2_115_SOPC.cfi_flash.tdt,altera_tristate_controller_translator
DE2_115_SOPC.cfi_flash.slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.cfi_flash.tda,altera_tristate_controller_aggregator
DE2_115_SOPC.clock_crossing_io,altera_avalon_mm_clock_crossing_bridge
DE2_115_SOPC.cpu,DE2_115_SOPC_cpu
DE2_115_SOPC.cpu.cpu,DE2_115_SOPC_cpu_cpu
DE2_115_SOPC.epcs_flash_controller,DE2_115_SOPC_epcs_flash_controller
DE2_115_SOPC.i2c_opencores_0,i2c_opencores
DE2_115_SOPC.jtag_uart,DE2_115_SOPC_jtag_uart
DE2_115_SOPC.key,DE2_115_SOPC_key
DE2_115_SOPC.lcd,DE2_115_SOPC_lcd
DE2_115_SOPC.lcd_touch_int,DE2_115_SOPC_lcd_touch_int
DE2_115_SOPC.led,DE2_115_SOPC_led
DE2_115_SOPC.sdram,DE2_115_SOPC_sdram
DE2_115_SOPC.sram,TERASIC_SRAM
DE2_115_SOPC.sw,DE2_115_SOPC_sw
DE2_115_SOPC.sysid,DE2_115_SOPC_sysid
DE2_115_SOPC.timer,DE2_115_SOPC_timer
DE2_115_SOPC.tri_state_bridge_flash_bridge_0,DE2_115_SOPC_tri_state_bridge_flash_bridge_0
DE2_115_SOPC.tri_state_bridge_flash_pinSharer_0,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0
DE2_115_SOPC.tri_state_bridge_flash_pinSharer_0.pin_sharer,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer
DE2_115_SOPC.tri_state_bridge_flash_pinSharer_0.arbiter,DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter
DE2_115_SOPC.mm_interconnect_0,DE2_115_SOPC_mm_interconnect_0
DE2_115_SOPC.mm_interconnect_0.alt_vip_vfr_0_avalon_master_translator,altera_merlin_master_translator
DE2_115_SOPC.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
DE2_115_SOPC.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
DE2_115_SOPC.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.alt_vip_vfr_0_avalon_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.i2c_opencores_0_avalon_slave_0_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.epcs_flash_controller_epcs_control_port_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.altpll_0_pll_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.clock_crossing_io_s0_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.lcd_touch_int_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_0.alt_vip_vfr_0_avalon_master_agent,altera_merlin_master_agent
DE2_115_SOPC.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
DE2_115_SOPC.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
DE2_115_SOPC.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.alt_vip_vfr_0_avalon_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.i2c_opencores_0_avalon_slave_0_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.epcs_flash_controller_epcs_control_port_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.altpll_0_pll_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.clock_crossing_io_s0_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.lcd_touch_int_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.i2c_opencores_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.i2c_opencores_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.epcs_flash_controller_epcs_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.altpll_0_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.altpll_0_pll_slave_agent_rdata_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.clock_crossing_io_s0_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.lcd_touch_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.lcd_touch_int_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_agent_rdata_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_0.router,DE2_115_SOPC_mm_interconnect_0_router
DE2_115_SOPC.mm_interconnect_0.router_001,DE2_115_SOPC_mm_interconnect_0_router_001
DE2_115_SOPC.mm_interconnect_0.router_002,DE2_115_SOPC_mm_interconnect_0_router_002
DE2_115_SOPC.mm_interconnect_0.router_003,DE2_115_SOPC_mm_interconnect_0_router_003
DE2_115_SOPC.mm_interconnect_0.router_004,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_006,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_007,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_010,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_011,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_012,DE2_115_SOPC_mm_interconnect_0_router_004
DE2_115_SOPC.mm_interconnect_0.router_005,DE2_115_SOPC_mm_interconnect_0_router_005
DE2_115_SOPC.mm_interconnect_0.router_008,DE2_115_SOPC_mm_interconnect_0_router_008
DE2_115_SOPC.mm_interconnect_0.router_009,DE2_115_SOPC_mm_interconnect_0_router_008
DE2_115_SOPC.mm_interconnect_0.router_013,DE2_115_SOPC_mm_interconnect_0_router_013
DE2_115_SOPC.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
DE2_115_SOPC.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
DE2_115_SOPC.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_burst_adapter,altera_merlin_burst_adapter
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_burst_adapter,altera_merlin_burst_adapter
DE2_115_SOPC.mm_interconnect_0.cmd_demux,DE2_115_SOPC_mm_interconnect_0_cmd_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_001,DE2_115_SOPC_mm_interconnect_0_cmd_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_003,DE2_115_SOPC_mm_interconnect_0_cmd_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_008,DE2_115_SOPC_mm_interconnect_0_cmd_demux
DE2_115_SOPC.mm_interconnect_0.cmd_demux_001,DE2_115_SOPC_mm_interconnect_0_cmd_demux_001
DE2_115_SOPC.mm_interconnect_0.cmd_demux_002,DE2_115_SOPC_mm_interconnect_0_cmd_demux_002
DE2_115_SOPC.mm_interconnect_0.cmd_mux,DE2_115_SOPC_mm_interconnect_0_cmd_mux
DE2_115_SOPC.mm_interconnect_0.cmd_mux_002,DE2_115_SOPC_mm_interconnect_0_cmd_mux
DE2_115_SOPC.mm_interconnect_0.cmd_mux_005,DE2_115_SOPC_mm_interconnect_0_cmd_mux
DE2_115_SOPC.mm_interconnect_0.cmd_mux_006,DE2_115_SOPC_mm_interconnect_0_cmd_mux
DE2_115_SOPC.mm_interconnect_0.cmd_mux_010,DE2_115_SOPC_mm_interconnect_0_cmd_mux
DE2_115_SOPC.mm_interconnect_0.cmd_mux_001,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.cmd_mux_003,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.cmd_mux_004,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.cmd_mux_007,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.cmd_mux_008,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.cmd_mux_009,DE2_115_SOPC_mm_interconnect_0_cmd_mux_001
DE2_115_SOPC.mm_interconnect_0.rsp_demux,DE2_115_SOPC_mm_interconnect_0_rsp_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_002,DE2_115_SOPC_mm_interconnect_0_rsp_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_005,DE2_115_SOPC_mm_interconnect_0_rsp_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_006,DE2_115_SOPC_mm_interconnect_0_rsp_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_010,DE2_115_SOPC_mm_interconnect_0_rsp_demux
DE2_115_SOPC.mm_interconnect_0.rsp_demux_004,DE2_115_SOPC_mm_interconnect_0_rsp_demux_004
DE2_115_SOPC.mm_interconnect_0.rsp_demux_007,DE2_115_SOPC_mm_interconnect_0_rsp_demux_004
DE2_115_SOPC.mm_interconnect_0.rsp_demux_009,DE2_115_SOPC_mm_interconnect_0_rsp_demux_004
DE2_115_SOPC.mm_interconnect_0.rsp_mux,DE2_115_SOPC_mm_interconnect_0_rsp_mux
DE2_115_SOPC.mm_interconnect_0.rsp_mux_001,DE2_115_SOPC_mm_interconnect_0_rsp_mux_001
DE2_115_SOPC.mm_interconnect_0.rsp_mux_002,DE2_115_SOPC_mm_interconnect_0_rsp_mux_002
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_rsp_width_adapter,altera_merlin_width_adapter
DE2_115_SOPC.mm_interconnect_0.sram_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
DE2_115_SOPC.mm_interconnect_0.cfi_flash_uas_cmd_width_adapter,altera_merlin_width_adapter
DE2_115_SOPC.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_001,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_003,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_004,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_005,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_006,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_007,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_008,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_009,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_002,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_010,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010
DE2_115_SOPC.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0
DE2_115_SOPC.mm_interconnect_1,DE2_115_SOPC_mm_interconnect_1
DE2_115_SOPC.mm_interconnect_1.clock_crossing_io_m0_translator,altera_merlin_master_translator
DE2_115_SOPC.mm_interconnect_1.lcd_control_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.sysid_control_slave_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.timer_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.led_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.sw_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.key_s1_translator,altera_merlin_slave_translator
DE2_115_SOPC.mm_interconnect_1.clock_crossing_io_m0_agent,altera_merlin_master_agent
DE2_115_SOPC.mm_interconnect_1.lcd_control_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.sysid_control_slave_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.timer_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.led_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.sw_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.key_s1_agent,altera_merlin_slave_agent
DE2_115_SOPC.mm_interconnect_1.lcd_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2_115_SOPC.mm_interconnect_1.router,DE2_115_SOPC_mm_interconnect_1_router
DE2_115_SOPC.mm_interconnect_1.router_001,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.router_002,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.router_003,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.router_004,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.router_005,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.router_006,DE2_115_SOPC_mm_interconnect_1_router_001
DE2_115_SOPC.mm_interconnect_1.clock_crossing_io_m0_limiter,altera_merlin_traffic_limiter
DE2_115_SOPC.mm_interconnect_1.cmd_demux,DE2_115_SOPC_mm_interconnect_1_cmd_demux
DE2_115_SOPC.mm_interconnect_1.cmd_mux,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.cmd_mux_001,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.cmd_mux_002,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.cmd_mux_003,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.cmd_mux_004,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.cmd_mux_005,DE2_115_SOPC_mm_interconnect_1_cmd_mux
DE2_115_SOPC.mm_interconnect_1.rsp_demux,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_demux_001,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_demux_002,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_demux_003,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_demux_004,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_demux_005,DE2_115_SOPC_mm_interconnect_1_rsp_demux
DE2_115_SOPC.mm_interconnect_1.rsp_mux,DE2_115_SOPC_mm_interconnect_1_rsp_mux
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_001,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_002,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_003,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_004,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_005,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter
DE2_115_SOPC.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2_115_SOPC.irq_mapper,DE2_115_SOPC_irq_mapper
DE2_115_SOPC.irq_synchronizer,altera_irq_clock_crosser
DE2_115_SOPC.irq_synchronizer_001,altera_irq_clock_crosser
DE2_115_SOPC.irq_synchronizer_002,altera_irq_clock_crosser
DE2_115_SOPC.irq_synchronizer_003,altera_irq_clock_crosser
DE2_115_SOPC.rst_controller,altera_reset_controller
DE2_115_SOPC.rst_controller_001,altera_reset_controller
DE2_115_SOPC.rst_controller_002,altera_reset_controller
DE2_115_SOPC.rst_controller_003,altera_reset_controller
