# FPGA-Projects
The Verilog code was stimulated using Xilinx Vivado
