#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 09:24:58 2019
# Process ID: 11632
# Current directory: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base
# Command line: vivado base.xpr
# Log file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.log
# Journal file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.jou
#-----------------------------------------------------------
start_gui
open_project base.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets audio_codec_ctrl_0_LRCLK] [get_bd_nets SDATA_I_1] [get_bd_nets audio_codec_ctrl_0_BCLK] [get_bd_nets audio_codec_ctrl_0_SDATA_O] [get_bd_nets audio_codec_ctrl_0_codec_address] [get_bd_cells audio_codec_ctrl_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:adau1761:1.0 adau1761_0
endgroup
set_property location {6 2958 3003} [get_bd_cells adau1761_0]
connect_bd_net [get_bd_ports bclk] [get_bd_pins adau1761_0/BCLK]
connect_bd_net [get_bd_ports lrclk] [get_bd_pins adau1761_0/LRCLK]
connect_bd_net [get_bd_ports sdata_o] [get_bd_pins adau1761_0/SDATA_O]
connect_bd_net [get_bd_ports codec_addr] [get_bd_pins adau1761_0/codec_address]
connect_bd_net [get_bd_ports sdata_i] [get_bd_pins adau1761_0/SDATA_I]
connect_bd_net [get_bd_pins adau1761_0/s_axi_aclk] [get_bd_pins ps7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins adau1761_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {6 2813 3158} [get_bd_cells axi_dma_0]
save_bd_design
