Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 28 16:11:02 2019
| Host         : DESKTOP-3OCE3Q5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FiltroFir_AXI_v1_0_control_sets_placed.rpt
| Design       : FiltroFir_AXI_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |           14 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             182 |           56 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------+------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------+------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/axi_awready0         | FiltroFir/SR[0]  |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/axi_arready0         | FiltroFir/SR[0]  |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg1[15]_i_1_n_0 | FiltroFir/SR[0]  |                1 |              6 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg1[31]_i_1_n_0 | FiltroFir/SR[0]  |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg1[23]_i_1_n_0 | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg3[15]_i_1_n_0 | FiltroFir/SR[0]  |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg2[7]_i_1_n_0  | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg2[31]_i_1_n_0 | FiltroFir/SR[0]  |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg3[31]_i_1_n_0 | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg2[15]_i_1_n_0 | FiltroFir/SR[0]  |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg3[23]_i_1_n_0 | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg2[23]_i_1_n_0 | FiltroFir/SR[0]  |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg3[7]_i_1_n_0  | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/p_1_in[7]            | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/p_1_in[31]           | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/p_1_in[23]           | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/p_1_in[15]           | FiltroFir/SR[0]  |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg_wren         | FiltroFir/SR[0]  |                4 |             10 |
|  s00_axi_aclk_IBUF_BUFG | FiltroFir_AXI/slv_reg_rden         | FiltroFir/SR[0]  |                9 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                                    | FiltroFir/SR[0]  |               60 |            188 |
+-------------------------+------------------------------------+------------------+------------------+----------------+


