@W: CD266 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":40:22:40:31|clk_100khz is not readable.  This may cause a simulation mismatch.

