$date
	Mon May  1 00:28:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module u_Mux $end
$var wire 1 " a_i $end
$var wire 1 # b_i $end
$var wire 1 $ sel_i $end
$var wire 1 ! out_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20000
1#
#30000
1!
0#
1"
#40000
1#
#50000
0!
1$
0#
0"
#60000
1!
1#
#70000
0!
0#
1"
#80000
1!
1#
#1080000
