// Seed: 2934566875
module module_0;
  timeunit 1ps;
endmodule
program module_1;
  logic [7:0] id_1;
  wire id_2;
  ;
  tri1 id_3;
  always $signed(40);
  ;
  assign id_3 = -1'b0;
  wire id_4, id_5;
  assign {id_1, 1, "", id_1 >= id_4} = id_5 + id_3;
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign id_3 = 1 / id_5;
endprogram
module module_2 #(
    parameter id_4 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    _id_4[id_4 : 1>-1]
);
  input logic [7:0] _id_4;
  input wire id_3;
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = -1;
  int id_5[1 : -1];
  module_0 modCall_1 ();
  integer id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
