// Seed: 1347284171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = {"" - 1};
endmodule
module module_1 #(
    parameter id_1  = 32'd25,
    parameter id_11 = 32'd56,
    parameter id_12 = 32'd52,
    parameter id_14 = 32'd45,
    parameter id_17 = 32'd72,
    parameter id_21 = 32'd46,
    parameter id_7  = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12,
    id_13,
    _id_14[1 : ""],
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19[id_7 : id_11],
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24[1 :-1]
);
  input logic [7:0] id_24;
  output wire id_23;
  input wire id_22;
  input wire _id_21;
  output wire id_20;
  input logic [7:0] id_19;
  input logic [7:0] id_18;
  inout wire _id_17;
  output wire id_16;
  output wire id_15;
  inout logic [7:0] _id_14;
  input wire id_13;
  inout wire _id_12;
  input wire _id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_3,
      id_4
  );
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  wire [id_12 : id_14] id_25[1 'b0 : id_17];
  logic id_26;
endmodule
