
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 14)  (89 543)  (89 543)  routing T_2_33.span4_horz_r_15 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (92 543)  (92 543)  routing T_2_33.span4_horz_r_15 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_6 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g0_6 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (4 6)  (142 535)  (142 535)  routing T_3_33.span4_vert_6 <X> T_3_33.lc_trk_g0_6
 (6 7)  (144 534)  (144 534)  routing T_3_33.span4_vert_6 <X> T_3_33.lc_trk_g0_6
 (7 7)  (145 534)  (145 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 540)  (142 540)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (11 12)  (159 540)  (159 540)  routing T_3_33.span4_vert_19 <X> T_3_33.span4_horz_l_15
 (12 12)  (160 540)  (160 540)  routing T_3_33.span4_vert_19 <X> T_3_33.span4_horz_l_15
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_25 <X> T_4_33.span4_horz_l_12
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (13 3)  (215 530)  (215 530)  routing T_4_33.span4_vert_7 <X> T_4_33.span4_horz_r_1
 (14 3)  (216 530)  (216 530)  routing T_4_33.span4_vert_7 <X> T_4_33.span4_horz_r_1
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 12)  (198 540)  (198 540)  routing T_4_33.span12_vert_13 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 12)  (251 540)  (251 540)  routing T_5_33.span4_horz_r_5 <X> T_5_33.lc_trk_g1_5
 (7 12)  (253 540)  (253 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (254 541)  (254 541)  routing T_5_33.span4_horz_r_5 <X> T_5_33.lc_trk_g1_5


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_1 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (6 8)  (456 536)  (456 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1
 (7 8)  (457 536)  (457 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (458 536)  (458 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (4 8)  (508 536)  (508 536)  routing T_10_33.span4_vert_0 <X> T_10_33.lc_trk_g1_0
 (6 9)  (510 537)  (510 537)  routing T_10_33.span4_vert_0 <X> T_10_33.lc_trk_g1_0
 (7 9)  (511 537)  (511 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_0 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (4 2)  (562 531)  (562 531)  routing T_11_33.span4_vert_10 <X> T_11_33.lc_trk_g0_2
 (4 3)  (562 530)  (562 530)  routing T_11_33.span4_vert_10 <X> T_11_33.lc_trk_g0_2
 (6 3)  (564 530)  (564 530)  routing T_11_33.span4_vert_10 <X> T_11_33.lc_trk_g0_2
 (7 3)  (565 530)  (565 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (12 5)  (580 533)  (580 533)  routing T_11_33.lc_trk_g0_2 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_2 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (5 11)  (563 538)  (563 538)  routing T_11_33.span4_vert_18 <X> T_11_33.lc_trk_g1_2
 (6 11)  (564 538)  (564 538)  routing T_11_33.span4_vert_18 <X> T_11_33.lc_trk_g1_2
 (7 11)  (565 538)  (565 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g1_2 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (14 4)  (690 532)  (690 532)  routing T_13_33.lc_trk_g0_7 <X> T_13_33.fabout
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g0_7 <X> T_13_33.fabout
 (5 6)  (671 535)  (671 535)  routing T_13_33.span4_horz_r_7 <X> T_13_33.lc_trk_g0_7
 (7 6)  (673 535)  (673 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (674 534)  (674 534)  routing T_13_33.span4_horz_r_7 <X> T_13_33.lc_trk_g0_7


IO_Tile_14_33

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (13 3)  (797 530)  (797 530)  routing T_15_33.span4_vert_7 <X> T_15_33.span4_horz_r_1
 (14 3)  (798 530)  (798 530)  routing T_15_33.span4_vert_7 <X> T_15_33.span4_horz_r_1
 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 12)  (850 540)  (850 540)  routing T_16_33.span4_vert_43 <X> T_16_33.span4_horz_l_15
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_43 <X> T_18_33.span4_horz_r_3


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (14 3)  (1018 530)  (1018 530)  routing T_19_33.span4_horz_l_13 <X> T_19_33.span4_horz_r_1
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (998 540)  (998 540)  routing T_19_33.span4_vert_4 <X> T_19_33.lc_trk_g1_4
 (6 13)  (1000 541)  (1000 541)  routing T_19_33.span4_vert_4 <X> T_19_33.lc_trk_g1_4
 (7 13)  (1001 541)  (1001 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_2 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_2 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (11 2)  (1489 531)  (1489 531)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_l_13
 (12 2)  (1490 531)  (1490 531)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_l_13
 (4 9)  (1472 537)  (1472 537)  routing T_28_33.span12_vert_16 <X> T_28_33.lc_trk_g1_0
 (6 9)  (1474 537)  (1474 537)  routing T_28_33.span12_vert_16 <X> T_28_33.lc_trk_g1_0
 (7 9)  (1475 537)  (1475 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_0 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span12_vert_16 <X> T_30_33.lc_trk_g1_0
 (6 9)  (1582 537)  (1582 537)  routing T_30_33.span12_vert_16 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span4_vert_7 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span4_vert_7 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (5 4)  (293 516)  (293 516)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_r_3
 (4 5)  (292 517)  (292 517)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_r_3
 (6 5)  (294 517)  (294 517)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_r_3


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 512)  (411 512)  routing T_8_32.sp12_h_r_1 <X> T_8_32.lc_trk_g0_1
 (17 0)  (413 512)  (413 512)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 512)  (414 512)  routing T_8_32.sp12_h_r_1 <X> T_8_32.lc_trk_g0_1
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 513)  (414 513)  routing T_8_32.sp12_h_r_1 <X> T_8_32.lc_trk_g0_1
 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g1_0 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (14 4)  (410 516)  (410 516)  routing T_8_32.sp12_h_r_0 <X> T_8_32.lc_trk_g1_0
 (15 4)  (411 516)  (411 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (16 4)  (412 516)  (412 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (17 4)  (413 516)  (413 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 516)  (414 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_2
 (14 5)  (410 517)  (410 517)  routing T_8_32.sp12_h_r_0 <X> T_8_32.lc_trk_g1_0
 (15 5)  (411 517)  (411 517)  routing T_8_32.sp12_h_r_0 <X> T_8_32.lc_trk_g1_0
 (17 5)  (413 517)  (413 517)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (421 518)  (421 518)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g1_6
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (22 7)  (418 519)  (418 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (419 519)  (419 519)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g1_6
 (25 7)  (421 519)  (421 519)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g1_6
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 520)  (419 520)  routing T_8_32.sp4_h_r_27 <X> T_8_32.lc_trk_g2_3
 (24 8)  (420 520)  (420 520)  routing T_8_32.sp4_h_r_27 <X> T_8_32.lc_trk_g2_3
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (17 9)  (413 521)  (413 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (417 521)  (417 521)  routing T_8_32.sp4_h_r_27 <X> T_8_32.lc_trk_g2_3
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g2_0 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (38 9)  (434 521)  (434 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (14 11)  (410 523)  (410 523)  routing T_8_32.sp4_r_v_b_36 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (15 13)  (411 525)  (411 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (16 13)  (412 525)  (412 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 525)  (419 525)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g3_2
 (24 13)  (420 525)  (420 525)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g3_2
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g1_1 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (411 526)  (411 526)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g3_5
 (16 14)  (412 526)  (412 526)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g3_5
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g3_6
 (25 15)  (421 527)  (421 527)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g3_6
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (35 15)  (431 527)  (431 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7


LogicTile_9_32

 (19 6)  (457 518)  (457 518)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_10_32

 (13 3)  (505 515)  (505 515)  routing T_10_32.sp4_v_b_9 <X> T_10_32.sp4_h_l_39


LogicTile_12_32

 (3 1)  (603 513)  (603 513)  routing T_12_32.sp12_h_l_23 <X> T_12_32.sp12_v_b_0
 (5 14)  (605 526)  (605 526)  routing T_12_32.sp4_v_b_9 <X> T_12_32.sp4_h_l_44


LogicTile_16_32

 (26 0)  (842 512)  (842 512)  routing T_16_32.lc_trk_g0_4 <X> T_16_32.wire_logic_cluster/lc_0/in_0
 (36 0)  (852 512)  (852 512)  LC_0 Logic Functioning bit
 (38 0)  (854 512)  (854 512)  LC_0 Logic Functioning bit
 (41 0)  (857 512)  (857 512)  LC_0 Logic Functioning bit
 (43 0)  (859 512)  (859 512)  LC_0 Logic Functioning bit
 (29 1)  (845 513)  (845 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 513)  (853 513)  LC_0 Logic Functioning bit
 (39 1)  (855 513)  (855 513)  LC_0 Logic Functioning bit
 (40 1)  (856 513)  (856 513)  LC_0 Logic Functioning bit
 (42 1)  (858 513)  (858 513)  LC_0 Logic Functioning bit
 (46 1)  (862 513)  (862 513)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (17 3)  (833 515)  (833 515)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 518)  (816 518)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_0
 (1 6)  (817 518)  (817 518)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 519)  (816 519)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_0
 (4 10)  (820 522)  (820 522)  routing T_16_32.sp4_h_r_0 <X> T_16_32.sp4_v_t_43
 (6 10)  (822 522)  (822 522)  routing T_16_32.sp4_h_r_0 <X> T_16_32.sp4_v_t_43
 (5 11)  (821 523)  (821 523)  routing T_16_32.sp4_h_r_0 <X> T_16_32.sp4_v_t_43


LogicTile_18_32

 (6 10)  (934 522)  (934 522)  routing T_18_32.sp4_v_b_3 <X> T_18_32.sp4_v_t_43
 (5 11)  (933 523)  (933 523)  routing T_18_32.sp4_v_b_3 <X> T_18_32.sp4_v_t_43


LogicTile_20_32

 (8 0)  (1044 512)  (1044 512)  routing T_20_32.sp4_v_b_1 <X> T_20_32.sp4_h_r_1
 (9 0)  (1045 512)  (1045 512)  routing T_20_32.sp4_v_b_1 <X> T_20_32.sp4_h_r_1
 (3 3)  (1039 515)  (1039 515)  routing T_20_32.sp12_v_b_0 <X> T_20_32.sp12_h_l_23
 (3 4)  (1039 516)  (1039 516)  routing T_20_32.sp12_v_b_0 <X> T_20_32.sp12_h_r_0
 (3 5)  (1039 517)  (1039 517)  routing T_20_32.sp12_v_b_0 <X> T_20_32.sp12_h_r_0
 (3 11)  (1039 523)  (1039 523)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_l_22
 (3 12)  (1039 524)  (1039 524)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1
 (3 13)  (1039 525)  (1039 525)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1


LogicTile_22_32

 (5 4)  (1149 516)  (1149 516)  routing T_22_32.sp4_v_b_9 <X> T_22_32.sp4_h_r_3
 (4 5)  (1148 517)  (1148 517)  routing T_22_32.sp4_v_b_9 <X> T_22_32.sp4_h_r_3
 (6 5)  (1150 517)  (1150 517)  routing T_22_32.sp4_v_b_9 <X> T_22_32.sp4_h_r_3


LogicTile_24_32

 (5 4)  (1257 516)  (1257 516)  routing T_24_32.sp4_v_b_9 <X> T_24_32.sp4_h_r_3
 (4 5)  (1256 517)  (1256 517)  routing T_24_32.sp4_v_b_9 <X> T_24_32.sp4_h_r_3
 (6 5)  (1258 517)  (1258 517)  routing T_24_32.sp4_v_b_9 <X> T_24_32.sp4_h_r_3
 (4 13)  (1256 525)  (1256 525)  routing T_24_32.sp4_h_l_36 <X> T_24_32.sp4_h_r_9
 (6 13)  (1258 525)  (1258 525)  routing T_24_32.sp4_h_l_36 <X> T_24_32.sp4_h_r_9


RAM_Tile_25_32

 (3 0)  (1309 512)  (1309 512)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 512)  (1329 512)  routing T_25_32.sp12_h_r_11 <X> T_25_32.lc_trk_g0_3
 (25 0)  (1331 512)  (1331 512)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g0_2
 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_0
 (3 1)  (1309 513)  (1309 513)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g0_2
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 514)  (1331 514)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (24 3)  (1330 515)  (1330 515)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (14 5)  (1320 517)  (1320 517)  routing T_25_32.sp4_r_v_b_24 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp12_h_r_10 <X> T_25_32.lc_trk_g1_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (1320 518)  (1320 518)  routing T_25_32.sp4_h_r_20 <X> T_25_32.lc_trk_g1_4
 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input0_3
 (14 7)  (1320 519)  (1320 519)  routing T_25_32.sp4_h_r_20 <X> T_25_32.lc_trk_g1_4
 (15 7)  (1321 519)  (1321 519)  routing T_25_32.sp4_h_r_20 <X> T_25_32.lc_trk_g1_4
 (16 7)  (1322 519)  (1322 519)  routing T_25_32.sp4_h_r_20 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 520)  (1343 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp12_v_t_12 <X> T_25_32.lc_trk_g2_7
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (14 11)  (1320 523)  (1320 523)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input2_5
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_6
 (21 13)  (1327 525)  (1327 525)  routing T_25_32.sp4_r_v_b_43 <X> T_25_32.lc_trk_g3_3
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp4_v_b_37 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 526)  (1324 526)  routing T_25_32.sp4_v_b_37 <X> T_25_32.lc_trk_g3_5
 (25 14)  (1331 526)  (1331 526)  routing T_25_32.sp4_h_l_27 <X> T_25_32.lc_trk_g3_6
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (18 15)  (1324 527)  (1324 527)  routing T_25_32.sp4_v_b_37 <X> T_25_32.lc_trk_g3_5
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 527)  (1329 527)  routing T_25_32.sp4_h_l_27 <X> T_25_32.lc_trk_g3_6
 (24 15)  (1330 527)  (1330 527)  routing T_25_32.sp4_h_l_27 <X> T_25_32.lc_trk_g3_6
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7


LogicTile_4_31

 (8 3)  (188 499)  (188 499)  routing T_4_31.sp4_v_b_10 <X> T_4_31.sp4_v_t_36
 (10 3)  (190 499)  (190 499)  routing T_4_31.sp4_v_b_10 <X> T_4_31.sp4_v_t_36


LogicTile_6_31

 (1 3)  (289 499)  (289 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (19 9)  (307 505)  (307 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_8_31

 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp12_h_r_11 <X> T_8_31.lc_trk_g0_3
 (25 0)  (421 496)  (421 496)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g0_2
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 497)  (412 497)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (418 497)  (418 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 497)  (419 497)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g0_2
 (24 1)  (420 497)  (420 497)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g0_2
 (26 1)  (422 497)  (422 497)  routing T_8_31.lc_trk_g0_2 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (14 2)  (410 498)  (410 498)  routing T_8_31.sp4_h_l_9 <X> T_8_31.lc_trk_g0_4
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (14 3)  (410 499)  (410 499)  routing T_8_31.sp4_h_l_9 <X> T_8_31.lc_trk_g0_4
 (15 3)  (411 499)  (411 499)  routing T_8_31.sp4_h_l_9 <X> T_8_31.lc_trk_g0_4
 (16 3)  (412 499)  (412 499)  routing T_8_31.sp4_h_l_9 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (422 499)  (422 499)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_1
 (28 3)  (424 499)  (424 499)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (16 4)  (412 500)  (412 500)  routing T_8_31.sp12_h_l_14 <X> T_8_31.lc_trk_g1_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (25 4)  (421 500)  (421 500)  routing T_8_31.sp4_v_b_2 <X> T_8_31.lc_trk_g1_2
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_2
 (18 5)  (414 501)  (414 501)  routing T_8_31.sp12_h_l_14 <X> T_8_31.lc_trk_g1_1
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (419 501)  (419 501)  routing T_8_31.sp4_v_b_2 <X> T_8_31.lc_trk_g1_2
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_2
 (27 5)  (423 501)  (423 501)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (11 6)  (407 502)  (407 502)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (13 6)  (409 502)  (409 502)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (16 6)  (412 502)  (412 502)  routing T_8_31.sp12_h_l_10 <X> T_8_31.lc_trk_g1_5
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_10 lc_trk_g1_5
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (419 502)  (419 502)  routing T_8_31.sp12_h_l_20 <X> T_8_31.lc_trk_g1_7
 (25 6)  (421 502)  (421 502)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g1_6
 (12 7)  (408 503)  (408 503)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (17 7)  (413 503)  (413 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (417 503)  (417 503)  routing T_8_31.sp12_h_l_20 <X> T_8_31.lc_trk_g1_7
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 503)  (420 503)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g1_6
 (25 7)  (421 503)  (421 503)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g1_6
 (26 7)  (422 503)  (422 503)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (2 8)  (398 504)  (398 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (15 8)  (411 504)  (411 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (16 8)  (412 504)  (412 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (17 8)  (413 504)  (413 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 504)  (414 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (22 8)  (418 504)  (418 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (27 8)  (423 504)  (423 504)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (18 9)  (414 505)  (414 505)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_11
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (11 10)  (407 506)  (407 506)  routing T_8_31.sp4_v_b_5 <X> T_8_31.sp4_v_t_45
 (26 10)  (422 506)  (422 506)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_5
 (12 11)  (408 507)  (408 507)  routing T_8_31.sp4_v_b_5 <X> T_8_31.sp4_v_t_45
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (429 507)  (429 507)  routing T_8_31.lc_trk_g2_1 <X> T_8_31.input2_5
 (14 12)  (410 508)  (410 508)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.input2_6
 (14 13)  (410 509)  (410 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (423 509)  (423 509)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 510)  (399 510)  routing T_8_31.sp12_v_b_1 <X> T_8_31.sp12_v_t_22
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (422 510)  (422 510)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (18 15)  (414 511)  (414 511)  routing T_8_31.sp4_r_v_b_45 <X> T_8_31.lc_trk_g3_5
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_7
 (27 15)  (423 511)  (423 511)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 511)  (429 511)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input2_7
 (34 15)  (430 511)  (430 511)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input2_7


LogicTile_9_31

 (3 3)  (441 499)  (441 499)  routing T_9_31.sp12_v_b_0 <X> T_9_31.sp12_h_l_23
 (8 3)  (446 499)  (446 499)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_36
 (9 3)  (447 499)  (447 499)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_36
 (10 3)  (448 499)  (448 499)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_36
 (2 12)  (440 508)  (440 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_31

 (19 9)  (511 505)  (511 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_11_31

 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23


LogicTile_12_31

 (3 3)  (603 499)  (603 499)  routing T_12_31.sp12_v_b_0 <X> T_12_31.sp12_h_l_23
 (19 9)  (619 505)  (619 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 11)  (603 507)  (603 507)  routing T_12_31.sp12_v_b_1 <X> T_12_31.sp12_h_l_22
 (8 14)  (608 510)  (608 510)  routing T_12_31.sp4_h_r_2 <X> T_12_31.sp4_h_l_47
 (10 14)  (610 510)  (610 510)  routing T_12_31.sp4_h_r_2 <X> T_12_31.sp4_h_l_47


LogicTile_13_31

 (8 10)  (662 506)  (662 506)  routing T_13_31.sp4_h_r_7 <X> T_13_31.sp4_h_l_42
 (3 11)  (657 507)  (657 507)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_l_22
 (19 14)  (673 510)  (673 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_14_31

 (3 11)  (711 507)  (711 507)  routing T_14_31.sp12_v_b_1 <X> T_14_31.sp12_h_l_22


LogicTile_15_31

 (3 3)  (765 499)  (765 499)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_l_23
 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0
 (3 2)  (819 498)  (819 498)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_l_23
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_r_0


LogicTile_17_31

 (3 0)  (877 496)  (877 496)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (12 0)  (886 496)  (886 496)  routing T_17_31.sp4_v_b_2 <X> T_17_31.sp4_h_r_2
 (3 1)  (877 497)  (877 497)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (11 1)  (885 497)  (885 497)  routing T_17_31.sp4_v_b_2 <X> T_17_31.sp4_h_r_2
 (10 10)  (884 506)  (884 506)  routing T_17_31.sp4_v_b_2 <X> T_17_31.sp4_h_l_42
 (3 11)  (877 507)  (877 507)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_l_22


LogicTile_18_31

 (19 3)  (947 499)  (947 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (19 1)  (1055 497)  (1055 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 4)  (1039 500)  (1039 500)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0
 (3 5)  (1039 501)  (1039 501)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0


LogicTile_21_31

 (3 4)  (1093 500)  (1093 500)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (12 4)  (1102 500)  (1102 500)  routing T_21_31.sp4_h_l_39 <X> T_21_31.sp4_h_r_5
 (3 5)  (1093 501)  (1093 501)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (13 5)  (1103 501)  (1103 501)  routing T_21_31.sp4_h_l_39 <X> T_21_31.sp4_h_r_5
 (12 8)  (1102 504)  (1102 504)  routing T_21_31.sp4_v_b_8 <X> T_21_31.sp4_h_r_8
 (11 9)  (1101 505)  (1101 505)  routing T_21_31.sp4_v_b_8 <X> T_21_31.sp4_h_r_8
 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (8 12)  (1098 508)  (1098 508)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_10
 (9 12)  (1099 508)  (1099 508)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_10
 (10 12)  (1100 508)  (1100 508)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_10
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1


LogicTile_22_31

 (2 4)  (1146 500)  (1146 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 9)  (1163 505)  (1163 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 11)  (1147 507)  (1147 507)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_l_22
 (3 12)  (1147 508)  (1147 508)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1
 (3 13)  (1147 509)  (1147 509)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1


LogicTile_23_31

 (5 0)  (1203 496)  (1203 496)  routing T_23_31.sp4_v_b_0 <X> T_23_31.sp4_h_r_0
 (6 1)  (1204 497)  (1204 497)  routing T_23_31.sp4_v_b_0 <X> T_23_31.sp4_h_r_0


LogicTile_24_31

 (3 4)  (1255 500)  (1255 500)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0
 (3 5)  (1255 501)  (1255 501)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0
 (2 8)  (1254 504)  (1254 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 9)  (1271 505)  (1271 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 12)  (1255 508)  (1255 508)  routing T_24_31.sp12_v_b_1 <X> T_24_31.sp12_h_r_1
 (3 13)  (1255 509)  (1255 509)  routing T_24_31.sp12_v_b_1 <X> T_24_31.sp12_h_r_1


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_r_11 <X> T_25_31.lc_trk_g0_3
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp12_h_l_1 <X> T_25_31.lc_trk_g0_2
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 497)  (1314 497)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_b_1
 (9 1)  (1315 497)  (1315 497)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_b_1
 (10 1)  (1316 497)  (1316 497)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_b_1
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp12_h_r_8 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_1 lc_trk_g0_2
 (24 1)  (1330 497)  (1330 497)  routing T_25_31.sp12_h_l_1 <X> T_25_31.lc_trk_g0_2
 (25 1)  (1331 497)  (1331 497)  routing T_25_31.sp12_h_l_1 <X> T_25_31.lc_trk_g0_2
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (4 2)  (1310 498)  (1310 498)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_37
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (0 3)  (1306 499)  (1306 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (10 3)  (1316 499)  (1316 499)  routing T_25_31.sp4_h_l_45 <X> T_25_31.sp4_v_t_36
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 499)  (1330 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (25 3)  (1331 499)  (1331 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (2 4)  (1308 500)  (1308 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (21 4)  (1327 500)  (1327 500)  routing T_25_31.sp12_h_r_3 <X> T_25_31.lc_trk_g1_3
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1330 500)  (1330 500)  routing T_25_31.sp12_h_r_3 <X> T_25_31.lc_trk_g1_3
 (25 4)  (1331 500)  (1331 500)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (21 5)  (1327 501)  (1327 501)  routing T_25_31.sp12_h_r_3 <X> T_25_31.lc_trk_g1_3
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (24 5)  (1330 501)  (1330 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (25 5)  (1331 501)  (1331 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_3
 (12 7)  (1318 503)  (1318 503)  routing T_25_31.sp4_h_l_40 <X> T_25_31.sp4_v_t_40
 (14 7)  (1320 503)  (1320 503)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g1_4
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 503)  (1329 503)  routing T_25_31.sp4_h_r_6 <X> T_25_31.lc_trk_g1_6
 (24 7)  (1330 503)  (1330 503)  routing T_25_31.sp4_h_r_6 <X> T_25_31.lc_trk_g1_6
 (25 7)  (1331 503)  (1331 503)  routing T_25_31.sp4_h_r_6 <X> T_25_31.lc_trk_g1_6
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (15 8)  (1321 504)  (1321 504)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1324 504)  (1324 504)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_4
 (27 8)  (1333 504)  (1333 504)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (4 9)  (1310 505)  (1310 505)  routing T_25_31.sp4_h_l_47 <X> T_25_31.sp4_h_r_6
 (6 9)  (1312 505)  (1312 505)  routing T_25_31.sp4_h_l_47 <X> T_25_31.sp4_h_r_6
 (18 9)  (1324 505)  (1324 505)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (28 9)  (1334 505)  (1334 505)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (38 9)  (1344 505)  (1344 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_5
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 507)  (1339 507)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.input2_5
 (15 12)  (1321 508)  (1321 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (15 13)  (1321 509)  (1321 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 510)  (1321 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (16 14)  (1322 510)  (1322 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input2_7


LogicTile_26_31

 (19 1)  (1367 497)  (1367 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 9)  (1367 505)  (1367 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (4 10)  (1352 506)  (1352 506)  routing T_26_31.sp4_v_b_6 <X> T_26_31.sp4_v_t_43
 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_31

 (12 15)  (1522 511)  (1522 511)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_46


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_horz_36 <X> T_0_30.lc_trk_g0_4
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_vert_b_5 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_horz_36 <X> T_0_30.lc_trk_g0_4
 (6 5)  (11 485)  (11 485)  routing T_0_30.span4_horz_36 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (8 5)  (9 485)  (9 485)  routing T_0_30.span4_vert_b_5 <X> T_0_30.lc_trk_g0_5
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (9 2)  (27 482)  (27 482)  routing T_1_30.sp4_v_b_1 <X> T_1_30.sp4_h_l_36


LogicTile_3_30

 (6 10)  (132 490)  (132 490)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_v_t_43
 (5 11)  (131 491)  (131 491)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_v_t_43


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 486)  (421 486)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (414 487)  (414 487)  routing T_8_30.sp4_r_v_b_29 <X> T_8_30.lc_trk_g1_5
 (22 7)  (418 487)  (418 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 487)  (419 487)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (37 8)  (433 488)  (433 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (19 4)  (457 484)  (457 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 10)  (451 490)  (451 490)  routing T_9_30.sp4_v_b_8 <X> T_9_30.sp4_v_t_45


LogicTile_11_30

 (8 11)  (554 491)  (554 491)  routing T_11_30.sp4_h_r_7 <X> T_11_30.sp4_v_t_42
 (9 11)  (555 491)  (555 491)  routing T_11_30.sp4_h_r_7 <X> T_11_30.sp4_v_t_42


LogicTile_15_30

 (9 10)  (771 490)  (771 490)  routing T_15_30.sp4_v_b_7 <X> T_15_30.sp4_h_l_42


LogicTile_17_30

 (19 2)  (893 482)  (893 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_20_30

 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_l_23 <X> T_20_30.sp12_v_b_0


LogicTile_21_30

 (19 4)  (1109 484)  (1109 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 8)  (1109 488)  (1109 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_23_30

 (19 0)  (1217 480)  (1217 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_25_30

 (3 0)  (1309 480)  (1309 480)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 480)  (1325 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (16 6)  (1322 486)  (1322 486)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g1_5
 (17 6)  (1323 486)  (1323 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 486)  (1324 486)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g1_5
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (1324 487)  (1324 487)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g1_5
 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 488)  (1343 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (13 10)  (1319 490)  (1319 490)  routing T_25_30.sp4_v_b_8 <X> T_25_30.sp4_v_t_45
 (17 13)  (1323 493)  (1323 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (4 2)  (1352 482)  (1352 482)  routing T_26_30.sp4_v_b_4 <X> T_26_30.sp4_v_t_37
 (6 2)  (1354 482)  (1354 482)  routing T_26_30.sp4_v_b_4 <X> T_26_30.sp4_v_t_37


LogicTile_1_29

 (19 1)  (37 465)  (37 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_3_29

 (4 10)  (130 474)  (130 474)  routing T_3_29.sp4_h_r_6 <X> T_3_29.sp4_v_t_43
 (5 11)  (131 475)  (131 475)  routing T_3_29.sp4_h_r_6 <X> T_3_29.sp4_v_t_43


LogicTile_4_29

 (2 6)  (182 470)  (182 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 11)  (188 475)  (188 475)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_42
 (10 11)  (190 475)  (190 475)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_42


RAM_Tile_8_29

 (21 0)  (417 464)  (417 464)  routing T_8_29.sp4_h_l_6 <X> T_8_29.lc_trk_g0_3
 (22 0)  (418 464)  (418 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_l_6 lc_trk_g0_3
 (23 0)  (419 464)  (419 464)  routing T_8_29.sp4_h_l_6 <X> T_8_29.lc_trk_g0_3
 (24 0)  (420 464)  (420 464)  routing T_8_29.sp4_h_l_6 <X> T_8_29.lc_trk_g0_3
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (417 465)  (417 465)  routing T_8_29.sp4_h_l_6 <X> T_8_29.lc_trk_g0_3
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g0_0 <X> T_8_29.wire_bram/ram/RCLK
 (4 6)  (400 470)  (400 470)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38
 (5 7)  (401 471)  (401 471)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g0_3 <X> T_8_29.wire_bram/ram/WDATA_11
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 478)  (413 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (8 3)  (446 467)  (446 467)  routing T_9_29.sp4_h_r_7 <X> T_9_29.sp4_v_t_36
 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_h_r_7 <X> T_9_29.sp4_v_t_36
 (10 3)  (448 467)  (448 467)  routing T_9_29.sp4_h_r_7 <X> T_9_29.sp4_v_t_36
 (3 11)  (441 475)  (441 475)  routing T_9_29.sp12_v_b_1 <X> T_9_29.sp12_h_l_22
 (19 15)  (457 479)  (457 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_29

 (4 2)  (496 466)  (496 466)  routing T_10_29.sp4_h_r_0 <X> T_10_29.sp4_v_t_37
 (5 3)  (497 467)  (497 467)  routing T_10_29.sp4_h_r_0 <X> T_10_29.sp4_v_t_37
 (2 4)  (494 468)  (494 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_29

 (6 11)  (552 475)  (552 475)  routing T_11_29.sp4_h_r_6 <X> T_11_29.sp4_h_l_43
 (8 15)  (554 479)  (554 479)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_v_t_47
 (9 15)  (555 479)  (555 479)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_v_t_47


LogicTile_12_29

 (3 1)  (603 465)  (603 465)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_v_b_0
 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 3)  (606 467)  (606 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 12)  (606 476)  (606 476)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_v_b_9
 (2 14)  (602 478)  (602 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_13_29

 (3 11)  (657 475)  (657 475)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_l_22


LogicTile_14_29

 (5 2)  (713 466)  (713 466)  routing T_14_29.sp4_v_b_0 <X> T_14_29.sp4_h_l_37


LogicTile_15_29

 (19 7)  (781 471)  (781 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (5 10)  (767 474)  (767 474)  routing T_15_29.sp4_v_b_6 <X> T_15_29.sp4_h_l_43
 (9 11)  (771 475)  (771 475)  routing T_15_29.sp4_v_b_7 <X> T_15_29.sp4_v_t_42


LogicTile_16_29

 (3 3)  (819 467)  (819 467)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_l_23
 (3 4)  (819 468)  (819 468)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (8 6)  (824 470)  (824 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (9 6)  (825 470)  (825 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41


LogicTile_19_29

 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_v_b_0 <X> T_19_29.sp12_h_l_23
 (9 7)  (991 471)  (991 471)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_v_t_41


LogicTile_21_29

 (3 12)  (1093 476)  (1093 476)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1
 (3 13)  (1093 477)  (1093 477)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1


LogicTile_24_29

 (19 14)  (1271 478)  (1271 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_h_r_0 <X> T_25_29.sp12_v_b_0
 (3 1)  (1309 465)  (1309 465)  routing T_25_29.sp12_h_r_0 <X> T_25_29.sp12_v_b_0
 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (15 6)  (1321 470)  (1321 470)  routing T_25_29.sp4_v_t_8 <X> T_25_29.lc_trk_g1_5
 (16 6)  (1322 470)  (1322 470)  routing T_25_29.sp4_v_t_8 <X> T_25_29.lc_trk_g1_5
 (17 6)  (1323 470)  (1323 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (28 8)  (1334 472)  (1334 472)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (37 8)  (1343 472)  (1343 472)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 10)  (1322 474)  (1322 474)  routing T_25_29.sp4_v_b_29 <X> T_25_29.lc_trk_g2_5
 (17 10)  (1323 474)  (1323 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 474)  (1324 474)  routing T_25_29.sp4_v_b_29 <X> T_25_29.lc_trk_g2_5
 (3 12)  (1309 476)  (1309 476)  routing T_25_29.sp12_v_b_1 <X> T_25_29.sp12_h_r_1
 (16 12)  (1322 476)  (1322 476)  routing T_25_29.sp4_v_b_25 <X> T_25_29.lc_trk_g3_1
 (17 12)  (1323 476)  (1323 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 476)  (1324 476)  routing T_25_29.sp4_v_b_25 <X> T_25_29.lc_trk_g3_1
 (3 13)  (1309 477)  (1309 477)  routing T_25_29.sp12_v_b_1 <X> T_25_29.sp12_h_r_1
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 479)  (1306 479)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.wire_bram/ram/RE


LogicTile_27_29

 (12 3)  (1414 467)  (1414 467)  routing T_27_29.sp4_h_l_39 <X> T_27_29.sp4_v_t_39


LogicTile_28_29

 (3 7)  (1459 471)  (1459 471)  routing T_28_29.sp12_h_l_23 <X> T_28_29.sp12_v_t_23
 (8 11)  (1464 475)  (1464 475)  routing T_28_29.sp4_v_b_4 <X> T_28_29.sp4_v_t_42
 (10 11)  (1466 475)  (1466 475)  routing T_28_29.sp4_v_b_4 <X> T_28_29.sp4_v_t_42
 (19 14)  (1475 478)  (1475 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_30_29

 (3 6)  (1567 470)  (1567 470)  routing T_30_29.sp12_v_b_0 <X> T_30_29.sp12_v_t_23


LogicTile_31_29

 (10 11)  (1628 475)  (1628 475)  routing T_31_29.sp4_h_l_39 <X> T_31_29.sp4_v_t_42


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (418 453)  (418 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 453)  (419 453)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g1_2
 (24 5)  (420 453)  (420 453)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g1_2
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (41 9)  (437 457)  (437 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE


LogicTile_9_28

 (13 6)  (451 454)  (451 454)  routing T_9_28.sp4_v_b_5 <X> T_9_28.sp4_v_t_40
 (11 10)  (449 458)  (449 458)  routing T_9_28.sp4_h_r_2 <X> T_9_28.sp4_v_t_45
 (13 10)  (451 458)  (451 458)  routing T_9_28.sp4_h_r_2 <X> T_9_28.sp4_v_t_45
 (12 11)  (450 459)  (450 459)  routing T_9_28.sp4_h_r_2 <X> T_9_28.sp4_v_t_45


LogicTile_10_28

 (19 14)  (511 462)  (511 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_14_28

 (19 0)  (727 448)  (727 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_15_28

 (19 6)  (781 454)  (781 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 7)  (781 455)  (781 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_19_28

 (3 11)  (985 459)  (985 459)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_l_22
 (3 12)  (985 460)  (985 460)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1
 (3 13)  (985 461)  (985 461)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1


LogicTile_22_28

 (19 14)  (1163 462)  (1163 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 448)  (1321 448)  routing T_25_28.sp4_v_b_17 <X> T_25_28.lc_trk_g0_1
 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_17 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (1318 451)  (1318 451)  routing T_25_28.sp4_h_l_39 <X> T_25_28.sp4_v_t_39
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 9)  (1345 457)  (1345 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp4_v_b_37 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 462)  (1324 462)  routing T_25_28.sp4_v_b_37 <X> T_25_28.lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (18 15)  (1324 463)  (1324 463)  routing T_25_28.sp4_v_b_37 <X> T_25_28.lc_trk_g3_5


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (12 2)  (5 434)  (5 434)  routing T_0_27.span4_horz_31 <X> T_0_27.span4_vert_t_13
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_3 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_horz_3 <X> T_0_27.lc_trk_g1_3
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_2 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (4 11)  (13 443)  (13 443)  routing T_0_27.span12_horz_18 <X> T_0_27.lc_trk_g1_2
 (6 11)  (11 443)  (11 443)  routing T_0_27.span12_horz_18 <X> T_0_27.lc_trk_g1_2
 (7 11)  (10 443)  (10 443)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_2 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (10 10)  (82 442)  (82 442)  routing T_2_27.sp4_v_b_2 <X> T_2_27.sp4_h_l_42


LogicTile_3_27

 (3 11)  (129 443)  (129 443)  routing T_3_27.sp12_v_b_1 <X> T_3_27.sp12_h_l_22


LogicTile_4_27

 (4 7)  (184 439)  (184 439)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_h_l_38
 (3 14)  (183 446)  (183 446)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_v_t_22
 (9 15)  (189 447)  (189 447)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_v_t_47


LogicTile_6_27

 (3 14)  (291 446)  (291 446)  routing T_6_27.sp12_v_b_1 <X> T_6_27.sp12_v_t_22


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 433)  (412 433)  routing T_8_27.sp12_h_r_8 <X> T_8_27.lc_trk_g0_0
 (17 1)  (413 433)  (413 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (11 2)  (407 434)  (407 434)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_v_t_39
 (13 2)  (409 434)  (409 434)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_v_t_39
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g0_0 <X> T_8_27.wire_bram/ram/RCLK
 (25 4)  (421 436)  (421 436)  routing T_8_27.sp4_v_b_2 <X> T_8_27.lc_trk_g1_2
 (22 5)  (418 437)  (418 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (419 437)  (419 437)  routing T_8_27.sp4_v_b_2 <X> T_8_27.lc_trk_g1_2
 (11 6)  (407 438)  (407 438)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (13 6)  (409 438)  (409 438)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (12 7)  (408 439)  (408 439)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (426 441)  (426 441)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_11
 (39 9)  (435 441)  (435 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (18 15)  (414 447)  (414 447)  routing T_8_27.sp4_r_v_b_45 <X> T_8_27.lc_trk_g3_5


LogicTile_9_27

 (3 6)  (441 438)  (441 438)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_v_t_23
 (2 12)  (440 444)  (440 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 14)  (451 446)  (451 446)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_46
 (12 15)  (450 447)  (450 447)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_46


LogicTile_10_27

 (3 14)  (495 446)  (495 446)  routing T_10_27.sp12_v_b_1 <X> T_10_27.sp12_v_t_22


LogicTile_11_27

 (3 3)  (549 435)  (549 435)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_l_23


LogicTile_12_27

 (3 14)  (603 446)  (603 446)  routing T_12_27.sp12_v_b_1 <X> T_12_27.sp12_v_t_22


LogicTile_13_27

 (12 14)  (666 446)  (666 446)  routing T_13_27.sp4_v_b_11 <X> T_13_27.sp4_h_l_46


LogicTile_16_27

 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_l_23
 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0


LogicTile_21_27

 (3 6)  (1093 438)  (1093 438)  routing T_21_27.sp12_v_b_0 <X> T_21_27.sp12_v_t_23


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 14)  (1147 446)  (1147 446)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_v_t_22


LogicTile_23_27

 (3 4)  (1201 436)  (1201 436)  routing T_23_27.sp12_v_b_0 <X> T_23_27.sp12_h_r_0
 (3 5)  (1201 437)  (1201 437)  routing T_23_27.sp12_v_b_0 <X> T_23_27.sp12_h_r_0
 (19 13)  (1217 445)  (1217 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_27

 (3 14)  (1255 446)  (1255 446)  routing T_24_27.sp12_v_b_1 <X> T_24_27.sp12_v_t_22


RAM_Tile_25_27

 (9 0)  (1315 432)  (1315 432)  routing T_25_27.sp4_v_t_36 <X> T_25_27.sp4_h_r_1
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 435)  (1306 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (15 4)  (1321 436)  (1321 436)  routing T_25_27.sp4_h_r_1 <X> T_25_27.lc_trk_g1_1
 (16 4)  (1322 436)  (1322 436)  routing T_25_27.sp4_h_r_1 <X> T_25_27.lc_trk_g1_1
 (17 4)  (1323 436)  (1323 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 437)  (1324 437)  routing T_25_27.sp4_h_r_1 <X> T_25_27.lc_trk_g1_1
 (3 6)  (1309 438)  (1309 438)  routing T_25_27.sp12_v_b_0 <X> T_25_27.sp12_v_t_23
 (11 6)  (1317 438)  (1317 438)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_40
 (12 7)  (1318 439)  (1318 439)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_40
 (17 8)  (1323 440)  (1323 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g2_1 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (8 9)  (1314 441)  (1314 441)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_b_7
 (9 9)  (1315 441)  (1315 441)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_b_7
 (39 9)  (1345 441)  (1345 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (4 12)  (1310 444)  (1310 444)  routing T_25_27.sp4_v_t_36 <X> T_25_27.sp4_v_b_9
 (6 12)  (1312 444)  (1312 444)  routing T_25_27.sp4_v_t_36 <X> T_25_27.sp4_v_b_9
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 446)  (1321 446)  routing T_25_27.sp4_v_b_45 <X> T_25_27.lc_trk_g3_5
 (16 14)  (1322 446)  (1322 446)  routing T_25_27.sp4_v_b_45 <X> T_25_27.lc_trk_g3_5
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE


LogicTile_26_27

 (13 6)  (1361 438)  (1361 438)  routing T_26_27.sp4_v_b_5 <X> T_26_27.sp4_v_t_40
 (6 10)  (1354 442)  (1354 442)  routing T_26_27.sp4_h_l_36 <X> T_26_27.sp4_v_t_43
 (3 14)  (1351 446)  (1351 446)  routing T_26_27.sp12_v_b_1 <X> T_26_27.sp12_v_t_22


LogicTile_2_26

 (19 2)  (91 418)  (91 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_3_26

 (4 6)  (130 422)  (130 422)  routing T_3_26.sp4_v_b_3 <X> T_3_26.sp4_v_t_38


LogicTile_4_26

 (19 10)  (199 426)  (199 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (38 9)  (434 425)  (434 425)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (4 10)  (400 426)  (400 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (6 10)  (402 426)  (402 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (14 10)  (410 426)  (410 426)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (14 11)  (410 427)  (410 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (16 11)  (412 427)  (412 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 429)  (419 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (24 13)  (420 429)  (420 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (13 10)  (451 426)  (451 426)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_v_t_45


LogicTile_12_26

 (3 1)  (603 417)  (603 417)  routing T_12_26.sp12_h_l_23 <X> T_12_26.sp12_v_b_0


LogicTile_16_26

 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_26

 (3 0)  (877 416)  (877 416)  routing T_17_26.sp12_h_r_0 <X> T_17_26.sp12_v_b_0
 (3 1)  (877 417)  (877 417)  routing T_17_26.sp12_h_r_0 <X> T_17_26.sp12_v_b_0


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp4_r_v_b_28 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (24 5)  (1330 421)  (1330 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (38 9)  (1344 425)  (1344 425)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (13 10)  (1319 426)  (1319 426)  routing T_25_26.sp4_v_b_8 <X> T_25_26.sp4_v_t_45
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (9 7)  (1357 423)  (1357 423)  routing T_26_26.sp4_v_b_8 <X> T_26_26.sp4_v_t_41
 (10 7)  (1358 423)  (1358 423)  routing T_26_26.sp4_v_b_8 <X> T_26_26.sp4_v_t_41


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (6 2)  (11 402)  (11 402)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (7 2)  (10 402)  (10 402)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_11 lc_trk_g0_3
 (8 2)  (9 402)  (9 402)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (8 3)  (9 403)  (9 403)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_horz_4 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_4 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_3 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (19 3)  (145 403)  (145 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_4_25

 (3 6)  (183 406)  (183 406)  routing T_4_25.sp12_h_r_0 <X> T_4_25.sp12_v_t_23
 (9 6)  (189 406)  (189 406)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_h_l_41
 (3 7)  (183 407)  (183 407)  routing T_4_25.sp12_h_r_0 <X> T_4_25.sp12_v_t_23
 (9 7)  (189 407)  (189 407)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_v_t_41
 (11 15)  (191 415)  (191 415)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_h_l_46
 (13 15)  (193 415)  (193 415)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_h_l_46


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 403)  (396 403)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/RCLK
 (9 3)  (405 403)  (405 403)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_v_t_36
 (10 3)  (406 403)  (406 403)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_v_t_36
 (15 4)  (411 404)  (411 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (16 4)  (412 404)  (412 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (17 4)  (413 404)  (413 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 404)  (414 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (4 7)  (400 407)  (400 407)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_h_l_38
 (6 7)  (402 407)  (402 407)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_h_l_38
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_11
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (40 8)  (436 408)  (436 408)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (30 9)  (426 409)  (426 409)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_11
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (9 11)  (405 411)  (405 411)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_v_t_42
 (25 12)  (421 412)  (421 412)  routing T_8_25.sp4_v_t_15 <X> T_8_25.lc_trk_g3_2
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (419 413)  (419 413)  routing T_8_25.sp4_v_t_15 <X> T_8_25.lc_trk_g3_2
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 414)  (413 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (9 10)  (609 410)  (609 410)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_42
 (10 10)  (610 410)  (610 410)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_42
 (5 14)  (605 414)  (605 414)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44
 (6 15)  (606 415)  (606 415)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (3 3)  (819 403)  (819 403)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_h_l_23
 (9 6)  (825 406)  (825 406)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_41
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25

 (8 7)  (990 407)  (990 407)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_v_t_41
 (10 7)  (992 407)  (992 407)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_v_t_41


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0


RAM_Tile_25_25

 (21 0)  (1327 400)  (1327 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (15 6)  (1321 406)  (1321 406)  routing T_25_25.sp4_v_t_8 <X> T_25_25.lc_trk_g1_5
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_v_t_8 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (8 7)  (1314 407)  (1314 407)  routing T_25_25.sp4_v_b_1 <X> T_25_25.sp4_v_t_41
 (10 7)  (1316 407)  (1316 407)  routing T_25_25.sp4_v_b_1 <X> T_25_25.sp4_v_t_41
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 408)  (1344 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (16 12)  (1322 412)  (1322 412)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 412)  (1324 412)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (18 13)  (1324 413)  (1324 413)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (9 7)  (1465 407)  (1465 407)  routing T_28_25.sp4_v_b_4 <X> T_28_25.sp4_v_t_41


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (19 4)  (199 388)  (199 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (418 389)  (418 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 389)  (419 389)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g1_2
 (24 5)  (420 389)  (420 389)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g1_2
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g1_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (37 8)  (433 392)  (433 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g1_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (19 10)  (415 394)  (415 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24

 (13 1)  (451 385)  (451 385)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_h_r_2
 (11 6)  (449 390)  (449 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40
 (13 6)  (451 390)  (451 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40


LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (8 12)  (662 396)  (662 396)  routing T_13_24.sp4_h_l_39 <X> T_13_24.sp4_h_r_10
 (10 12)  (664 396)  (664 396)  routing T_13_24.sp4_h_l_39 <X> T_13_24.sp4_h_r_10


LogicTile_14_24

 (2 4)  (710 388)  (710 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_24



LogicTile_16_24

 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_17_24

 (8 1)  (882 385)  (882 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (10 1)  (884 385)  (884 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (8 13)  (882 397)  (882 397)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_10
 (9 13)  (883 397)  (883 397)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_10


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24

 (10 1)  (1100 385)  (1100 385)  routing T_21_24.sp4_h_r_8 <X> T_21_24.sp4_v_b_1


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 384)  (1328 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 385)  (1327 385)  routing T_25_24.sp4_r_v_b_32 <X> T_25_24.lc_trk_g0_3
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g0_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (40 9)  (1346 393)  (1346 393)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (12 10)  (1318 394)  (1318 394)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (11 11)  (1317 395)  (1317 395)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (14 11)  (1320 395)  (1320 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (15 11)  (1321 395)  (1321 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24

 (9 7)  (1357 391)  (1357 391)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_41
 (4 15)  (1352 399)  (1352 399)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_h_l_44


LogicTile_27_24



LogicTile_28_24

 (19 4)  (1475 388)  (1475 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (21 0)  (417 368)  (417 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 368)  (419 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 369)  (417 369)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (11 2)  (407 370)  (407 370)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_39
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (12 3)  (408 371)  (408 371)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_39
 (12 8)  (408 376)  (408 376)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_h_r_8
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 376)  (433 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (4 10)  (400 378)  (400 378)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_43
 (6 10)  (402 378)  (402 378)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_43
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (18 15)  (414 383)  (414 383)  routing T_8_23.sp4_r_v_b_45 <X> T_8_23.lc_trk_g3_5


LogicTile_9_23

 (8 5)  (446 373)  (446 373)  routing T_9_23.sp4_v_t_36 <X> T_9_23.sp4_v_b_4
 (10 5)  (448 373)  (448 373)  routing T_9_23.sp4_v_t_36 <X> T_9_23.sp4_v_b_4
 (3 6)  (441 374)  (441 374)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_t_23
 (3 7)  (441 375)  (441 375)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_t_23
 (12 13)  (450 381)  (450 381)  routing T_9_23.sp4_h_r_11 <X> T_9_23.sp4_v_b_11


LogicTile_12_23

 (12 12)  (612 380)  (612 380)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_h_r_11
 (13 13)  (613 381)  (613 381)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_h_r_11


LogicTile_13_23

 (10 5)  (664 373)  (664 373)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_v_b_4
 (11 14)  (665 382)  (665 382)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_v_t_46
 (11 15)  (665 383)  (665 383)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_46
 (12 15)  (666 383)  (666 383)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_v_t_46


LogicTile_14_23

 (2 4)  (710 372)  (710 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_23

 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_1
 (16 2)  (778 370)  (778 370)  routing T_15_23.sp4_v_b_5 <X> T_15_23.lc_trk_g0_5
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 370)  (780 370)  routing T_15_23.sp4_v_b_5 <X> T_15_23.lc_trk_g0_5
 (3 4)  (765 372)  (765 372)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_h_r_0
 (25 4)  (787 372)  (787 372)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g1_2
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (47 4)  (809 372)  (809 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_h_r_0
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g1_2
 (25 5)  (787 373)  (787 373)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g1_2
 (28 5)  (790 373)  (790 373)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 373)  (795 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.input_2_2
 (35 5)  (797 373)  (797 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.input_2_2
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (40 5)  (802 373)  (802 373)  LC_2 Logic Functioning bit
 (3 6)  (765 374)  (765 374)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_v_t_23
 (16 9)  (778 377)  (778 377)  routing T_15_23.sp12_v_b_8 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (3 14)  (765 382)  (765 382)  routing T_15_23.sp12_v_b_1 <X> T_15_23.sp12_v_t_22


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0
 (12 0)  (828 368)  (828 368)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_h_r_2
 (13 1)  (829 369)  (829 369)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_h_r_2
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (19 13)  (835 381)  (835 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_23

 (3 0)  (877 368)  (877 368)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (3 1)  (877 369)  (877 369)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (9 1)  (883 369)  (883 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (10 1)  (884 369)  (884 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 371)  (911 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (43 3)  (917 371)  (917 371)  LC_1 Logic Functioning bit
 (52 3)  (926 371)  (926 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (13 4)  (887 372)  (887 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 373)  (897 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (25 5)  (899 373)  (899 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (21 6)  (895 374)  (895 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 374)  (897 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (24 6)  (898 374)  (898 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 381)  (892 381)  routing T_17_23.sp4_r_v_b_41 <X> T_17_23.lc_trk_g3_1


LogicTile_19_23

 (8 1)  (990 369)  (990 369)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_1
 (9 1)  (991 369)  (991 369)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_1
 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (3 5)  (985 373)  (985 373)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0


LogicTile_21_23

 (10 1)  (1100 369)  (1100 369)  routing T_21_23.sp4_h_r_8 <X> T_21_23.sp4_v_b_1
 (11 3)  (1101 371)  (1101 371)  routing T_21_23.sp4_h_r_6 <X> T_21_23.sp4_h_l_39
 (13 3)  (1103 371)  (1103 371)  routing T_21_23.sp4_h_r_6 <X> T_21_23.sp4_h_l_39
 (3 7)  (1093 375)  (1093 375)  routing T_21_23.sp12_h_l_23 <X> T_21_23.sp12_v_t_23


LogicTile_23_23

 (2 8)  (1200 376)  (1200 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_23

 (2 8)  (1254 376)  (1254 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_23

 (6 0)  (1312 368)  (1312 368)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (5 1)  (1311 369)  (1311 369)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_v_t_39
 (13 2)  (1319 370)  (1319 370)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_v_t_39
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp12_h_r_12 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (38 9)  (1344 377)  (1344 377)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (5 10)  (1311 378)  (1311 378)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_h_l_43
 (12 10)  (1318 378)  (1318 378)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (4 11)  (1310 379)  (1310 379)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_h_l_43
 (6 11)  (1312 379)  (1312 379)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_h_l_43
 (11 11)  (1317 379)  (1317 379)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 380)  (1324 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 382)  (1321 382)  routing T_25_23.sp4_v_b_45 <X> T_25_23.lc_trk_g3_5
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_v_b_45 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE


LogicTile_26_23

 (13 6)  (1361 374)  (1361 374)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_40
 (5 15)  (1353 383)  (1353 383)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_t_44


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (4 3)  (13 355)  (13 355)  routing T_0_22.span12_horz_18 <X> T_0_22.lc_trk_g0_2
 (6 3)  (11 355)  (11 355)  routing T_0_22.span12_horz_18 <X> T_0_22.lc_trk_g0_2
 (7 3)  (10 355)  (10 355)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g0_2 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_3_22

 (3 10)  (129 362)  (129 362)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_h_l_22
 (3 11)  (129 363)  (129 363)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_h_l_22


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (38 8)  (434 360)  (434 360)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (15 11)  (411 363)  (411 363)  routing T_8_22.sp4_v_t_33 <X> T_8_22.lc_trk_g2_4
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_v_t_33 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 13)  (418 365)  (418 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 365)  (419 365)  routing T_8_22.sp4_v_t_31 <X> T_8_22.lc_trk_g3_2
 (24 13)  (420 365)  (420 365)  routing T_8_22.sp4_v_t_31 <X> T_8_22.lc_trk_g3_2
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (9 15)  (405 367)  (405 367)  routing T_8_22.sp4_v_b_10 <X> T_8_22.sp4_v_t_47


LogicTile_9_22

 (13 10)  (451 362)  (451 362)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_45


LogicTile_15_22

 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_v_b_5
 (3 11)  (765 363)  (765 363)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_l_22
 (3 14)  (765 366)  (765 366)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_v_t_22


LogicTile_18_22

 (9 7)  (937 359)  (937 359)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_v_t_41


LogicTile_19_22

 (6 3)  (988 355)  (988 355)  routing T_19_22.sp4_h_r_0 <X> T_19_22.sp4_h_l_37


LogicTile_23_22

 (6 3)  (1204 355)  (1204 355)  routing T_23_22.sp4_h_r_0 <X> T_23_22.sp4_h_l_37


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_r_v_b_28 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 9)  (1343 361)  (1343 361)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (13 10)  (1319 362)  (1319 362)  routing T_25_22.sp4_v_b_8 <X> T_25_22.sp4_v_t_45
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (11 10)  (1359 362)  (1359 362)  routing T_26_22.sp4_v_b_5 <X> T_26_22.sp4_v_t_45
 (12 11)  (1360 363)  (1360 363)  routing T_26_22.sp4_v_b_5 <X> T_26_22.sp4_v_t_45


IO_Tile_0_21

 (6 0)  (11 336)  (11 336)  routing T_0_21.span4_horz_9 <X> T_0_21.lc_trk_g0_1
 (7 0)  (10 336)  (10 336)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 336)  (9 336)  routing T_0_21.span4_horz_9 <X> T_0_21.lc_trk_g0_1
 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 337)  (9 337)  routing T_0_21.span4_horz_9 <X> T_0_21.lc_trk_g0_1
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (12 4)  (5 340)  (5 340)  routing T_0_21.lc_trk_g1_3 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g1_3 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 346)  (11 346)  routing T_0_21.span4_horz_11 <X> T_0_21.lc_trk_g1_3
 (7 10)  (10 346)  (10 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (9 346)  (9 346)  routing T_0_21.span4_horz_11 <X> T_0_21.lc_trk_g1_3
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (8 11)  (9 347)  (9 347)  routing T_0_21.span4_horz_11 <X> T_0_21.lc_trk_g1_3
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (5 14)  (185 350)  (185 350)  routing T_4_21.sp4_v_b_9 <X> T_4_21.sp4_h_l_44
 (13 15)  (193 351)  (193 351)  routing T_4_21.sp4_v_b_6 <X> T_4_21.sp4_h_l_46


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 337)  (410 337)  routing T_8_21.sp4_r_v_b_35 <X> T_8_21.lc_trk_g0_0
 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g0_0 <X> T_8_21.wire_bram/ram/RCLK
 (4 5)  (400 341)  (400 341)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_h_r_3
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (11 6)  (407 342)  (407 342)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_v_t_40
 (13 6)  (409 342)  (409 342)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_v_t_40
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (37 8)  (433 344)  (433 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (9 11)  (405 347)  (405 347)  routing T_8_21.sp4_v_b_7 <X> T_8_21.sp4_v_t_42
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (6 14)  (402 350)  (402 350)  routing T_8_21.sp4_v_b_6 <X> T_8_21.sp4_v_t_44
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (5 15)  (401 351)  (401 351)  routing T_8_21.sp4_v_b_6 <X> T_8_21.sp4_v_t_44


LogicTile_9_21

 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_36


LogicTile_12_21

 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (5 8)  (605 344)  (605 344)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_h_r_6
 (4 9)  (604 345)  (604 345)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_h_r_6


LogicTile_14_21

 (21 0)  (729 336)  (729 336)  routing T_14_21.sp12_h_r_3 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.sp12_h_r_3 <X> T_14_21.lc_trk_g0_3
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp12_h_r_3 <X> T_14_21.lc_trk_g0_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (51 6)  (759 342)  (759 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp4_h_r_30 <X> T_14_21.lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.sp4_h_r_30 <X> T_14_21.lc_trk_g2_6
 (25 11)  (733 347)  (733 347)  routing T_14_21.sp4_h_r_30 <X> T_14_21.lc_trk_g2_6


LogicTile_15_21

 (12 4)  (774 340)  (774 340)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_h_r_5
 (11 5)  (773 341)  (773 341)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_h_r_5


LogicTile_17_21

 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 338)  (909 338)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_1
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 339)  (907 339)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (50 4)  (924 340)  (924 340)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (900 341)  (900 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 341)  (902 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (3 6)  (877 342)  (877 342)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_v_t_23
 (14 10)  (888 346)  (888 346)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (15 10)  (889 346)  (889 346)  routing T_17_21.sp4_h_l_16 <X> T_17_21.lc_trk_g2_5
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_h_l_16 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp4_v_b_47 <X> T_17_21.lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.sp4_v_b_47 <X> T_17_21.lc_trk_g2_7
 (14 11)  (888 347)  (888 347)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (892 347)  (892 347)  routing T_17_21.sp4_h_l_16 <X> T_17_21.lc_trk_g2_5
 (8 12)  (882 348)  (882 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (9 12)  (883 348)  (883 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (10 12)  (884 348)  (884 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp12_v_b_11 <X> T_17_21.lc_trk_g3_3
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (897 350)  (897 350)  routing T_17_21.sp12_v_t_12 <X> T_17_21.lc_trk_g3_7
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_21

 (15 0)  (943 336)  (943 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (16 0)  (944 336)  (944 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp12_h_r_20 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp12_h_r_20 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 6)  (949 342)  (949 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 342)  (951 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (24 6)  (952 342)  (952 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (21 7)  (949 343)  (949 343)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (3 14)  (931 350)  (931 350)  routing T_18_21.sp12_v_b_1 <X> T_18_21.sp12_v_t_22


LogicTile_19_21

 (9 3)  (991 339)  (991 339)  routing T_19_21.sp4_v_b_5 <X> T_19_21.sp4_v_t_36
 (10 3)  (992 339)  (992 339)  routing T_19_21.sp4_v_b_5 <X> T_19_21.sp4_v_t_36
 (11 12)  (993 348)  (993 348)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_11
 (13 12)  (995 348)  (995 348)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_11
 (12 13)  (994 349)  (994 349)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_11


LogicTile_24_21

 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_v_b_0 <X> T_24_21.sp12_h_l_23


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (3 2)  (1309 338)  (1309 338)  routing T_25_21.sp12_h_r_0 <X> T_25_21.sp12_h_l_23
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.wire_bram/ram/RCLK
 (3 3)  (1309 339)  (1309 339)  routing T_25_21.sp12_h_r_0 <X> T_25_21.sp12_h_l_23
 (8 3)  (1314 339)  (1314 339)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_36
 (10 3)  (1316 339)  (1316 339)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_36
 (15 6)  (1321 342)  (1321 342)  routing T_25_21.sp4_v_t_8 <X> T_25_21.lc_trk_g1_5
 (16 6)  (1322 342)  (1322 342)  routing T_25_21.sp4_v_t_8 <X> T_25_21.lc_trk_g1_5
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 8)  (1320 344)  (1320 344)  routing T_25_21.sp4_v_t_13 <X> T_25_21.lc_trk_g2_0
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.wire_bram/ram/WDATA_11
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.wire_bram/ram/WDATA_11
 (37 8)  (1343 344)  (1343 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (1322 345)  (1322 345)  routing T_25_21.sp4_v_t_13 <X> T_25_21.lc_trk_g2_0
 (17 9)  (1323 345)  (1323 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.wire_bram/ram/WDATA_11
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (25 14)  (1331 350)  (1331 350)  routing T_25_21.sp4_v_t_19 <X> T_25_21.lc_trk_g3_6
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (22 15)  (1328 351)  (1328 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 351)  (1329 351)  routing T_25_21.sp4_v_t_19 <X> T_25_21.lc_trk_g3_6


IO_Tile_0_20

 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (4 9)  (13 329)  (13 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 6)  (199 326)  (199 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 9)  (199 329)  (199 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (12 10)  (192 330)  (192 330)  routing T_4_20.sp4_h_r_5 <X> T_4_20.sp4_h_l_45
 (13 11)  (193 331)  (193 331)  routing T_4_20.sp4_h_r_5 <X> T_4_20.sp4_h_l_45


LogicTile_6_20

 (5 4)  (293 324)  (293 324)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_3
 (6 5)  (294 325)  (294 325)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_3


RAM_Tile_8_20

 (5 0)  (401 320)  (401 320)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_r_0
 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 323)  (411 323)  routing T_8_20.sp4_v_b_20 <X> T_8_20.lc_trk_g0_4
 (16 3)  (412 323)  (412 323)  routing T_8_20.sp4_v_b_20 <X> T_8_20.lc_trk_g0_4
 (17 3)  (413 323)  (413 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (11 7)  (407 327)  (407 327)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_h_l_40
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (417 329)  (417 329)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.wire_bram/ram/WE


LogicTile_9_20

 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (459 329)  (459 329)  routing T_9_20.sp4_r_v_b_35 <X> T_9_20.lc_trk_g2_3
 (14 10)  (452 330)  (452 330)  routing T_9_20.sp4_v_t_17 <X> T_9_20.lc_trk_g2_4
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (47 10)  (485 330)  (485 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (454 331)  (454 331)  routing T_9_20.sp4_v_t_17 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (15 12)  (453 332)  (453 332)  routing T_9_20.sp4_v_t_28 <X> T_9_20.lc_trk_g3_1
 (16 12)  (454 332)  (454 332)  routing T_9_20.sp4_v_t_28 <X> T_9_20.lc_trk_g3_1
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (4 14)  (442 334)  (442 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44
 (6 14)  (444 334)  (444 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44


LogicTile_12_20

 (14 0)  (614 320)  (614 320)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (6 1)  (606 321)  (606 321)  routing T_12_20.sp4_h_l_37 <X> T_12_20.sp4_h_r_0
 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (15 1)  (615 321)  (615 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (3 4)  (603 324)  (603 324)  routing T_12_20.sp12_v_t_23 <X> T_12_20.sp12_h_r_0
 (14 4)  (614 324)  (614 324)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (11 7)  (611 327)  (611 327)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_h_l_40
 (13 7)  (613 327)  (613 327)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_h_l_40
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_v_b_33 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.sp4_v_b_33 <X> T_12_20.lc_trk_g3_1
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_v_b_33 <X> T_12_20.lc_trk_g3_1
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp12_v_b_12 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_13_20

 (25 4)  (679 324)  (679 324)  routing T_13_20.lft_op_2 <X> T_13_20.lc_trk_g1_2
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_2
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.lft_op_2 <X> T_13_20.lc_trk_g1_2
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (46 5)  (700 325)  (700 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp12_v_b_12 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5


LogicTile_15_20

 (13 7)  (775 327)  (775 327)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_l_40
 (5 8)  (767 328)  (767 328)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_r_6
 (12 8)  (774 328)  (774 328)  routing T_15_20.sp4_v_b_2 <X> T_15_20.sp4_h_r_8
 (4 9)  (766 329)  (766 329)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_r_6
 (6 9)  (768 329)  (768 329)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_r_6
 (11 9)  (773 329)  (773 329)  routing T_15_20.sp4_v_b_2 <X> T_15_20.sp4_h_r_8
 (13 9)  (775 329)  (775 329)  routing T_15_20.sp4_v_b_2 <X> T_15_20.sp4_h_r_8
 (10 13)  (772 333)  (772 333)  routing T_15_20.sp4_h_r_5 <X> T_15_20.sp4_v_b_10


LogicTile_16_20

 (2 0)  (818 320)  (818 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (21 4)  (837 324)  (837 324)  routing T_16_20.sp4_v_b_3 <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_v_b_3 <X> T_16_20.lc_trk_g1_3
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (831 328)  (831 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (52 12)  (868 332)  (868 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.tnr_op_2 <X> T_16_20.lc_trk_g3_2
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (4 15)  (820 335)  (820 335)  routing T_16_20.sp4_v_b_4 <X> T_16_20.sp4_h_l_44


LogicTile_17_20

 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp12_h_l_17 <X> T_17_20.lc_trk_g0_2
 (25 1)  (899 321)  (899 321)  routing T_17_20.sp12_h_l_17 <X> T_17_20.lc_trk_g0_2
 (0 2)  (874 322)  (874 322)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 323)  (876 323)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp4_r_v_b_28 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (19 4)  (893 324)  (893 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (907 327)  (907 327)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 329)  (889 329)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g2_0
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (40 9)  (914 329)  (914 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (48 9)  (922 329)  (922 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (895 330)  (895 330)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_r_v_b_38 <X> T_17_20.lc_trk_g2_6
 (14 12)  (888 332)  (888 332)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 332)  (898 332)  routing T_17_20.tnr_op_3 <X> T_17_20.lc_trk_g3_3
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (16 13)  (890 333)  (890 333)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_v_b_36 <X> T_17_20.lc_trk_g3_4
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp12_v_t_12 <X> T_17_20.lc_trk_g3_7
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (14 15)  (888 335)  (888 335)  routing T_17_20.sp4_v_b_36 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_v_b_36 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit
 (43 15)  (917 335)  (917 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (6 0)  (934 320)  (934 320)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_v_b_0


LogicTile_19_20

 (2 4)  (984 324)  (984 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_v_b_8
 (12 9)  (994 329)  (994 329)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_v_b_8
 (4 12)  (986 332)  (986 332)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_9
 (5 13)  (987 333)  (987 333)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_9


LogicTile_20_20

 (3 6)  (1039 326)  (1039 326)  routing T_20_20.sp12_v_b_0 <X> T_20_20.sp12_v_t_23
 (3 14)  (1039 334)  (1039 334)  routing T_20_20.sp12_v_b_1 <X> T_20_20.sp12_v_t_22


LogicTile_21_20

 (4 12)  (1094 332)  (1094 332)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_v_b_9
 (6 12)  (1096 332)  (1096 332)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_v_b_9


LogicTile_22_20

 (8 0)  (1152 320)  (1152 320)  routing T_22_20.sp4_v_b_7 <X> T_22_20.sp4_h_r_1
 (9 0)  (1153 320)  (1153 320)  routing T_22_20.sp4_v_b_7 <X> T_22_20.sp4_h_r_1
 (10 0)  (1154 320)  (1154 320)  routing T_22_20.sp4_v_b_7 <X> T_22_20.sp4_h_r_1


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 322)  (1309 322)  routing T_25_20.sp12_v_t_23 <X> T_25_20.sp12_h_l_23
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 322)  (1328 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 322)  (1329 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (24 2)  (1330 322)  (1330 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 8)  (1345 328)  (1345 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (15 11)  (1321 331)  (1321 331)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (9 4)  (1357 324)  (1357 324)  routing T_26_20.sp4_h_l_36 <X> T_26_20.sp4_h_r_4
 (10 4)  (1358 324)  (1358 324)  routing T_26_20.sp4_h_l_36 <X> T_26_20.sp4_h_r_4
 (8 7)  (1356 327)  (1356 327)  routing T_26_20.sp4_h_r_4 <X> T_26_20.sp4_v_t_41
 (9 7)  (1357 327)  (1357 327)  routing T_26_20.sp4_h_r_4 <X> T_26_20.sp4_v_t_41


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12


LogicTile_4_19

 (8 2)  (188 306)  (188 306)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_h_l_36
 (10 2)  (190 306)  (190 306)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_h_l_36


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (21 0)  (417 304)  (417 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (22 0)  (418 304)  (418 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 304)  (420 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 305)  (412 305)  routing T_8_19.sp12_h_r_8 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 305)  (417 305)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (11 7)  (407 311)  (407 311)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_h_l_40
 (13 7)  (409 311)  (409 311)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_h_l_40
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (434 312)  (434 312)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 318)  (399 318)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22
 (11 14)  (407 318)  (407 318)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_v_t_46
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (3 15)  (399 319)  (399 319)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_47
 (12 15)  (408 319)  (408 319)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_v_t_46
 (18 15)  (414 319)  (414 319)  routing T_8_19.sp4_r_v_b_45 <X> T_8_19.lc_trk_g3_5


LogicTile_9_19

 (3 6)  (441 310)  (441 310)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (3 7)  (441 311)  (441 311)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (13 12)  (451 316)  (451 316)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_v_b_11


LogicTile_11_19

 (3 6)  (549 310)  (549 310)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_v_t_23


LogicTile_12_19

 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (4 15)  (604 319)  (604 319)  routing T_12_19.sp4_v_b_4 <X> T_12_19.sp4_h_l_44


LogicTile_13_19

 (4 0)  (658 304)  (658 304)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_0
 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_0
 (12 5)  (666 309)  (666 309)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_b_5
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (3 14)  (657 318)  (657 318)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22
 (3 15)  (657 319)  (657 319)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.bnr_op_5 <X> T_14_19.lc_trk_g0_5
 (2 3)  (710 307)  (710 307)  routing T_14_19.lc_trk_g0_0 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (18 3)  (726 307)  (726 307)  routing T_14_19.bnr_op_5 <X> T_14_19.lc_trk_g0_5
 (14 6)  (722 310)  (722 310)  routing T_14_19.bnr_op_4 <X> T_14_19.lc_trk_g1_4
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (14 7)  (722 311)  (722 311)  routing T_14_19.bnr_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 313)  (726 313)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (48 9)  (756 313)  (756 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (722 314)  (722 314)  routing T_14_19.sp12_v_t_3 <X> T_14_19.lc_trk_g2_4
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp12_v_t_3 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp12_v_t_3 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_r_v_b_40 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (3 14)  (711 318)  (711 318)  routing T_14_19.sp12_h_r_1 <X> T_14_19.sp12_v_t_22
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (3 15)  (711 319)  (711 319)  routing T_14_19.sp12_h_r_1 <X> T_14_19.sp12_v_t_22


LogicTile_15_19

 (21 0)  (783 304)  (783 304)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 304)  (785 304)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g0_3
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (47 0)  (809 304)  (809 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (21 1)  (783 305)  (783 305)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g0_3
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_v_b_18 <X> T_15_19.lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp4_v_b_18 <X> T_15_19.lc_trk_g0_2
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_0
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (47 1)  (809 305)  (809 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 306)  (762 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (0 3)  (762 307)  (762 307)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 3)  (764 307)  (764 307)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (8 4)  (770 308)  (770 308)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_r_4
 (9 4)  (771 308)  (771 308)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_r_4
 (10 4)  (772 308)  (772 308)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_r_4
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (10 5)  (772 309)  (772 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (15 5)  (777 309)  (777 309)  routing T_15_19.bot_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (13 6)  (775 310)  (775 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_v_t_40
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g1_5
 (3 7)  (765 311)  (765 311)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (12 8)  (774 312)  (774 312)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (768 313)  (768 313)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (11 9)  (773 313)  (773 313)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_4
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (14 10)  (776 314)  (776 314)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp12_v_t_10 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (14 11)  (776 315)  (776 315)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.input_2_5
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (12 12)  (774 316)  (774 316)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (15 12)  (777 316)  (777 316)  routing T_15_19.sp4_h_r_41 <X> T_15_19.lc_trk_g3_1
 (16 12)  (778 316)  (778 316)  routing T_15_19.sp4_h_r_41 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.sp4_h_r_41 <X> T_15_19.lc_trk_g3_1
 (11 13)  (773 317)  (773 317)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (13 13)  (775 317)  (775 317)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (18 13)  (780 317)  (780 317)  routing T_15_19.sp4_h_r_41 <X> T_15_19.lc_trk_g3_1
 (8 15)  (770 319)  (770 319)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_47
 (10 15)  (772 319)  (772 319)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_47


LogicTile_16_19

 (3 0)  (819 304)  (819 304)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_v_b_0
 (4 0)  (820 304)  (820 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (6 0)  (822 304)  (822 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_v_t_47 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_v_t_47 <X> T_16_19.sp4_v_b_1
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_0
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23
 (15 2)  (831 306)  (831 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (25 2)  (841 306)  (841 306)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g0_6
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (2 3)  (818 307)  (818 307)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g0_6
 (25 3)  (841 307)  (841 307)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g0_6
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (8 4)  (824 308)  (824 308)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_h_r_4
 (9 4)  (825 308)  (825 308)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_h_r_4
 (10 4)  (826 308)  (826 308)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_h_r_4
 (25 4)  (841 308)  (841 308)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (9 5)  (825 309)  (825 309)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_4
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g1_2
 (8 6)  (824 310)  (824 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (25 8)  (841 312)  (841 312)  routing T_16_19.bnl_op_2 <X> T_16_19.lc_trk_g2_2
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (48 8)  (864 312)  (864 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp12_v_b_8 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (834 313)  (834 313)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 313)  (841 313)  routing T_16_19.bnl_op_2 <X> T_16_19.lc_trk_g2_2
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_4
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (14 12)  (830 316)  (830 316)  routing T_16_19.bnl_op_0 <X> T_16_19.lc_trk_g3_0
 (14 13)  (830 317)  (830 317)  routing T_16_19.bnl_op_0 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (47 14)  (863 318)  (863 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (9 15)  (825 319)  (825 319)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_47
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (3 0)  (877 304)  (877 304)  routing T_17_19.sp12_v_t_23 <X> T_17_19.sp12_v_b_0
 (14 0)  (888 304)  (888 304)  routing T_17_19.sp4_v_b_8 <X> T_17_19.lc_trk_g0_0
 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (21 0)  (895 304)  (895 304)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 304)  (897 304)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g0_3
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_0
 (47 0)  (921 304)  (921 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (888 305)  (888 305)  routing T_17_19.sp4_v_b_8 <X> T_17_19.lc_trk_g0_0
 (16 1)  (890 305)  (890 305)  routing T_17_19.sp4_v_b_8 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (892 305)  (892 305)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (21 1)  (895 305)  (895 305)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g0_3
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_0
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (48 1)  (922 305)  (922 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (47 2)  (921 306)  (921 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (21 3)  (895 307)  (895 307)  routing T_17_19.sp4_r_v_b_31 <X> T_17_19.lc_trk_g0_7
 (27 3)  (901 307)  (901 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (13 4)  (887 308)  (887 308)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_v_b_5
 (12 6)  (886 310)  (886 310)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_l_40
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (47 6)  (921 310)  (921 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (885 311)  (885 311)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_l_40
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_r_v_b_28 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_r_v_b_29 <X> T_17_19.lc_trk_g1_5
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1
 (21 12)  (895 316)  (895 316)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g3_3
 (18 13)  (892 317)  (892 317)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1
 (3 14)  (877 318)  (877 318)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_v_t_22
 (25 14)  (899 318)  (899 318)  routing T_17_19.bnl_op_6 <X> T_17_19.lc_trk_g3_6
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (47 14)  (921 318)  (921 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (877 319)  (877 319)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_v_t_22
 (14 15)  (888 319)  (888 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.bnl_op_6 <X> T_17_19.lc_trk_g3_6
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (18 7)  (946 311)  (946 311)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (949 313)  (949 313)  routing T_18_19.sp4_r_v_b_35 <X> T_18_19.lc_trk_g2_3
 (15 10)  (943 314)  (943 314)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g2_5
 (16 10)  (944 314)  (944 314)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g2_5
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 314)  (946 314)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g2_5
 (25 10)  (953 314)  (953 314)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (26 10)  (954 314)  (954 314)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (47 10)  (975 314)  (975 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (976 314)  (976 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (946 315)  (946 315)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g2_5
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (24 11)  (952 315)  (952 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (25 11)  (953 315)  (953 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.input_2_5
 (34 11)  (962 315)  (962 315)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.input_2_5
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (15 12)  (943 316)  (943 316)  routing T_18_19.sp4_v_t_28 <X> T_18_19.lc_trk_g3_1
 (16 12)  (944 316)  (944 316)  routing T_18_19.sp4_v_t_28 <X> T_18_19.lc_trk_g3_1
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.input_2_6
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (15 13)  (943 317)  (943 317)  routing T_18_19.sp4_v_t_29 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp4_v_t_29 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (48 13)  (976 317)  (976 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_19

 (3 6)  (985 310)  (985 310)  routing T_19_19.sp12_v_b_0 <X> T_19_19.sp12_v_t_23
 (4 12)  (986 316)  (986 316)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_9
 (6 12)  (988 316)  (988 316)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_9


LogicTile_20_19

 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (41 0)  (1077 304)  (1077 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (43 1)  (1079 305)  (1079 305)  LC_0 Logic Functioning bit
 (48 1)  (1084 305)  (1084 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (3 7)  (1039 311)  (1039 311)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_t_23
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp12_v_b_23 <X> T_20_19.lc_trk_g2_7
 (3 11)  (1039 315)  (1039 315)  routing T_20_19.sp12_v_b_1 <X> T_20_19.sp12_h_l_22
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp12_v_b_23 <X> T_20_19.lc_trk_g2_7
 (3 14)  (1039 318)  (1039 318)  routing T_20_19.sp12_v_b_1 <X> T_20_19.sp12_v_t_22
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1059 319)  (1059 319)  routing T_20_19.sp12_v_t_21 <X> T_20_19.lc_trk_g3_6
 (25 15)  (1061 319)  (1061 319)  routing T_20_19.sp12_v_t_21 <X> T_20_19.lc_trk_g3_6


LogicTile_21_19

 (12 2)  (1102 306)  (1102 306)  routing T_21_19.sp4_h_r_11 <X> T_21_19.sp4_h_l_39
 (13 3)  (1103 307)  (1103 307)  routing T_21_19.sp4_h_r_11 <X> T_21_19.sp4_h_l_39
 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23
 (4 12)  (1094 316)  (1094 316)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_9
 (6 12)  (1096 316)  (1096 316)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_9
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22


LogicTile_23_19

 (3 7)  (1201 311)  (1201 311)  routing T_23_19.sp12_h_l_23 <X> T_23_19.sp12_v_t_23


LogicTile_24_19

 (3 7)  (1255 311)  (1255 311)  routing T_24_19.sp12_h_l_23 <X> T_24_19.sp12_v_t_23
 (3 15)  (1255 319)  (1255 319)  routing T_24_19.sp12_h_l_22 <X> T_24_19.sp12_v_t_22


RAM_Tile_25_19

 (5 0)  (1311 304)  (1311 304)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_r_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 305)  (1320 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (15 1)  (1321 305)  (1321 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (16 1)  (1322 305)  (1322 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (17 1)  (1323 305)  (1323 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g0_0 <X> T_25_19.wire_bram/ram/RCLK
 (22 5)  (1328 309)  (1328 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (11 8)  (1317 312)  (1317 312)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_v_b_8
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_v_b_8
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (38 8)  (1344 312)  (1344 312)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_11
 (4 10)  (1310 314)  (1310 314)  routing T_25_19.sp4_v_b_10 <X> T_25_19.sp4_v_t_43
 (6 10)  (1312 314)  (1312 314)  routing T_25_19.sp4_v_b_10 <X> T_25_19.sp4_v_t_43
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (15 14)  (1321 318)  (1321 318)  routing T_25_19.sp4_v_b_45 <X> T_25_19.lc_trk_g3_5
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_v_b_45 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (13 15)  (1319 319)  (1319 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46


LogicTile_26_19

 (13 6)  (1361 310)  (1361 310)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_40
 (3 15)  (1351 319)  (1351 319)  routing T_26_19.sp12_h_l_22 <X> T_26_19.sp12_v_t_22


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (5 4)  (12 292)  (12 292)  routing T_0_18.span4_horz_21 <X> T_0_18.lc_trk_g0_5
 (6 4)  (11 292)  (11 292)  routing T_0_18.span4_horz_21 <X> T_0_18.lc_trk_g0_5
 (7 4)  (10 292)  (10 292)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (6 5)  (11 293)  (11 293)  routing T_0_18.span12_horz_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g0_5 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (12 10)  (138 298)  (138 298)  routing T_3_18.sp4_h_r_5 <X> T_3_18.sp4_h_l_45
 (13 11)  (139 299)  (139 299)  routing T_3_18.sp4_h_r_5 <X> T_3_18.sp4_h_l_45


LogicTile_6_18

 (3 2)  (291 290)  (291 290)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23
 (3 3)  (291 291)  (291 291)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23


LogicTile_7_18

 (11 7)  (353 295)  (353 295)  routing T_7_18.sp4_h_r_9 <X> T_7_18.sp4_h_l_40
 (13 7)  (355 295)  (355 295)  routing T_7_18.sp4_h_r_9 <X> T_7_18.sp4_h_l_40


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 288)  (411 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (16 0)  (412 288)  (412 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 288)  (414 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 289)  (414 289)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 8)  (433 296)  (433 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 302)  (411 302)  routing T_8_18.sp4_h_r_45 <X> T_8_18.lc_trk_g3_5
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_h_r_45 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 302)  (414 302)  routing T_8_18.sp4_h_r_45 <X> T_8_18.lc_trk_g3_5
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (9 15)  (405 303)  (405 303)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_v_t_47
 (10 15)  (406 303)  (406 303)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_v_t_47
 (18 15)  (414 303)  (414 303)  routing T_8_18.sp4_h_r_45 <X> T_8_18.lc_trk_g3_5


LogicTile_9_18

 (9 7)  (447 295)  (447 295)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_41
 (13 10)  (451 298)  (451 298)  routing T_9_18.sp4_v_b_8 <X> T_9_18.sp4_v_t_45
 (13 11)  (451 299)  (451 299)  routing T_9_18.sp4_v_b_3 <X> T_9_18.sp4_h_l_45


LogicTile_10_18

 (19 8)  (511 296)  (511 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 14)  (505 302)  (505 302)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46
 (12 15)  (504 303)  (504 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46


LogicTile_11_18

 (10 6)  (556 294)  (556 294)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_l_41
 (3 8)  (549 296)  (549 296)  routing T_11_18.sp12_h_r_1 <X> T_11_18.sp12_v_b_1
 (3 9)  (549 297)  (549 297)  routing T_11_18.sp12_h_r_1 <X> T_11_18.sp12_v_b_1
 (5 14)  (551 302)  (551 302)  routing T_11_18.sp4_h_r_6 <X> T_11_18.sp4_h_l_44
 (4 15)  (550 303)  (550 303)  routing T_11_18.sp4_h_r_6 <X> T_11_18.sp4_h_l_44


LogicTile_12_18

 (11 8)  (611 296)  (611 296)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_b_8
 (4 14)  (604 302)  (604 302)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_44
 (6 14)  (606 302)  (606 302)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_44
 (5 15)  (605 303)  (605 303)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_44


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp12_h_r_11 <X> T_13_18.lc_trk_g0_3
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_0
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (670 291)  (670 291)  routing T_13_18.sp12_h_r_12 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g1_0
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp12_v_b_8 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (0 3)  (708 291)  (708 291)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 6)  (733 294)  (733 294)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.input_2_4
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (48 8)  (756 296)  (756 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (46 10)  (754 298)  (754 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g3_5
 (11 15)  (719 303)  (719 303)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_46


LogicTile_15_18

 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (44 0)  (806 288)  (806 288)  LC_0 Logic Functioning bit
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (49 1)  (811 289)  (811 289)  Carry_In_Mux bit 

 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.top_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (44 2)  (806 290)  (806 290)  LC_1 Logic Functioning bit
 (0 3)  (762 291)  (762 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (18 3)  (780 291)  (780 291)  routing T_15_18.top_op_5 <X> T_15_18.lc_trk_g0_5
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (797 292)  (797 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_2
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (44 4)  (806 292)  (806 292)  LC_2 Logic Functioning bit
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (44 6)  (806 294)  (806 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 294)  (809 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (813 294)  (813 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (47 7)  (809 295)  (809 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 295)  (813 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (815 295)  (815 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnr_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (44 8)  (806 296)  (806 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (48 8)  (810 296)  (810 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (51 9)  (813 297)  (813 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (767 298)  (767 298)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_l_43
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (53 10)  (815 298)  (815 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (51 11)  (813 299)  (813 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (783 301)  (783 301)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g3_3
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g3_4
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g3_5
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_18

 (3 0)  (819 288)  (819 288)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_b_0
 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (25 0)  (841 288)  (841 288)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_b_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g0_4
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 290)  (851 290)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_1
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (46 2)  (862 290)  (862 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 290)  (863 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 291)  (816 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (12 3)  (828 291)  (828 291)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_v_t_39
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_1
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (15 4)  (831 292)  (831 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 8)  (830 296)  (830 296)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g2_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.input_2_4
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (863 296)  (863 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (830 297)  (830 297)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_6
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (18 13)  (834 301)  (834 301)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_6
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (51 13)  (867 301)  (867 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (837 302)  (837 302)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (837 303)  (837 303)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g3_7


LogicTile_18_18

 (11 6)  (939 294)  (939 294)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_v_t_40
 (10 7)  (938 295)  (938 295)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_v_t_41
 (12 15)  (940 303)  (940 303)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_v_t_46


LogicTile_19_18

 (3 1)  (985 289)  (985 289)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_v_b_0


LogicTile_20_18

 (3 15)  (1039 303)  (1039 303)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_v_t_22


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (1328 293)  (1328 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 296)  (1345 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (13 10)  (1319 298)  (1319 298)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_45
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (11 6)  (1359 294)  (1359 294)  routing T_26_18.sp4_v_b_2 <X> T_26_18.sp4_v_t_40
 (12 7)  (1360 295)  (1360 295)  routing T_26_18.sp4_v_b_2 <X> T_26_18.sp4_v_t_40


LogicTile_1_17

 (3 14)  (21 286)  (21 286)  routing T_1_17.sp12_h_r_1 <X> T_1_17.sp12_v_t_22
 (3 15)  (21 287)  (21 287)  routing T_1_17.sp12_h_r_1 <X> T_1_17.sp12_v_t_22


LogicTile_2_17

 (3 6)  (75 278)  (75 278)  routing T_2_17.sp12_h_r_0 <X> T_2_17.sp12_v_t_23
 (3 7)  (75 279)  (75 279)  routing T_2_17.sp12_h_r_0 <X> T_2_17.sp12_v_t_23


LogicTile_4_17

 (3 6)  (183 278)  (183 278)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23
 (3 7)  (183 279)  (183 279)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23


RAM_Tile_8_17

 (5 0)  (401 272)  (401 272)  routing T_8_17.sp4_v_t_37 <X> T_8_17.sp4_h_r_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp4_r_v_b_35 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (11 8)  (407 280)  (407 280)  routing T_8_17.sp4_h_r_3 <X> T_8_17.sp4_v_b_8
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (4 10)  (400 282)  (400 282)  routing T_8_17.sp4_v_b_6 <X> T_8_17.sp4_v_t_43
 (9 11)  (405 283)  (405 283)  routing T_8_17.sp4_v_b_7 <X> T_8_17.sp4_v_t_42
 (25 12)  (421 284)  (421 284)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (22 13)  (418 285)  (418 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (419 285)  (419 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (25 13)  (421 285)  (421 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 286)  (400 286)  routing T_8_17.sp4_h_r_3 <X> T_8_17.sp4_v_t_44
 (6 14)  (402 286)  (402 286)  routing T_8_17.sp4_h_r_3 <X> T_8_17.sp4_v_t_44
 (17 14)  (413 286)  (413 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (5 15)  (401 287)  (401 287)  routing T_8_17.sp4_h_r_3 <X> T_8_17.sp4_v_t_44


LogicTile_9_17

 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp4_r_v_b_32 <X> T_9_17.lc_trk_g0_3
 (8 3)  (446 275)  (446 275)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_v_t_36
 (10 3)  (448 275)  (448 275)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_v_t_36
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (51 4)  (489 276)  (489 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 277)  (471 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (51 5)  (489 277)  (489 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (16 8)  (454 280)  (454 280)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (18 9)  (456 281)  (456 281)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (3 14)  (441 286)  (441 286)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (3 15)  (441 287)  (441 287)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g3_5
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.input_2_7
 (46 15)  (484 287)  (484 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (486 287)  (486 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_17

 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp12_h_r_10 <X> T_12_17.lc_trk_g0_2
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g0_0 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_t_23 <X> T_12_17.sp12_h_r_0
 (5 4)  (605 276)  (605 276)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_3
 (8 4)  (608 276)  (608 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (10 4)  (610 276)  (610 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (4 5)  (604 277)  (604 277)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (44 7)  (644 279)  (644 279)  LC_3 Logic Functioning bit
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g2_4
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (44 11)  (644 283)  (644 283)  LC_5 Logic Functioning bit
 (21 12)  (621 284)  (621 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (25 4)  (679 276)  (679 276)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g1_2
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g1_2
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (44 5)  (698 277)  (698 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (44 9)  (698 281)  (698 281)  LC_4 Logic Functioning bit
 (3 10)  (657 282)  (657 282)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_h_l_22
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (3 11)  (657 283)  (657 283)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_h_l_22
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (44 11)  (698 283)  (698 283)  LC_5 Logic Functioning bit
 (21 12)  (675 284)  (675 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (0 14)  (654 286)  (654 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 286)  (657 286)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_t_22
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 287)  (657 287)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_t_22
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.sp12_h_r_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp12_h_r_3 <X> T_14_17.lc_trk_g0_3
 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp12_h_r_3 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (711 274)  (711 274)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (14 2)  (722 274)  (722 274)  routing T_14_17.bnr_op_4 <X> T_14_17.lc_trk_g0_4
 (0 3)  (708 275)  (708 275)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (3 3)  (711 275)  (711 275)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (14 3)  (722 275)  (722 275)  routing T_14_17.bnr_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_r_v_b_25 <X> T_14_17.lc_trk_g1_1
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (47 6)  (755 278)  (755 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (711 279)  (711 279)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp12_h_r_12 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp12_v_b_0 <X> T_14_17.lc_trk_g2_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp12_v_b_0 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp12_v_b_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (4 10)  (712 282)  (712 282)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_43
 (6 10)  (714 282)  (714 282)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_43
 (15 10)  (723 282)  (723 282)  routing T_14_17.tnr_op_5 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 283)  (723 283)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (46 13)  (754 285)  (754 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (723 286)  (723 286)  routing T_14_17.tnr_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 287)  (731 287)  routing T_14_17.sp12_v_b_14 <X> T_14_17.lc_trk_g3_6


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.bot_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (777 274)  (777 274)  routing T_15_17.bot_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 274)  (787 274)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (51 3)  (813 275)  (813 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (775 276)  (775 276)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_v_b_5
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_v_b_11 <X> T_15_17.sp4_h_l_41
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.bot_op_7 <X> T_15_17.lc_trk_g1_7
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (46 6)  (808 278)  (808 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (25 8)  (787 280)  (787 280)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (46 9)  (808 281)  (808 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (775 282)  (775 282)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_45
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (51 10)  (813 282)  (813 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (774 283)  (774 283)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_45
 (14 11)  (776 283)  (776 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.tnr_op_6 <X> T_15_17.lc_trk_g2_6
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (10 12)  (772 284)  (772 284)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_h_r_10
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnr_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (44 12)  (806 284)  (806 284)  LC_6 Logic Functioning bit
 (51 12)  (813 284)  (813 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (44 14)  (806 286)  (806 286)  LC_7 Logic Functioning bit
 (15 15)  (777 287)  (777 287)  routing T_15_17.tnr_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (51 15)  (813 287)  (813 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (12 0)  (828 272)  (828 272)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_r_2
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (868 272)  (868 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 274)  (819 274)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (21 2)  (837 274)  (837 274)  routing T_16_17.bnr_op_7 <X> T_16_17.lc_trk_g0_7
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (2 3)  (818 275)  (818 275)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (21 3)  (837 275)  (837 275)  routing T_16_17.bnr_op_7 <X> T_16_17.lc_trk_g0_7
 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_v_b_5
 (12 5)  (828 277)  (828 277)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_v_b_5
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 278)  (868 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (5 8)  (821 280)  (821 280)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_h_r_6
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp12_v_b_19 <X> T_16_17.lc_trk_g2_3
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (47 8)  (863 280)  (863 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (820 281)  (820 281)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_h_r_6
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp12_v_b_19 <X> T_16_17.lc_trk_g2_3
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (14 11)  (830 283)  (830 283)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (47 12)  (863 284)  (863 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (864 284)  (864 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (0 14)  (816 286)  (816 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (47 14)  (863 286)  (863 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_r_v_b_45 <X> T_16_17.lc_trk_g3_5
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (14 2)  (888 274)  (888 274)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g0_4
 (21 2)  (895 274)  (895 274)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 274)  (897 274)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g0_7
 (14 3)  (888 275)  (888 275)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g0_4
 (16 3)  (890 275)  (890 275)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (21 6)  (895 278)  (895 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (24 6)  (898 278)  (898 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 279)  (907 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_3
 (35 7)  (909 279)  (909 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (50 8)  (924 280)  (924 280)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp12_v_b_12 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (25 12)  (899 284)  (899 284)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g3_2
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 285)  (897 285)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g3_2
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (14 14)  (888 286)  (888 286)  routing T_17_17.sp12_v_t_3 <X> T_17_17.lc_trk_g3_4
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp12_v_t_3 <X> T_17_17.lc_trk_g3_4
 (15 15)  (889 287)  (889 287)  routing T_17_17.sp12_v_t_3 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_18_17

 (3 5)  (931 277)  (931 277)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_h_r_0
 (11 6)  (939 278)  (939 278)  routing T_18_17.sp4_v_b_2 <X> T_18_17.sp4_v_t_40
 (10 7)  (938 279)  (938 279)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_t_41
 (12 7)  (940 279)  (940 279)  routing T_18_17.sp4_v_b_2 <X> T_18_17.sp4_v_t_40
 (9 11)  (937 283)  (937 283)  routing T_18_17.sp4_v_b_7 <X> T_18_17.sp4_v_t_42


LogicTile_19_17

 (12 0)  (994 272)  (994 272)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 274)  (1005 274)  routing T_19_17.sp12_h_l_12 <X> T_19_17.lc_trk_g0_7
 (0 3)  (982 275)  (982 275)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 3)  (984 275)  (984 275)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (5 4)  (987 276)  (987 276)  routing T_19_17.sp4_v_b_3 <X> T_19_17.sp4_h_r_3
 (10 4)  (992 276)  (992 276)  routing T_19_17.sp4_v_t_46 <X> T_19_17.sp4_h_r_4
 (6 5)  (988 277)  (988 277)  routing T_19_17.sp4_v_b_3 <X> T_19_17.sp4_h_r_3
 (3 6)  (985 278)  (985 278)  routing T_19_17.sp12_v_b_0 <X> T_19_17.sp12_v_t_23
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.input_2_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_t_40
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (15 8)  (997 280)  (997 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (51 9)  (1033 281)  (1033 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp12_v_b_14 <X> T_19_17.lc_trk_g2_6
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1
 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1


LogicTile_20_17

 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1070 273)  (1070 273)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (40 1)  (1076 273)  (1076 273)  LC_0 Logic Functioning bit
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (15 4)  (1051 276)  (1051 276)  routing T_20_17.sp4_h_l_4 <X> T_20_17.lc_trk_g1_1
 (16 4)  (1052 276)  (1052 276)  routing T_20_17.sp4_h_l_4 <X> T_20_17.lc_trk_g1_1
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 276)  (1054 276)  routing T_20_17.sp4_h_l_4 <X> T_20_17.lc_trk_g1_1
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.sp4_v_b_3 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp4_v_b_3 <X> T_20_17.lc_trk_g1_3
 (18 5)  (1054 277)  (1054 277)  routing T_20_17.sp4_h_l_4 <X> T_20_17.lc_trk_g1_1
 (14 8)  (1050 280)  (1050 280)  routing T_20_17.sp12_v_b_0 <X> T_20_17.lc_trk_g2_0
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.sp12_v_b_0 <X> T_20_17.lc_trk_g2_0
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp12_v_b_0 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.sp4_r_v_b_33 <X> T_20_17.lc_trk_g2_1
 (14 13)  (1050 285)  (1050 285)  routing T_20_17.sp12_v_b_16 <X> T_20_17.lc_trk_g3_0
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp12_v_b_16 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_17

 (6 3)  (1096 275)  (1096 275)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_h_l_37
 (10 5)  (1100 277)  (1100 277)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_b_4
 (3 15)  (1093 287)  (1093 287)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_v_t_22


LogicTile_22_17

 (16 6)  (1160 278)  (1160 278)  routing T_22_17.sp4_v_b_5 <X> T_22_17.lc_trk_g1_5
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 278)  (1162 278)  routing T_22_17.sp4_v_b_5 <X> T_22_17.lc_trk_g1_5
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.sp4_v_b_30 <X> T_22_17.lc_trk_g2_6
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 282)  (1179 282)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.input_2_5
 (51 10)  (1195 282)  (1195 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_v_b_30 <X> T_22_17.lc_trk_g2_6
 (27 11)  (1171 283)  (1171 283)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 283)  (1172 283)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 283)  (1174 283)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.input_2_5
 (34 11)  (1178 283)  (1178 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.input_2_5
 (35 11)  (1179 283)  (1179 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.input_2_5
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6
 (14 15)  (1158 287)  (1158 287)  routing T_22_17.sp12_v_b_20 <X> T_22_17.lc_trk_g3_4
 (16 15)  (1160 287)  (1160 287)  routing T_22_17.sp12_v_b_20 <X> T_22_17.lc_trk_g3_4
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1167 287)  (1167 287)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6
 (24 15)  (1168 287)  (1168 287)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6


LogicTile_23_17

 (12 4)  (1210 276)  (1210 276)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5
 (13 5)  (1211 277)  (1211 277)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.lc_trk_g2_0 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23
 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_37
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g2_0 <X> T_25_17.wire_bram/ram/RCLK
 (6 3)  (1312 275)  (1312 275)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_37
 (15 6)  (1321 278)  (1321 278)  routing T_25_17.sp4_v_t_8 <X> T_25_17.lc_trk_g1_5
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_v_t_8 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 8)  (1320 280)  (1320 280)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g2_0
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (14 9)  (1320 281)  (1320 281)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g2_0
 (16 9)  (1322 281)  (1322 281)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g2_0
 (17 9)  (1323 281)  (1323 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (38 9)  (1344 281)  (1344 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (15 10)  (1321 282)  (1321 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (18 11)  (1324 283)  (1324 283)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (4 14)  (1310 286)  (1310 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (6 14)  (1312 286)  (1312 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (12 14)  (1318 286)  (1318 286)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (3 15)  (1309 287)  (1309 287)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_t_22
 (8 15)  (1314 287)  (1314 287)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_47
 (10 15)  (1316 287)  (1316 287)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_47
 (11 15)  (1317 287)  (1317 287)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46
 (13 15)  (1319 287)  (1319 287)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46


LogicTile_28_17

 (3 7)  (1459 279)  (1459 279)  routing T_28_17.sp12_h_l_23 <X> T_28_17.sp12_v_t_23


LogicTile_30_17

 (3 7)  (1567 279)  (1567 279)  routing T_30_17.sp12_h_l_23 <X> T_30_17.sp12_v_t_23


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (5 12)  (12 268)  (12 268)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g1_5
 (7 12)  (10 268)  (10 268)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (9 268)  (9 268)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g1_5
 (8 13)  (9 269)  (9 269)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g1_5


LogicTile_2_16

 (3 8)  (75 264)  (75 264)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_b_1
 (3 9)  (75 265)  (75 265)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_b_1


LogicTile_4_16

 (3 14)  (183 270)  (183 270)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22
 (3 15)  (183 271)  (183 271)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22


LogicTile_6_16

 (6 6)  (294 262)  (294 262)  routing T_6_16.sp4_v_b_0 <X> T_6_16.sp4_v_t_38
 (5 7)  (293 263)  (293 263)  routing T_6_16.sp4_v_b_0 <X> T_6_16.sp4_v_t_38


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (418 261)  (418 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 261)  (419 261)  routing T_8_16.sp4_v_t_7 <X> T_8_16.lc_trk_g1_2
 (24 5)  (420 261)  (420 261)  routing T_8_16.sp4_v_t_7 <X> T_8_16.lc_trk_g1_2
 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (36 9)  (432 265)  (432 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (14 10)  (410 266)  (410 266)  routing T_8_16.sp4_h_r_36 <X> T_8_16.lc_trk_g2_4
 (15 11)  (411 267)  (411 267)  routing T_8_16.sp4_h_r_36 <X> T_8_16.lc_trk_g2_4
 (16 11)  (412 267)  (412 267)  routing T_8_16.sp4_h_r_36 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (8 2)  (446 258)  (446 258)  routing T_9_16.sp4_h_r_1 <X> T_9_16.sp4_h_l_36


LogicTile_10_16

 (3 10)  (495 266)  (495 266)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_h_l_22
 (3 11)  (495 267)  (495 267)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_h_l_22


LogicTile_12_16

 (12 11)  (612 267)  (612 267)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_v_t_45


LogicTile_13_16

 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (44 0)  (698 256)  (698 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (703 257)  (703 257)  Carry_In_Mux bit 

 (0 2)  (654 258)  (654 258)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (662 258)  (662 258)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_h_l_36
 (10 2)  (664 258)  (664 258)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_h_l_36
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (44 2)  (698 258)  (698 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (46 2)  (700 258)  (700 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (702 258)  (702 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (48 3)  (702 259)  (702 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (46 4)  (700 260)  (700 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (48 5)  (702 261)  (702 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 12)  (668 268)  (668 268)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 259)  (708 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (15 3)  (723 259)  (723 259)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (21 5)  (729 261)  (729 261)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (44 5)  (752 261)  (752 261)  LC_2 Logic Functioning bit
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (44 9)  (752 265)  (752 265)  LC_4 Logic Functioning bit
 (3 10)  (711 266)  (711 266)  routing T_14_16.sp12_h_r_1 <X> T_14_16.sp12_h_l_22
 (14 10)  (722 266)  (722 266)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g2_4
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (3 11)  (711 267)  (711 267)  routing T_14_16.sp12_h_r_1 <X> T_14_16.sp12_h_l_22
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_r_v_b_41 <X> T_14_16.lc_trk_g3_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (44 13)  (752 269)  (752 269)  LC_6 Logic Functioning bit
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 270)  (723 270)  routing T_14_16.tnl_op_5 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 271)  (726 271)  routing T_14_16.tnl_op_5 <X> T_14_16.lc_trk_g3_5
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (15 2)  (777 258)  (777 258)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (783 258)  (783 258)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (47 2)  (809 258)  (809 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (814 258)  (814 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 259)  (762 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (21 3)  (783 259)  (783 259)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_1
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_3
 (11 4)  (773 260)  (773 260)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_v_b_5
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 260)  (780 260)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g1_1
 (5 5)  (767 261)  (767 261)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_3
 (13 5)  (775 261)  (775 261)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_r_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.input_2_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (14 7)  (776 263)  (776 263)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g1_4
 (15 7)  (777 263)  (777 263)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (40 8)  (802 264)  (802 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 264)  (813 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (815 264)  (815 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (780 265)  (780 265)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (25 10)  (787 266)  (787 266)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (47 10)  (809 266)  (809 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 266)  (813 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (15 12)  (777 268)  (777 268)  routing T_15_16.sp4_v_t_28 <X> T_15_16.lc_trk_g3_1
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_v_t_28 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (21 14)  (783 270)  (783 270)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (51 14)  (813 270)  (813 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 271)  (783 271)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g3_7
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_7
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (51 15)  (813 271)  (813 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_16

 (12 0)  (828 256)  (828 256)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_h_r_2
 (11 1)  (827 257)  (827 257)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_h_r_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 259)  (816 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (5 4)  (821 260)  (821 260)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_r_3
 (14 6)  (830 262)  (830 262)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g1_4
 (15 7)  (831 263)  (831 263)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (3 10)  (819 266)  (819 266)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_h_l_22
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (831 268)  (831 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.tnl_op_3 <X> T_16_16.lc_trk_g3_3
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 268)  (851 268)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_6
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (51 12)  (867 268)  (867 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (837 269)  (837 269)  routing T_16_16.tnl_op_3 <X> T_16_16.lc_trk_g3_3
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 269)  (849 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_6
 (35 13)  (851 269)  (851 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_6
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (53 13)  (869 269)  (869 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_17_16

 (14 1)  (888 257)  (888 257)  routing T_17_16.sp4_r_v_b_35 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (874 258)  (874 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (899 258)  (899 258)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (2 3)  (876 259)  (876 259)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (14 3)  (888 259)  (888 259)  routing T_17_16.top_op_4 <X> T_17_16.lc_trk_g0_4
 (15 3)  (889 259)  (889 259)  routing T_17_16.top_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (16 4)  (890 260)  (890 260)  routing T_17_16.sp4_v_b_1 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.sp4_v_b_1 <X> T_17_16.lc_trk_g1_1
 (3 6)  (877 262)  (877 262)  routing T_17_16.sp12_v_b_0 <X> T_17_16.sp12_v_t_23
 (12 6)  (886 262)  (886 262)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_40
 (11 7)  (885 263)  (885 263)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_40
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (15 9)  (889 265)  (889 265)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (42 12)  (916 268)  (916 268)  LC_6 Logic Functioning bit
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (6 0)  (934 256)  (934 256)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_v_b_0
 (9 1)  (937 257)  (937 257)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_v_b_1


LogicTile_19_16

 (19 2)  (1001 258)  (1001 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 3)  (988 259)  (988 259)  routing T_19_16.sp4_h_r_0 <X> T_19_16.sp4_h_l_37
 (2 4)  (984 260)  (984 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 5)  (991 261)  (991 261)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_v_b_4
 (10 5)  (992 261)  (992 261)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_v_b_4
 (3 14)  (985 270)  (985 270)  routing T_19_16.sp12_v_b_1 <X> T_19_16.sp12_v_t_22


LogicTile_20_16

 (9 1)  (1045 257)  (1045 257)  routing T_20_16.sp4_v_t_40 <X> T_20_16.sp4_v_b_1
 (10 1)  (1046 257)  (1046 257)  routing T_20_16.sp4_v_t_40 <X> T_20_16.sp4_v_b_1
 (4 4)  (1040 260)  (1040 260)  routing T_20_16.sp4_h_l_38 <X> T_20_16.sp4_v_b_3
 (12 4)  (1048 260)  (1048 260)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_h_r_5
 (5 5)  (1041 261)  (1041 261)  routing T_20_16.sp4_h_l_38 <X> T_20_16.sp4_v_b_3
 (12 5)  (1048 261)  (1048 261)  routing T_20_16.sp4_h_r_5 <X> T_20_16.sp4_v_b_5
 (13 5)  (1049 261)  (1049 261)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_h_r_5
 (11 8)  (1047 264)  (1047 264)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_b_8
 (13 8)  (1049 264)  (1049 264)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_b_8
 (12 9)  (1048 265)  (1048 265)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_b_8


LogicTile_21_16

 (11 4)  (1101 260)  (1101 260)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_v_b_5
 (13 4)  (1103 260)  (1103 260)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_v_b_5


LogicTile_23_16

 (6 3)  (1204 259)  (1204 259)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_37


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_h_l_23
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 258)  (1320 258)  routing T_25_16.sp4_v_t_1 <X> T_25_16.lc_trk_g0_4
 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 259)  (1320 259)  routing T_25_16.sp4_v_t_1 <X> T_25_16.lc_trk_g0_4
 (16 3)  (1322 259)  (1322 259)  routing T_25_16.sp4_v_t_1 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 9)  (1343 265)  (1343 265)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 13)  (1320 269)  (1320 269)  routing T_25_16.sp4_r_v_b_40 <X> T_25_16.lc_trk_g3_0
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_3_15

 (3 14)  (129 254)  (129 254)  routing T_3_15.sp12_h_r_1 <X> T_3_15.sp12_v_t_22
 (3 15)  (129 255)  (129 255)  routing T_3_15.sp12_h_r_1 <X> T_3_15.sp12_v_t_22


LogicTile_4_15

 (3 6)  (183 246)  (183 246)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_t_23
 (3 7)  (183 247)  (183 247)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_t_23
 (11 8)  (191 248)  (191 248)  routing T_4_15.sp4_h_r_3 <X> T_4_15.sp4_v_b_8
 (3 14)  (183 254)  (183 254)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22
 (3 15)  (183 255)  (183 255)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22


LogicTile_6_15

 (3 14)  (291 254)  (291 254)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_v_t_22
 (3 15)  (291 255)  (291 255)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_v_t_22


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 243)  (396 243)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.wire_bram/ram/RCLK
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.wire_bram/ram/RCLK
 (15 4)  (411 244)  (411 244)  routing T_8_15.sp4_h_r_17 <X> T_8_15.lc_trk_g1_1
 (16 4)  (412 244)  (412 244)  routing T_8_15.sp4_h_r_17 <X> T_8_15.lc_trk_g1_1
 (17 4)  (413 244)  (413 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 244)  (414 244)  routing T_8_15.sp4_h_r_17 <X> T_8_15.lc_trk_g1_1
 (18 5)  (414 245)  (414 245)  routing T_8_15.sp4_h_r_17 <X> T_8_15.lc_trk_g1_1
 (22 5)  (418 245)  (418 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 245)  (419 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (24 5)  (420 245)  (420 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (25 5)  (421 245)  (421 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (6 7)  (402 247)  (402 247)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_38
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_bram/ram/WDATA_11
 (11 10)  (407 250)  (407 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (13 10)  (409 250)  (409 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (12 11)  (408 251)  (408 251)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (8 15)  (404 255)  (404 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47
 (10 15)  (406 255)  (406 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47
 (18 15)  (414 255)  (414 255)  routing T_8_15.sp4_r_v_b_45 <X> T_8_15.lc_trk_g3_5


LogicTile_9_15

 (12 0)  (450 240)  (450 240)  routing T_9_15.sp4_v_b_8 <X> T_9_15.sp4_h_r_2
 (11 1)  (449 241)  (449 241)  routing T_9_15.sp4_v_b_8 <X> T_9_15.sp4_h_r_2
 (13 1)  (451 241)  (451 241)  routing T_9_15.sp4_v_b_8 <X> T_9_15.sp4_h_r_2
 (5 5)  (443 245)  (443 245)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_v_b_3
 (3 6)  (441 246)  (441 246)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (3 7)  (441 247)  (441 247)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (3 8)  (441 248)  (441 248)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_b_1
 (3 9)  (441 249)  (441 249)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_b_1
 (13 12)  (451 252)  (451 252)  routing T_9_15.sp4_v_t_46 <X> T_9_15.sp4_v_b_11
 (3 14)  (441 254)  (441 254)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (4 14)  (442 254)  (442 254)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_v_t_44
 (6 14)  (444 254)  (444 254)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_v_t_44
 (3 15)  (441 255)  (441 255)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (5 15)  (443 255)  (443 255)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_v_t_44


LogicTile_10_15

 (27 0)  (519 240)  (519 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (41 0)  (533 240)  (533 240)  LC_0 Logic Functioning bit
 (42 0)  (534 240)  (534 240)  LC_0 Logic Functioning bit
 (44 0)  (536 240)  (536 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (53 0)  (545 240)  (545 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (42 1)  (534 241)  (534 241)  LC_0 Logic Functioning bit
 (49 1)  (541 241)  (541 241)  Carry_In_Mux bit 

 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_3 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (42 2)  (534 242)  (534 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.glb_netwk_3 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (48 3)  (540 243)  (540 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 6)  (495 246)  (495 246)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (3 7)  (495 247)  (495 247)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (13 8)  (505 248)  (505 248)  routing T_10_15.sp4_v_t_45 <X> T_10_15.sp4_v_b_8
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (506 252)  (506 252)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g3_0
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (492 254)  (492 254)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (495 254)  (495 254)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_t_22
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (495 255)  (495 255)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_t_22


LogicTile_11_15

 (19 1)  (565 241)  (565 241)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_t_23
 (8 6)  (554 246)  (554 246)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_h_l_41
 (3 7)  (549 247)  (549 247)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_t_23


LogicTile_12_15

 (15 0)  (615 240)  (615 240)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 240)  (631 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (612 242)  (612 242)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_l_39
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (18 3)  (618 243)  (618 243)  routing T_12_15.sp4_r_v_b_29 <X> T_12_15.lc_trk_g0_5
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (51 3)  (651 243)  (651 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (623 246)  (623 246)  routing T_12_15.sp12_h_l_12 <X> T_12_15.lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_h_l_38
 (8 7)  (608 247)  (608 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (9 7)  (609 247)  (609 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (10 7)  (610 247)  (610 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (14 8)  (614 248)  (614 248)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g2_0
 (21 8)  (621 248)  (621 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (40 8)  (640 248)  (640 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (48 8)  (648 248)  (648 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 248)  (650 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g2_2
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (15 10)  (615 250)  (615 250)  routing T_12_15.sp4_v_t_32 <X> T_12_15.lc_trk_g2_5
 (16 10)  (616 250)  (616 250)  routing T_12_15.sp4_v_t_32 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (621 250)  (621 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (25 10)  (625 250)  (625 250)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g2_6
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp12_v_b_12 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g2_6
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (15 12)  (615 252)  (615 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (3 14)  (603 254)  (603 254)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (14 14)  (614 254)  (614 254)  routing T_12_15.rgt_op_4 <X> T_12_15.lc_trk_g3_4
 (15 14)  (615 254)  (615 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (25 14)  (625 254)  (625 254)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (15 15)  (615 255)  (615 255)  routing T_12_15.rgt_op_4 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (9 1)  (663 241)  (663 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (10 1)  (664 241)  (664 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (50 1)  (704 241)  (704 241)  Carry_In_Mux bit 

 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_v_b_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_v_b_1 <X> T_13_15.lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (44 4)  (698 244)  (698 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (25 6)  (679 246)  (679 246)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g1_6
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (44 6)  (698 246)  (698 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (4 7)  (658 247)  (658 247)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_h_l_38
 (6 7)  (660 247)  (660 247)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_h_l_38
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (44 8)  (698 248)  (698 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (44 10)  (698 250)  (698 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (46 10)  (700 250)  (700 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (10 11)  (664 251)  (664 251)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_t_42
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (44 12)  (698 252)  (698 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (44 14)  (698 254)  (698 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (15 1)  (723 241)  (723 241)  routing T_14_15.bot_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g0_2
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (723 242)  (723 242)  routing T_14_15.bot_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (729 242)  (729 242)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g0_7
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 243)  (708 243)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 3)  (710 243)  (710 243)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.bot_op_6 <X> T_14_15.lc_trk_g0_6
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (47 3)  (755 243)  (755 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 243)  (759 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (761 243)  (761 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.bot_op_3 <X> T_14_15.lc_trk_g1_3
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_2
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g1_2
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_2
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (15 6)  (723 246)  (723 246)  routing T_14_15.bot_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (733 246)  (733 246)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (15 7)  (723 247)  (723 247)  routing T_14_15.bot_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (12 8)  (720 248)  (720 248)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_h_r_8
 (14 9)  (722 249)  (722 249)  routing T_14_15.tnl_op_0 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.tnl_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (12 10)  (720 250)  (720 250)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_h_l_45
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_h_r_41 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_h_r_41 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.sp4_h_r_41 <X> T_14_15.lc_trk_g3_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (18 13)  (726 253)  (726 253)  routing T_14_15.sp4_h_r_41 <X> T_14_15.lc_trk_g3_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (21 14)  (729 254)  (729 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (24 14)  (732 254)  (732 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (9 1)  (771 241)  (771 241)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_1
 (10 1)  (772 241)  (772 241)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (14 3)  (776 243)  (776 243)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (8 5)  (770 245)  (770 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (8 6)  (770 246)  (770 246)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_41
 (9 6)  (771 246)  (771 246)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_41
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g1_5
 (6 7)  (768 247)  (768 247)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_h_l_38
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g1_5
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (3 11)  (765 251)  (765 251)  routing T_15_15.sp12_v_b_1 <X> T_15_15.sp12_h_l_22
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (48 14)  (810 254)  (810 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (814 254)  (814 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (831 242)  (831 242)  routing T_16_15.sp4_h_r_13 <X> T_16_15.lc_trk_g0_5
 (16 2)  (832 242)  (832 242)  routing T_16_15.sp4_h_r_13 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 242)  (834 242)  routing T_16_15.sp4_h_r_13 <X> T_16_15.lc_trk_g0_5
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (51 4)  (867 244)  (867 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23
 (5 6)  (821 246)  (821 246)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (6 7)  (822 247)  (822 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (11 8)  (827 248)  (827 248)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_v_b_8
 (13 8)  (829 248)  (829 248)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_v_b_8
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (14 11)  (830 251)  (830 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 11)  (831 251)  (831 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 255)  (824 255)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_t_47


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.bnr_op_0 <X> T_17_15.lc_trk_g0_0
 (21 0)  (895 240)  (895 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (888 241)  (888 241)  routing T_17_15.bnr_op_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (877 242)  (877 242)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_h_l_23
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (21 2)  (895 242)  (895 242)  routing T_17_15.bnr_op_7 <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (3 3)  (877 243)  (877 243)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_h_l_23
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_r_v_b_28 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (892 243)  (892 243)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (21 3)  (895 243)  (895 243)  routing T_17_15.bnr_op_7 <X> T_17_15.lc_trk_g0_7
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (12 4)  (886 244)  (886 244)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_r_5
 (14 4)  (888 244)  (888 244)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g1_0
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (42 4)  (916 244)  (916 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (47 4)  (921 244)  (921 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (3 6)  (877 246)  (877 246)  routing T_17_15.sp12_v_b_0 <X> T_17_15.sp12_v_t_23
 (14 6)  (888 246)  (888 246)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g1_4
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (47 6)  (921 246)  (921 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (895 247)  (895 247)  routing T_17_15.sp4_r_v_b_31 <X> T_17_15.lc_trk_g1_7
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 247)  (908 247)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.input_2_3
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (5 8)  (879 248)  (879 248)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_r_6
 (14 8)  (888 248)  (888 248)  routing T_17_15.rgt_op_0 <X> T_17_15.lc_trk_g2_0
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 248)  (909 248)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.input_2_4
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (48 8)  (922 248)  (922 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_r_6
 (6 9)  (880 249)  (880 249)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_r_6
 (15 9)  (889 249)  (889 249)  routing T_17_15.rgt_op_0 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 249)  (909 249)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.input_2_4
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (8 10)  (882 250)  (882 250)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_42
 (10 10)  (884 250)  (884 250)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_42
 (21 10)  (895 250)  (895 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (889 252)  (889 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (25 12)  (899 252)  (899 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 252)  (909 252)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_6
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (52 12)  (926 252)  (926 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 253)  (907 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_6
 (35 13)  (909 253)  (909 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (887 254)  (887 254)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_v_t_46
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 254)  (909 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (47 14)  (921 254)  (921 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (922 254)  (922 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 255)  (886 255)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_v_t_46
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 255)  (907 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (35 15)  (909 255)  (909 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (41 15)  (915 255)  (915 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (21 0)  (949 240)  (949 240)  routing T_18_15.lft_op_3 <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.lft_op_3 <X> T_18_15.lc_trk_g0_3
 (25 0)  (953 240)  (953 240)  routing T_18_15.lft_op_2 <X> T_18_15.lc_trk_g0_2
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (42 0)  (970 240)  (970 240)  LC_0 Logic Functioning bit
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 241)  (952 241)  routing T_18_15.lft_op_2 <X> T_18_15.lc_trk_g0_2
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (41 1)  (969 241)  (969 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (49 1)  (977 241)  (977 241)  Carry_In_Mux bit 

 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (42 4)  (970 244)  (970 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (46 4)  (974 244)  (974 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_h_r_2 <X> T_18_15.lc_trk_g1_2
 (24 5)  (952 245)  (952 245)  routing T_18_15.sp4_h_r_2 <X> T_18_15.lc_trk_g1_2
 (25 5)  (953 245)  (953 245)  routing T_18_15.sp4_h_r_2 <X> T_18_15.lc_trk_g1_2
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (42 6)  (970 246)  (970 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (46 7)  (974 247)  (974 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (975 247)  (975 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (42 8)  (970 248)  (970 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (48 8)  (976 248)  (976 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_v_b_42 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_v_b_42 <X> T_18_15.lc_trk_g2_2
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (46 9)  (974 249)  (974 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (14 10)  (942 250)  (942 250)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g2_4
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (42 10)  (970 250)  (970 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (48 10)  (976 250)  (976 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (53 10)  (981 250)  (981 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (940 251)  (940 251)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (51 11)  (979 251)  (979 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 254)  (942 254)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g3_4
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 254)  (946 254)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g3_5
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_v_b_0
 (5 1)  (987 241)  (987 241)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_v_b_0
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (987 242)  (987 242)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_l_37
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 242)  (1017 242)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (51 2)  (1033 242)  (1033 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (6 3)  (988 243)  (988 243)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_l_37
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (35 3)  (1017 243)  (1017 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (42 4)  (1024 244)  (1024 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (47 4)  (1029 244)  (1029 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1033 244)  (1033 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (35 5)  (1017 245)  (1017 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (47 6)  (1029 246)  (1029 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 247)  (1015 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (34 7)  (1016 247)  (1016 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (35 7)  (1017 247)  (1017 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.bnl_op_1 <X> T_19_15.lc_trk_g2_1
 (21 8)  (1003 248)  (1003 248)  routing T_19_15.bnl_op_3 <X> T_19_15.lc_trk_g2_3
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.bnl_op_1 <X> T_19_15.lc_trk_g2_1
 (21 9)  (1003 249)  (1003 249)  routing T_19_15.bnl_op_3 <X> T_19_15.lc_trk_g2_3
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.sp4_v_b_30 <X> T_19_15.lc_trk_g2_6
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 251)  (1005 251)  routing T_19_15.sp4_v_b_30 <X> T_19_15.lc_trk_g2_6
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g3_1
 (25 12)  (1007 252)  (1007 252)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g3_2
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (982 254)  (982 254)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (982 255)  (982 255)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (24 15)  (1006 255)  (1006 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (16 6)  (1052 246)  (1052 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g2_4
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.wire_logic_cluster/lc_5/out <X> T_20_15.lc_trk_g2_5
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (45 10)  (1081 250)  (1081 250)  LC_5 Logic Functioning bit
 (46 10)  (1082 250)  (1082 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (1088 250)  (1088 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1050 251)  (1050 251)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g2_4
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1069 251)  (1069 251)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.input_2_5
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (38 11)  (1074 251)  (1074 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (43 11)  (1079 251)  (1079 251)  LC_5 Logic Functioning bit
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 254)  (1057 254)  routing T_20_15.sp4_v_t_18 <X> T_20_15.lc_trk_g3_7
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_v_t_18 <X> T_20_15.lc_trk_g3_7
 (0 15)  (1036 255)  (1036 255)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 255)  (1037 255)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/s_r


LogicTile_21_15

 (11 4)  (1101 244)  (1101 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (13 4)  (1103 244)  (1103 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (12 5)  (1102 245)  (1102 245)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (3 7)  (1093 247)  (1093 247)  routing T_21_15.sp12_h_l_23 <X> T_21_15.sp12_v_t_23
 (11 12)  (1101 252)  (1101 252)  routing T_21_15.sp4_h_l_40 <X> T_21_15.sp4_v_b_11
 (13 12)  (1103 252)  (1103 252)  routing T_21_15.sp4_h_l_40 <X> T_21_15.sp4_v_b_11
 (12 13)  (1102 253)  (1102 253)  routing T_21_15.sp4_h_l_40 <X> T_21_15.sp4_v_b_11


LogicTile_22_15

 (4 0)  (1148 240)  (1148 240)  routing T_22_15.sp4_h_l_43 <X> T_22_15.sp4_v_b_0
 (6 0)  (1150 240)  (1150 240)  routing T_22_15.sp4_h_l_43 <X> T_22_15.sp4_v_b_0
 (11 0)  (1155 240)  (1155 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (13 0)  (1157 240)  (1157 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (3 1)  (1147 241)  (1147 241)  routing T_22_15.sp12_h_l_23 <X> T_22_15.sp12_v_b_0
 (5 1)  (1149 241)  (1149 241)  routing T_22_15.sp4_h_l_43 <X> T_22_15.sp4_v_b_0
 (12 1)  (1156 241)  (1156 241)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (3 7)  (1147 247)  (1147 247)  routing T_22_15.sp12_h_l_23 <X> T_22_15.sp12_v_t_23
 (5 11)  (1149 251)  (1149 251)  routing T_22_15.sp4_h_l_43 <X> T_22_15.sp4_v_t_43
 (3 15)  (1147 255)  (1147 255)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_v_t_22


LogicTile_23_15

 (3 4)  (1201 244)  (1201 244)  routing T_23_15.sp12_v_b_0 <X> T_23_15.sp12_h_r_0
 (3 5)  (1201 245)  (1201 245)  routing T_23_15.sp12_v_b_0 <X> T_23_15.sp12_h_r_0
 (3 7)  (1201 247)  (1201 247)  routing T_23_15.sp12_h_l_23 <X> T_23_15.sp12_v_t_23


LogicTile_24_15

 (3 15)  (1255 255)  (1255 255)  routing T_24_15.sp12_h_l_22 <X> T_24_15.sp12_v_t_22


RAM_Tile_25_15

 (10 0)  (1316 240)  (1316 240)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_r_1
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (1331 244)  (1331 244)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (18 5)  (1324 245)  (1324 245)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (22 5)  (1328 245)  (1328 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 245)  (1329 245)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (13 8)  (1319 248)  (1319 248)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_v_b_8
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (38 9)  (1344 249)  (1344 249)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 254)  (1321 254)  routing T_25_15.sp4_v_b_45 <X> T_25_15.lc_trk_g3_5
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_v_b_45 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (9 15)  (1315 255)  (1315 255)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_47
 (10 15)  (1316 255)  (1316 255)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_47


LogicTile_26_15

 (13 2)  (1361 242)  (1361 242)  routing T_26_15.sp4_v_b_2 <X> T_26_15.sp4_v_t_39
 (13 6)  (1361 246)  (1361 246)  routing T_26_15.sp4_h_r_5 <X> T_26_15.sp4_v_t_40
 (12 7)  (1360 247)  (1360 247)  routing T_26_15.sp4_h_r_5 <X> T_26_15.sp4_v_t_40
 (3 15)  (1351 255)  (1351 255)  routing T_26_15.sp12_h_l_22 <X> T_26_15.sp12_v_t_22


LogicTile_27_15

 (2 0)  (1404 240)  (1404 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_2_14

 (19 3)  (91 227)  (91 227)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 224)  (417 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (22 0)  (418 224)  (418 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 224)  (419 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 225)  (417 225)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (407 226)  (407 226)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_39
 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 227)  (408 227)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_39
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 238)  (411 238)  routing T_8_14.sp4_v_b_45 <X> T_8_14.lc_trk_g3_5
 (16 14)  (412 238)  (412 238)  routing T_8_14.sp4_v_b_45 <X> T_8_14.lc_trk_g3_5
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (13 10)  (451 234)  (451 234)  routing T_9_14.sp4_v_b_8 <X> T_9_14.sp4_v_t_45
 (8 12)  (446 236)  (446 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10
 (9 12)  (447 236)  (447 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10
 (10 12)  (448 236)  (448 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10


LogicTile_10_14

 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (44 0)  (536 224)  (536 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (41 1)  (533 225)  (533 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (50 1)  (542 225)  (542 225)  Carry_In_Mux bit 

 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_3 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 226)  (520 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (44 2)  (536 226)  (536 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_3 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 228)  (517 228)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g1_2
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (42 4)  (534 228)  (534 228)  LC_2 Logic Functioning bit
 (44 4)  (536 228)  (536 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 230)  (510 230)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g1_5
 (25 6)  (517 230)  (517 230)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g1_6
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (42 6)  (534 230)  (534 230)  LC_3 Logic Functioning bit
 (44 6)  (536 230)  (536 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (41 8)  (533 232)  (533 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (44 8)  (536 232)  (536 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (44 10)  (536 234)  (536 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (14 12)  (506 236)  (506 236)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g3_0
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g3_1
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (41 12)  (533 236)  (533 236)  LC_6 Logic Functioning bit
 (42 12)  (534 236)  (534 236)  LC_6 Logic Functioning bit
 (44 12)  (536 236)  (536 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (41 13)  (533 237)  (533 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 238)  (506 238)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g3_4
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_v_t_16 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.sp4_v_t_16 <X> T_10_14.lc_trk_g3_5
 (21 14)  (513 238)  (513 238)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g3_7
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 238)  (519 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (41 14)  (533 238)  (533 238)  LC_7 Logic Functioning bit
 (42 14)  (534 238)  (534 238)  LC_7 Logic Functioning bit
 (44 14)  (536 238)  (536 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (0 15)  (492 239)  (492 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (41 15)  (533 239)  (533 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (51 15)  (543 239)  (543 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_14

 (11 14)  (557 238)  (557 238)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_v_t_46
 (12 15)  (558 239)  (558 239)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_v_t_46


LogicTile_12_14

 (15 1)  (615 225)  (615 225)  routing T_12_14.bot_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (625 226)  (625 226)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.input_2_1
 (35 3)  (635 227)  (635 227)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g1_2
 (25 5)  (625 229)  (625 229)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g1_2
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (14 7)  (614 231)  (614 231)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.tnr_op_7 <X> T_12_14.lc_trk_g3_7
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (40 14)  (640 238)  (640 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (50 14)  (650 238)  (650 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 239)  (614 239)  routing T_12_14.sp4_r_v_b_44 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (9 0)  (663 224)  (663 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (21 2)  (675 226)  (675 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 228)  (677 228)  routing T_13_14.sp4_v_b_19 <X> T_13_14.lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.sp4_v_b_19 <X> T_13_14.lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (53 4)  (707 228)  (707 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (672 229)  (672 229)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (657 230)  (657 230)  routing T_13_14.sp12_v_b_0 <X> T_13_14.sp12_v_t_23
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (675 235)  (675 235)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (15 13)  (669 237)  (669 237)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_14_14

 (25 0)  (733 224)  (733 224)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (50 1)  (758 225)  (758 225)  Carry_In_Mux bit 

 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (15 3)  (723 227)  (723 227)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g1_1
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (44 6)  (752 230)  (752 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (53 7)  (761 231)  (761 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (44 8)  (752 232)  (752 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (53 9)  (761 233)  (761 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (44 10)  (752 234)  (752 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g3_0
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (25 14)  (733 238)  (733 238)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g3_6
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (51 2)  (813 226)  (813 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (814 226)  (814 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_v_b_17 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_v_b_17 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (21 5)  (783 229)  (783 229)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r


LogicTile_17_14

 (8 3)  (882 227)  (882 227)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_t_36
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (40 10)  (914 234)  (914 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (47 11)  (921 235)  (921 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 237)  (899 237)  routing T_17_14.sp4_r_v_b_42 <X> T_17_14.lc_trk_g3_2


LogicTile_18_14

 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (42 0)  (970 224)  (970 224)  LC_0 Logic Functioning bit
 (44 0)  (972 224)  (972 224)  LC_0 Logic Functioning bit
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (50 1)  (978 225)  (978 225)  Carry_In_Mux bit 

 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (44 2)  (972 226)  (972 226)  LC_1 Logic Functioning bit
 (30 3)  (958 227)  (958 227)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (42 4)  (970 228)  (970 228)  LC_2 Logic Functioning bit
 (44 4)  (972 228)  (972 228)  LC_2 Logic Functioning bit
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (42 6)  (970 230)  (970 230)  LC_3 Logic Functioning bit
 (44 6)  (972 230)  (972 230)  LC_3 Logic Functioning bit
 (14 7)  (942 231)  (942 231)  routing T_18_14.sp4_h_r_4 <X> T_18_14.lc_trk_g1_4
 (15 7)  (943 231)  (943 231)  routing T_18_14.sp4_h_r_4 <X> T_18_14.lc_trk_g1_4
 (16 7)  (944 231)  (944 231)  routing T_18_14.sp4_h_r_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (44 8)  (972 232)  (972 232)  LC_4 Logic Functioning bit
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (46 9)  (974 233)  (974 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (44 10)  (972 234)  (972 234)  LC_5 Logic Functioning bit
 (4 11)  (932 235)  (932 235)  routing T_18_14.sp4_v_b_1 <X> T_18_14.sp4_h_l_43
 (8 11)  (936 235)  (936 235)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_v_t_42
 (14 11)  (942 235)  (942 235)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (949 235)  (949 235)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.tnl_op_6 <X> T_18_14.lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.tnl_op_6 <X> T_18_14.lc_trk_g2_6
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (2 12)  (930 236)  (930 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (943 236)  (943 236)  routing T_18_14.tnr_op_1 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.tnr_op_3 <X> T_18_14.lc_trk_g3_3
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (44 12)  (972 236)  (972 236)  LC_6 Logic Functioning bit
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.tnr_op_2 <X> T_18_14.lc_trk_g3_2
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (46 13)  (974 237)  (974 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (939 238)  (939 238)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_v_t_46
 (13 14)  (941 238)  (941 238)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_v_t_46
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (44 14)  (972 238)  (972 238)  LC_7 Logic Functioning bit
 (12 15)  (940 239)  (940 239)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_v_t_46
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (25 6)  (1061 230)  (1061 230)  routing T_20_14.wire_logic_cluster/lc_6/out <X> T_20_14.lc_trk_g1_6
 (22 7)  (1058 231)  (1058 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (14 8)  (1050 232)  (1050 232)  routing T_20_14.sp4_h_l_21 <X> T_20_14.lc_trk_g2_0
 (15 9)  (1051 233)  (1051 233)  routing T_20_14.sp4_h_l_21 <X> T_20_14.lc_trk_g2_0
 (16 9)  (1052 233)  (1052 233)  routing T_20_14.sp4_h_l_21 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_v_b_42 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_v_b_42 <X> T_20_14.lc_trk_g2_2
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g2_5
 (26 10)  (1062 234)  (1062 234)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 234)  (1071 234)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.input_2_5
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (46 10)  (1082 234)  (1082 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (1088 234)  (1088 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 235)  (1068 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 235)  (1069 235)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.input_2_5
 (34 11)  (1070 235)  (1070 235)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.input_2_5
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 236)  (1066 236)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 236)  (1071 236)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.input_2_6
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (42 12)  (1078 236)  (1078 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (46 12)  (1082 236)  (1082 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (1088 236)  (1088 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 237)  (1064 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 237)  (1068 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 237)  (1069 237)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.input_2_6
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (42 13)  (1078 237)  (1078 237)  LC_6 Logic Functioning bit
 (43 13)  (1079 237)  (1079 237)  LC_6 Logic Functioning bit
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1052 238)  (1052 238)  routing T_20_14.sp4_v_t_16 <X> T_20_14.lc_trk_g3_5
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 238)  (1054 238)  routing T_20_14.sp4_v_t_16 <X> T_20_14.lc_trk_g3_5
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_21_14

 (11 4)  (1101 228)  (1101 228)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (13 4)  (1103 228)  (1103 228)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (12 5)  (1102 229)  (1102 229)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (11 14)  (1101 238)  (1101 238)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46
 (13 14)  (1103 238)  (1103 238)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46
 (12 15)  (1102 239)  (1102 239)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46


LogicTile_22_14

 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_h_r_9 <X> T_22_14.sp4_h_l_40
 (13 7)  (1157 231)  (1157 231)  routing T_22_14.sp4_h_r_9 <X> T_22_14.sp4_h_l_40


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (12 6)  (1318 230)  (1318 230)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_h_l_40
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (13 10)  (1319 234)  (1319 234)  routing T_25_14.sp4_v_b_8 <X> T_25_14.sp4_v_t_45
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_v_t_25 <X> T_25_14.lc_trk_g2_4
 (14 11)  (1320 235)  (1320 235)  routing T_25_14.sp4_v_t_25 <X> T_25_14.lc_trk_g2_4
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_v_t_25 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (13 2)  (1361 226)  (1361 226)  routing T_26_14.sp4_v_b_2 <X> T_26_14.sp4_v_t_39
 (4 15)  (1352 239)  (1352 239)  routing T_26_14.sp4_v_b_4 <X> T_26_14.sp4_h_l_44


RAM_Tile_8_13

 (5 1)  (401 209)  (401 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.sp4_v_b_0
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 209)  (410 209)  routing T_8_13.sp4_r_v_b_35 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g0_0 <X> T_8_13.wire_bram/ram/RCLK
 (25 6)  (421 214)  (421 214)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (22 7)  (418 215)  (418 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 215)  (419 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (24 7)  (420 215)  (420 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (25 7)  (421 215)  (421 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (4 10)  (400 218)  (400 218)  routing T_8_13.sp4_h_r_0 <X> T_8_13.sp4_v_t_43
 (6 10)  (402 218)  (402 218)  routing T_8_13.sp4_h_r_0 <X> T_8_13.sp4_v_t_43
 (5 11)  (401 219)  (401 219)  routing T_8_13.sp4_h_r_0 <X> T_8_13.sp4_v_t_43
 (8 11)  (404 219)  (404 219)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_42
 (9 11)  (405 219)  (405 219)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_42
 (12 12)  (408 220)  (408 220)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (11 13)  (407 221)  (407 221)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (13 13)  (409 221)  (409 221)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (8 1)  (446 209)  (446 209)  routing T_9_13.sp4_h_l_36 <X> T_9_13.sp4_v_b_1
 (9 1)  (447 209)  (447 209)  routing T_9_13.sp4_h_l_36 <X> T_9_13.sp4_v_b_1
 (21 1)  (459 209)  (459 209)  routing T_9_13.sp4_r_v_b_32 <X> T_9_13.lc_trk_g0_3
 (9 2)  (447 210)  (447 210)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_h_l_36
 (10 2)  (448 210)  (448 210)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_h_l_36
 (25 2)  (463 210)  (463 210)  routing T_9_13.sp4_h_r_14 <X> T_9_13.lc_trk_g0_6
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp4_h_r_14 <X> T_9_13.lc_trk_g0_6
 (24 3)  (462 211)  (462 211)  routing T_9_13.sp4_h_r_14 <X> T_9_13.lc_trk_g0_6
 (15 10)  (453 218)  (453 218)  routing T_9_13.sp12_v_t_2 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.sp12_v_t_2 <X> T_9_13.lc_trk_g2_5
 (27 10)  (465 218)  (465 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 218)  (466 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 218)  (473 218)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_5
 (41 10)  (479 218)  (479 218)  LC_5 Logic Functioning bit
 (18 11)  (456 219)  (456 219)  routing T_9_13.sp12_v_t_2 <X> T_9_13.lc_trk_g2_5
 (26 11)  (464 219)  (464 219)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 219)  (471 219)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_5
 (46 11)  (484 219)  (484 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (459 220)  (459 220)  routing T_9_13.sp4_v_t_14 <X> T_9_13.lc_trk_g3_3
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_v_t_14 <X> T_9_13.lc_trk_g3_3
 (8 15)  (446 223)  (446 223)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_47
 (9 15)  (447 223)  (447 223)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_47


LogicTile_10_13

 (14 0)  (506 208)  (506 208)  routing T_10_13.sp4_h_r_8 <X> T_10_13.lc_trk_g0_0
 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (15 1)  (507 209)  (507 209)  routing T_10_13.sp4_h_r_8 <X> T_10_13.lc_trk_g0_0
 (16 1)  (508 209)  (508 209)  routing T_10_13.sp4_h_r_8 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (15 2)  (507 210)  (507 210)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (510 211)  (510 211)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 212)  (516 212)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g1_3
 (27 4)  (519 212)  (519 212)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 212)  (522 212)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (21 5)  (513 213)  (513 213)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g1_3
 (26 5)  (518 213)  (518 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 213)  (519 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 213)  (520 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 213)  (522 213)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (11 6)  (503 214)  (503 214)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (13 6)  (505 214)  (505 214)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (21 6)  (513 214)  (513 214)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 214)  (519 214)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 214)  (520 214)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (40 6)  (532 214)  (532 214)  LC_3 Logic Functioning bit
 (41 6)  (533 214)  (533 214)  LC_3 Logic Functioning bit
 (42 6)  (534 214)  (534 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (50 6)  (542 214)  (542 214)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (504 215)  (504 215)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (14 7)  (506 215)  (506 215)  routing T_10_13.top_op_4 <X> T_10_13.lc_trk_g1_4
 (15 7)  (507 215)  (507 215)  routing T_10_13.top_op_4 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.top_op_6 <X> T_10_13.lc_trk_g1_6
 (25 7)  (517 215)  (517 215)  routing T_10_13.top_op_6 <X> T_10_13.lc_trk_g1_6
 (26 7)  (518 215)  (518 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (14 8)  (506 216)  (506 216)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (21 8)  (513 216)  (513 216)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g2_3
 (22 8)  (514 216)  (514 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 216)  (516 216)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g2_3
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (46 8)  (538 216)  (538 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (506 217)  (506 217)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 217)  (522 217)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_v_t_30 <X> T_10_13.lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.sp4_v_t_30 <X> T_10_13.lc_trk_g3_3
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (41 12)  (533 220)  (533 220)  LC_6 Logic Functioning bit
 (43 12)  (535 220)  (535 220)  LC_6 Logic Functioning bit
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_r_v_b_41 <X> T_10_13.lc_trk_g3_1
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 221)  (515 221)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g3_2
 (24 13)  (516 221)  (516 221)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g3_2
 (26 13)  (518 221)  (518 221)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 221)  (519 221)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (40 13)  (532 221)  (532 221)  LC_6 Logic Functioning bit
 (41 13)  (533 221)  (533 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (43 13)  (535 221)  (535 221)  LC_6 Logic Functioning bit
 (25 14)  (517 222)  (517 222)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g3_6
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 222)  (525 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (50 14)  (542 222)  (542 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 223)  (518 223)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 223)  (519 223)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (14 0)  (560 208)  (560 208)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g0_0
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (21 0)  (567 208)  (567 208)  routing T_11_13.bnr_op_3 <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 208)  (571 208)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g0_2
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (14 1)  (560 209)  (560 209)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (564 209)  (564 209)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (21 1)  (567 209)  (567 209)  routing T_11_13.bnr_op_3 <X> T_11_13.lc_trk_g0_3
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 209)  (571 209)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g0_2
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (21 2)  (567 210)  (567 210)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (50 2)  (596 210)  (596 210)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (567 211)  (567 211)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (14 4)  (560 212)  (560 212)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g1_0
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 212)  (564 212)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g1_1
 (21 4)  (567 212)  (567 212)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 212)  (570 212)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g1_3
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (42 4)  (588 212)  (588 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 213)  (560 213)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (564 213)  (564 213)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g1_1
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (14 6)  (560 214)  (560 214)  routing T_11_13.bnr_op_4 <X> T_11_13.lc_trk_g1_4
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (25 6)  (571 214)  (571 214)  routing T_11_13.bnr_op_6 <X> T_11_13.lc_trk_g1_6
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 214)  (576 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (40 6)  (586 214)  (586 214)  LC_3 Logic Functioning bit
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (46 6)  (592 214)  (592 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 215)  (560 215)  routing T_11_13.bnr_op_4 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (564 215)  (564 215)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 215)  (571 215)  routing T_11_13.bnr_op_6 <X> T_11_13.lc_trk_g1_6
 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (40 7)  (586 215)  (586 215)  LC_3 Logic Functioning bit
 (41 7)  (587 215)  (587 215)  LC_3 Logic Functioning bit
 (46 7)  (592 215)  (592 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (593 215)  (593 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (560 216)  (560 216)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g2_0
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (15 9)  (561 217)  (561 217)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (41 9)  (587 217)  (587 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (26 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (40 11)  (586 219)  (586 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (14 12)  (560 220)  (560 220)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g3_0
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (15 13)  (561 221)  (561 221)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (40 13)  (586 221)  (586 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (14 14)  (560 222)  (560 222)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g3_4
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 222)  (564 222)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g3_5
 (21 14)  (567 222)  (567 222)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 222)  (572 222)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (50 14)  (596 222)  (596 222)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (557 223)  (557 223)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_h_l_46
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (12 0)  (612 208)  (612 208)  routing T_12_13.sp4_h_l_46 <X> T_12_13.sp4_h_r_2
 (25 0)  (625 208)  (625 208)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g0_2
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (13 1)  (613 209)  (613 209)  routing T_12_13.sp4_h_l_46 <X> T_12_13.sp4_h_r_2
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g0_2
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (49 1)  (649 209)  (649 209)  Carry_In_Mux bit 

 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 211)  (600 211)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g0_4
 (16 3)  (616 211)  (616 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (614 212)  (614 212)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g1_0
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 10)  (608 218)  (608 218)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_h_l_42
 (11 13)  (611 221)  (611 221)  routing T_12_13.sp4_h_l_38 <X> T_12_13.sp4_h_r_11
 (13 13)  (613 221)  (613 221)  routing T_12_13.sp4_h_l_38 <X> T_12_13.sp4_h_r_11
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r


LogicTile_13_13

 (1 3)  (655 211)  (655 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_14_13

 (12 0)  (720 208)  (720 208)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_h_r_2
 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_0
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (52 0)  (760 208)  (760 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (721 209)  (721 209)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_h_r_2
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 209)  (741 209)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (4 5)  (712 213)  (712 213)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_r_3
 (11 11)  (719 219)  (719 219)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_h_l_45
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_r_v_b_38 <X> T_14_13.lc_trk_g2_6
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_r_v_b_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g3_2
 (4 14)  (712 222)  (712 222)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_v_t_44
 (6 14)  (714 222)  (714 222)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_v_t_44
 (15 14)  (723 222)  (723 222)  routing T_14_13.sp4_h_l_16 <X> T_14_13.lc_trk_g3_5
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_h_l_16 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (5 15)  (713 223)  (713 223)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_v_t_44
 (18 15)  (726 223)  (726 223)  routing T_14_13.sp4_h_l_16 <X> T_14_13.lc_trk_g3_5


LogicTile_15_13

 (12 4)  (774 212)  (774 212)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_5
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 214)  (802 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (46 6)  (808 214)  (808 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 214)  (809 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (53 7)  (815 215)  (815 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 216)  (776 216)  routing T_15_13.sp12_v_b_0 <X> T_15_13.lc_trk_g2_0
 (6 9)  (768 217)  (768 217)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_h_r_6
 (14 9)  (776 217)  (776 217)  routing T_15_13.sp12_v_b_0 <X> T_15_13.lc_trk_g2_0
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp12_v_b_0 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_h_l_46


LogicTile_16_13

 (12 6)  (828 214)  (828 214)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_l_40
 (11 7)  (827 215)  (827 215)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_l_40
 (8 8)  (824 216)  (824 216)  routing T_16_13.sp4_h_l_46 <X> T_16_13.sp4_h_r_7
 (10 8)  (826 216)  (826 216)  routing T_16_13.sp4_h_l_46 <X> T_16_13.sp4_h_r_7
 (10 10)  (826 218)  (826 218)  routing T_16_13.sp4_v_b_2 <X> T_16_13.sp4_h_l_42
 (10 12)  (826 220)  (826 220)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_r_10


LogicTile_17_13

 (3 6)  (877 214)  (877 214)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_v_t_23
 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (10 11)  (884 219)  (884 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42


LogicTile_18_13

 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 208)  (963 208)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.input_2_0
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 209)  (963 209)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.input_2_0
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (949 210)  (949 210)  routing T_18_13.sp4_h_l_10 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 210)  (951 210)  routing T_18_13.sp4_h_l_10 <X> T_18_13.lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.sp4_h_l_10 <X> T_18_13.lc_trk_g0_7
 (25 2)  (953 210)  (953 210)  routing T_18_13.sp4_h_l_11 <X> T_18_13.lc_trk_g0_6
 (2 3)  (930 211)  (930 211)  routing T_18_13.lc_trk_g0_0 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (21 3)  (949 211)  (949 211)  routing T_18_13.sp4_h_l_10 <X> T_18_13.lc_trk_g0_7
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_l_11 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_l_11 <X> T_18_13.lc_trk_g0_6
 (25 3)  (953 211)  (953 211)  routing T_18_13.sp4_h_l_11 <X> T_18_13.lc_trk_g0_6
 (12 4)  (940 212)  (940 212)  routing T_18_13.sp4_h_l_39 <X> T_18_13.sp4_h_r_5
 (14 4)  (942 212)  (942 212)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g1_0
 (13 5)  (941 213)  (941 213)  routing T_18_13.sp4_h_l_39 <X> T_18_13.sp4_h_r_5
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (942 214)  (942 214)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g1_4
 (10 7)  (938 215)  (938 215)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_v_t_41
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (942 216)  (942 216)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (25 8)  (953 216)  (953 216)  routing T_18_13.sp4_h_r_34 <X> T_18_13.lc_trk_g2_2
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (14 9)  (942 217)  (942 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (15 9)  (943 217)  (943 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (16 9)  (944 217)  (944 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_h_r_34 <X> T_18_13.lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.sp4_h_r_34 <X> T_18_13.lc_trk_g2_2
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.input_2_4
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (40 9)  (968 217)  (968 217)  LC_4 Logic Functioning bit
 (12 10)  (940 218)  (940 218)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (16 10)  (944 218)  (944 218)  routing T_18_13.sp4_v_b_37 <X> T_18_13.lc_trk_g2_5
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 218)  (946 218)  routing T_18_13.sp4_v_b_37 <X> T_18_13.lc_trk_g2_5
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 218)  (963 218)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (10 11)  (938 219)  (938 219)  routing T_18_13.sp4_h_l_39 <X> T_18_13.sp4_v_t_42
 (11 11)  (939 219)  (939 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (13 11)  (941 219)  (941 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (946 219)  (946 219)  routing T_18_13.sp4_v_b_37 <X> T_18_13.lc_trk_g2_5
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 219)  (961 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (34 11)  (962 219)  (962 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (35 11)  (963 219)  (963 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (50 12)  (978 220)  (978 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_r_v_b_41 <X> T_18_13.lc_trk_g3_1
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (48 13)  (976 221)  (976 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp4_r_v_b_44 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g3_6
 (24 15)  (952 223)  (952 223)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g3_6


LogicTile_19_13

 (14 2)  (996 210)  (996 210)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (14 3)  (996 211)  (996 211)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (15 3)  (997 211)  (997 211)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (5 4)  (987 212)  (987 212)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_r_3
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 214)  (1010 214)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 214)  (1012 214)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (52 6)  (1034 214)  (1034 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1015 215)  (1015 215)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_3
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (12 8)  (994 216)  (994 216)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_8
 (22 8)  (1004 216)  (1004 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 216)  (1005 216)  routing T_19_13.sp12_v_b_11 <X> T_19_13.lc_trk_g2_3
 (13 9)  (995 217)  (995 217)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_8
 (5 11)  (987 219)  (987 219)  routing T_19_13.sp4_h_l_43 <X> T_19_13.sp4_v_t_43
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (24 14)  (1006 222)  (1006 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (21 15)  (1003 223)  (1003 223)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7


LogicTile_20_13

 (9 0)  (1045 208)  (1045 208)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_1
 (10 0)  (1046 208)  (1046 208)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_1
 (15 0)  (1051 208)  (1051 208)  routing T_20_13.sp4_h_r_1 <X> T_20_13.lc_trk_g0_1
 (16 0)  (1052 208)  (1052 208)  routing T_20_13.sp4_h_r_1 <X> T_20_13.lc_trk_g0_1
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (14 1)  (1050 209)  (1050 209)  routing T_20_13.sp4_r_v_b_35 <X> T_20_13.lc_trk_g0_0
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1054 209)  (1054 209)  routing T_20_13.sp4_h_r_1 <X> T_20_13.lc_trk_g0_1
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 210)  (1051 210)  routing T_20_13.sp4_h_r_21 <X> T_20_13.lc_trk_g0_5
 (16 2)  (1052 210)  (1052 210)  routing T_20_13.sp4_h_r_21 <X> T_20_13.lc_trk_g0_5
 (17 2)  (1053 210)  (1053 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1054 210)  (1054 210)  routing T_20_13.sp4_h_r_21 <X> T_20_13.lc_trk_g0_5
 (26 2)  (1062 210)  (1062 210)  routing T_20_13.lc_trk_g0_5 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 210)  (1069 210)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 210)  (1071 210)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (37 2)  (1073 210)  (1073 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (2 3)  (1038 211)  (1038 211)  routing T_20_13.lc_trk_g0_0 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (18 3)  (1054 211)  (1054 211)  routing T_20_13.sp4_h_r_21 <X> T_20_13.lc_trk_g0_5
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 211)  (1069 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (34 3)  (1070 211)  (1070 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (35 3)  (1071 211)  (1071 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (36 3)  (1072 211)  (1072 211)  LC_1 Logic Functioning bit
 (39 3)  (1075 211)  (1075 211)  LC_1 Logic Functioning bit
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 212)  (1066 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (50 4)  (1086 212)  (1086 212)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1062 213)  (1062 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (41 5)  (1077 213)  (1077 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (47 5)  (1083 213)  (1083 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (1042 214)  (1042 214)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_t_38
 (21 6)  (1057 214)  (1057 214)  routing T_20_13.wire_logic_cluster/lc_7/out <X> T_20_13.lc_trk_g1_7
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (1039 215)  (1039 215)  routing T_20_13.sp12_h_l_23 <X> T_20_13.sp12_v_t_23
 (14 8)  (1050 216)  (1050 216)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g2_0
 (15 9)  (1051 217)  (1051 217)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (8 11)  (1044 219)  (1044 219)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_v_t_42
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1059 219)  (1059 219)  routing T_20_13.sp4_v_b_46 <X> T_20_13.lc_trk_g2_6
 (24 11)  (1060 219)  (1060 219)  routing T_20_13.sp4_v_b_46 <X> T_20_13.lc_trk_g2_6
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1054 221)  (1054 221)  routing T_20_13.sp4_r_v_b_41 <X> T_20_13.lc_trk_g3_1
 (14 14)  (1050 222)  (1050 222)  routing T_20_13.sp4_v_b_36 <X> T_20_13.lc_trk_g3_4
 (15 14)  (1051 222)  (1051 222)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g3_5
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g3_5
 (25 14)  (1061 222)  (1061 222)  routing T_20_13.sp4_v_b_38 <X> T_20_13.lc_trk_g3_6
 (27 14)  (1063 222)  (1063 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 222)  (1064 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (14 15)  (1050 223)  (1050 223)  routing T_20_13.sp4_v_b_36 <X> T_20_13.lc_trk_g3_4
 (16 15)  (1052 223)  (1052 223)  routing T_20_13.sp4_v_b_36 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g3_5
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 223)  (1059 223)  routing T_20_13.sp4_v_b_38 <X> T_20_13.lc_trk_g3_6
 (25 15)  (1061 223)  (1061 223)  routing T_20_13.sp4_v_b_38 <X> T_20_13.lc_trk_g3_6
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (41 15)  (1077 223)  (1077 223)  LC_7 Logic Functioning bit
 (43 15)  (1079 223)  (1079 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (39 0)  (1129 208)  (1129 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (43 0)  (1133 208)  (1133 208)  LC_0 Logic Functioning bit
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (14 2)  (1104 210)  (1104 210)  routing T_21_13.sp4_h_l_1 <X> T_21_13.lc_trk_g0_4
 (15 3)  (1105 211)  (1105 211)  routing T_21_13.sp4_h_l_1 <X> T_21_13.lc_trk_g0_4
 (16 3)  (1106 211)  (1106 211)  routing T_21_13.sp4_h_l_1 <X> T_21_13.lc_trk_g0_4
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (15 5)  (1105 213)  (1105 213)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g1_0
 (16 5)  (1106 213)  (1106 213)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g1_0
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 213)  (1115 213)  routing T_21_13.sp4_r_v_b_26 <X> T_21_13.lc_trk_g1_2
 (14 8)  (1104 216)  (1104 216)  routing T_21_13.sp4_h_r_40 <X> T_21_13.lc_trk_g2_0
 (22 8)  (1112 216)  (1112 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 216)  (1113 216)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g2_3
 (24 8)  (1114 216)  (1114 216)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g2_3
 (14 9)  (1104 217)  (1104 217)  routing T_21_13.sp4_h_r_40 <X> T_21_13.lc_trk_g2_0
 (15 9)  (1105 217)  (1105 217)  routing T_21_13.sp4_h_r_40 <X> T_21_13.lc_trk_g2_0
 (16 9)  (1106 217)  (1106 217)  routing T_21_13.sp4_h_r_40 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (1111 217)  (1111 217)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g2_3
 (12 10)  (1102 218)  (1102 218)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_45
 (27 10)  (1117 218)  (1117 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 218)  (1118 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (13 11)  (1103 219)  (1103 219)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_45
 (26 11)  (1116 219)  (1116 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 219)  (1122 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1123 219)  (1123 219)  routing T_21_13.lc_trk_g2_3 <X> T_21_13.input_2_5
 (35 11)  (1125 219)  (1125 219)  routing T_21_13.lc_trk_g2_3 <X> T_21_13.input_2_5
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (46 11)  (1136 219)  (1136 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 13)  (1105 221)  (1105 221)  routing T_21_13.sp4_v_t_29 <X> T_21_13.lc_trk_g3_0
 (16 13)  (1106 221)  (1106 221)  routing T_21_13.sp4_v_t_29 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (8 14)  (1098 222)  (1098 222)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_h_l_47
 (9 14)  (1099 222)  (1099 222)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_h_l_47
 (10 14)  (1100 222)  (1100 222)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_h_l_47
 (12 14)  (1102 222)  (1102 222)  routing T_21_13.sp4_h_r_8 <X> T_21_13.sp4_h_l_46
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (13 15)  (1103 223)  (1103 223)  routing T_21_13.sp4_h_r_8 <X> T_21_13.sp4_h_l_46


LogicTile_22_13

 (14 4)  (1158 212)  (1158 212)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g1_0
 (26 4)  (1170 212)  (1170 212)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 212)  (1171 212)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 212)  (1178 212)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 212)  (1179 212)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (42 4)  (1186 212)  (1186 212)  LC_2 Logic Functioning bit
 (15 5)  (1159 213)  (1159 213)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g1_0
 (16 5)  (1160 213)  (1160 213)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g1_0
 (17 5)  (1161 213)  (1161 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 5)  (1172 213)  (1172 213)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 213)  (1176 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 213)  (1177 213)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (35 5)  (1179 213)  (1179 213)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (48 5)  (1192 213)  (1192 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1195 213)  (1195 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 7)  (1156 215)  (1156 215)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_v_t_40
 (12 8)  (1156 216)  (1156 216)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_8
 (13 9)  (1157 217)  (1157 217)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_8
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g2_4
 (25 10)  (1169 218)  (1169 218)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g2_4
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 219)  (1167 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (14 12)  (1158 220)  (1158 220)  routing T_22_13.sp4_v_b_24 <X> T_22_13.lc_trk_g3_0
 (16 13)  (1160 221)  (1160 221)  routing T_22_13.sp4_v_b_24 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


RAM_Tile_25_13

 (9 0)  (1315 208)  (1315 208)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_h_r_1
 (10 0)  (1316 208)  (1316 208)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_h_r_1
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (8 3)  (1314 211)  (1314 211)  routing T_25_13.sp4_h_r_1 <X> T_25_13.sp4_v_t_36
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_h_r_1 <X> T_25_13.sp4_v_t_36
 (8 5)  (1314 213)  (1314 213)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_v_b_4
 (9 5)  (1315 213)  (1315 213)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_v_b_4
 (10 5)  (1316 213)  (1316 213)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_v_b_4
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 213)  (1331 213)  routing T_25_13.sp4_r_v_b_26 <X> T_25_13.lc_trk_g1_2
 (12 6)  (1318 214)  (1318 214)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (15 6)  (1321 214)  (1321 214)  routing T_25_13.sp4_v_t_8 <X> T_25_13.lc_trk_g1_5
 (16 6)  (1322 214)  (1322 214)  routing T_25_13.sp4_v_t_8 <X> T_25_13.lc_trk_g1_5
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (11 7)  (1317 215)  (1317 215)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (14 8)  (1320 216)  (1320 216)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (14 9)  (1320 217)  (1320 217)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (16 9)  (1322 217)  (1322 217)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (17 9)  (1323 217)  (1323 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (12 10)  (1318 218)  (1318 218)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_h_l_45
 (9 11)  (1315 219)  (1315 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (10 11)  (1316 219)  (1316 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_6_12

 (4 2)  (292 194)  (292 194)  routing T_6_12.sp4_v_b_4 <X> T_6_12.sp4_v_t_37
 (6 2)  (294 194)  (294 194)  routing T_6_12.sp4_v_b_4 <X> T_6_12.sp4_v_t_37
 (8 4)  (296 196)  (296 196)  routing T_6_12.sp4_v_b_4 <X> T_6_12.sp4_h_r_4
 (9 4)  (297 196)  (297 196)  routing T_6_12.sp4_v_b_4 <X> T_6_12.sp4_h_r_4


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 206)  (411 206)  routing T_8_12.tnr_op_5 <X> T_8_12.lc_trk_g3_5
 (17 14)  (413 206)  (413 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (14 15)  (410 207)  (410 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (15 15)  (411 207)  (411 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (16 15)  (412 207)  (412 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (17 15)  (413 207)  (413 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_9_12

 (8 12)  (446 204)  (446 204)  routing T_9_12.sp4_v_b_4 <X> T_9_12.sp4_h_r_10
 (9 12)  (447 204)  (447 204)  routing T_9_12.sp4_v_b_4 <X> T_9_12.sp4_h_r_10
 (10 12)  (448 204)  (448 204)  routing T_9_12.sp4_v_b_4 <X> T_9_12.sp4_h_r_10


LogicTile_10_12

 (11 6)  (503 198)  (503 198)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40
 (13 6)  (505 198)  (505 198)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40
 (12 7)  (504 199)  (504 199)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40


LogicTile_11_12

 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (40 6)  (586 198)  (586 198)  LC_3 Logic Functioning bit
 (42 6)  (588 198)  (588 198)  LC_3 Logic Functioning bit
 (46 6)  (592 198)  (592 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (597 198)  (597 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5


LogicTile_12_12

 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (50 1)  (650 193)  (650 193)  Carry_In_Mux bit 

 (53 1)  (653 193)  (653 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (0 3)  (600 195)  (600 195)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (14 3)  (614 195)  (614 195)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g0_4
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g0_4
 (16 3)  (616 195)  (616 195)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (53 3)  (653 195)  (653 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (51 5)  (651 197)  (651 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g1_5
 (25 6)  (625 198)  (625 198)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (51 7)  (651 199)  (651 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (625 200)  (625 200)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g2_2
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (51 8)  (651 200)  (651 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g2_2
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (53 11)  (653 203)  (653 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (614 204)  (614 204)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g3_0
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (53 13)  (653 205)  (653 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (21 14)  (621 206)  (621 206)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (44 14)  (644 206)  (644 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (51 14)  (651 206)  (651 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (9 0)  (663 192)  (663 192)  routing T_13_12.sp4_h_l_47 <X> T_13_12.sp4_h_r_1
 (10 0)  (664 192)  (664 192)  routing T_13_12.sp4_h_l_47 <X> T_13_12.sp4_h_r_1
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (14 3)  (668 195)  (668 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 196)  (694 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (40 5)  (694 197)  (694 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_v_b_47 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_v_b_47 <X> T_13_12.lc_trk_g2_7


LogicTile_15_12

 (19 6)  (781 198)  (781 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_12

 (19 2)  (835 194)  (835 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 6)  (824 198)  (824 198)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_h_l_41
 (10 6)  (826 198)  (826 198)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_h_l_41
 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_12

 (8 3)  (882 195)  (882 195)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_t_36


LogicTile_18_12

 (11 14)  (939 206)  (939 206)  routing T_18_12.sp4_h_r_5 <X> T_18_12.sp4_v_t_46
 (13 14)  (941 206)  (941 206)  routing T_18_12.sp4_h_r_5 <X> T_18_12.sp4_v_t_46
 (12 15)  (940 207)  (940 207)  routing T_18_12.sp4_h_r_5 <X> T_18_12.sp4_v_t_46


LogicTile_19_12

 (5 15)  (987 207)  (987 207)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_t_44


LogicTile_20_12

 (19 6)  (1055 198)  (1055 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 10)  (1048 202)  (1048 202)  routing T_20_12.sp4_v_t_45 <X> T_20_12.sp4_h_l_45
 (11 11)  (1047 203)  (1047 203)  routing T_20_12.sp4_v_t_45 <X> T_20_12.sp4_h_l_45
 (11 14)  (1047 206)  (1047 206)  routing T_20_12.sp4_v_b_3 <X> T_20_12.sp4_v_t_46
 (13 14)  (1049 206)  (1049 206)  routing T_20_12.sp4_v_b_3 <X> T_20_12.sp4_v_t_46


LogicTile_21_12

 (9 7)  (1099 199)  (1099 199)  routing T_21_12.sp4_v_b_4 <X> T_21_12.sp4_v_t_41


LogicTile_22_12

 (9 0)  (1153 192)  (1153 192)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_h_r_1
 (11 7)  (1155 199)  (1155 199)  routing T_22_12.sp4_h_r_5 <X> T_22_12.sp4_h_l_40
 (4 12)  (1148 204)  (1148 204)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_v_b_9
 (6 12)  (1150 204)  (1150 204)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_v_b_9


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (1328 197)  (1328 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 197)  (1331 197)  routing T_25_12.sp4_r_v_b_26 <X> T_25_12.lc_trk_g1_2
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g1_2 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (36 8)  (1342 200)  (1342 200)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g1_2 <X> T_25_12.wire_bram/ram/WDATA_3
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (15 11)  (1321 203)  (1321 203)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (13 184)  (13 184)  routing T_0_11.span4_horz_8 <X> T_0_11.lc_trk_g1_0
 (5 8)  (12 184)  (12 184)  routing T_0_11.span4_horz_33 <X> T_0_11.lc_trk_g1_1
 (6 8)  (11 184)  (11 184)  routing T_0_11.span4_horz_33 <X> T_0_11.lc_trk_g1_1
 (7 8)  (10 184)  (10 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 184)  (9 184)  routing T_0_11.span4_horz_33 <X> T_0_11.lc_trk_g1_1
 (4 9)  (13 185)  (13 185)  routing T_0_11.span4_horz_8 <X> T_0_11.lc_trk_g1_0
 (6 9)  (11 185)  (11 185)  routing T_0_11.span4_horz_8 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_2_11

 (5 14)  (77 190)  (77 190)  routing T_2_11.sp4_v_t_38 <X> T_2_11.sp4_h_l_44
 (4 15)  (76 191)  (76 191)  routing T_2_11.sp4_v_t_38 <X> T_2_11.sp4_h_l_44
 (6 15)  (78 191)  (78 191)  routing T_2_11.sp4_v_t_38 <X> T_2_11.sp4_h_l_44


LogicTile_4_11

 (12 10)  (192 186)  (192 186)  routing T_4_11.sp4_v_t_45 <X> T_4_11.sp4_h_l_45
 (11 11)  (191 187)  (191 187)  routing T_4_11.sp4_v_t_45 <X> T_4_11.sp4_h_l_45


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (21 0)  (417 176)  (417 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (22 0)  (418 176)  (418 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 176)  (420 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 177)  (412 177)  routing T_8_11.sp12_h_r_8 <X> T_8_11.lc_trk_g0_0
 (17 1)  (413 177)  (413 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 177)  (417 177)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g0_0 <X> T_8_11.wire_bram/ram/RCLK
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (8 11)  (404 187)  (404 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (10 11)  (406 187)  (406 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (18 15)  (414 191)  (414 191)  routing T_8_11.sp4_r_v_b_45 <X> T_8_11.lc_trk_g3_5


LogicTile_9_11

 (11 10)  (449 186)  (449 186)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_v_t_45
 (13 10)  (451 186)  (451 186)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_v_t_45
 (13 12)  (451 188)  (451 188)  routing T_9_11.sp4_v_t_46 <X> T_9_11.sp4_v_b_11


LogicTile_13_11

 (8 15)  (662 191)  (662 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47
 (9 15)  (663 191)  (663 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47
 (10 15)  (664 191)  (664 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47


LogicTile_15_11

 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (50 1)  (812 177)  (812 177)  Carry_In_Mux bit 

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 180)  (783 180)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (25 4)  (787 180)  (787 180)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (0 5)  (762 181)  (762 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (21 5)  (783 181)  (783 181)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (44 8)  (806 184)  (806 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (14 10)  (776 186)  (776 186)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (39 11)  (801 187)  (801 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (14 12)  (776 188)  (776 188)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g3_0
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (21 12)  (783 188)  (783 188)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g3_3
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (762 190)  (762 190)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 190)  (776 190)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g3_4
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g3_5
 (1 15)  (763 191)  (763 191)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_11

 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 178)  (819 178)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_l_23
 (10 2)  (826 178)  (826 178)  routing T_16_11.sp4_v_b_8 <X> T_16_11.sp4_h_l_36
 (26 2)  (842 178)  (842 178)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 179)  (853 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 184)  (834 184)  routing T_16_11.wire_logic_cluster/lc_1/out <X> T_16_11.lc_trk_g2_1
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (47 12)  (863 188)  (863 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 188)  (867 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit


LogicTile_17_11

 (4 2)  (878 178)  (878 178)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_v_t_37
 (6 2)  (880 178)  (880 178)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_v_t_37
 (8 4)  (882 180)  (882 180)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_h_r_4
 (9 4)  (883 180)  (883 180)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_h_r_4
 (9 6)  (883 182)  (883 182)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_h_l_41


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (3 7)  (985 183)  (985 183)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_v_t_23


LogicTile_21_11

 (6 14)  (1096 190)  (1096 190)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_t_44


RAM_Tile_25_11

 (10 0)  (1316 176)  (1316 176)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_r_1
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (11 2)  (1317 178)  (1317 178)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (12 3)  (1318 179)  (1318 179)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (15 4)  (1321 180)  (1321 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (16 4)  (1322 180)  (1322 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (17 4)  (1323 180)  (1323 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 181)  (1324 181)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp12_h_r_12 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (13 8)  (1319 184)  (1319 184)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_v_b_8
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (41 8)  (1347 184)  (1347 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 190)  (1321 190)  routing T_25_11.sp4_v_b_45 <X> T_25_11.lc_trk_g3_5
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_b_45 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (13 2)  (1361 178)  (1361 178)  routing T_26_11.sp4_v_b_2 <X> T_26_11.sp4_v_t_39


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 162)  (414 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 11)  (410 171)  (410 171)  routing T_8_10.sp4_r_v_b_36 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (409 174)  (409 174)  routing T_8_10.sp4_v_b_11 <X> T_8_10.sp4_v_t_46
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (13 10)  (451 170)  (451 170)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_v_t_45


LogicTile_11_10

 (5 0)  (551 160)  (551 160)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_h_r_0
 (6 1)  (552 161)  (552 161)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_h_r_0
 (5 2)  (551 162)  (551 162)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_h_l_37
 (11 10)  (557 170)  (557 170)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_v_t_45
 (13 10)  (559 170)  (559 170)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_v_t_45


LogicTile_13_10

 (3 6)  (657 166)  (657 166)  routing T_13_10.sp12_h_r_0 <X> T_13_10.sp12_v_t_23
 (3 7)  (657 167)  (657 167)  routing T_13_10.sp12_h_r_0 <X> T_13_10.sp12_v_t_23


LogicTile_15_10

 (15 0)  (777 160)  (777 160)  routing T_15_10.top_op_1 <X> T_15_10.lc_trk_g0_1
 (17 0)  (779 160)  (779 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (6 1)  (768 161)  (768 161)  routing T_15_10.sp4_h_l_37 <X> T_15_10.sp4_h_r_0
 (18 1)  (780 161)  (780 161)  routing T_15_10.top_op_1 <X> T_15_10.lc_trk_g0_1
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.top_op_2 <X> T_15_10.lc_trk_g0_2
 (25 1)  (787 161)  (787 161)  routing T_15_10.top_op_2 <X> T_15_10.lc_trk_g0_2
 (26 2)  (788 162)  (788 162)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (40 2)  (802 162)  (802 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (27 3)  (789 163)  (789 163)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 163)  (791 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 163)  (792 163)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 163)  (793 163)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 163)  (794 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (38 3)  (800 163)  (800 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (40 3)  (802 163)  (802 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (42 3)  (804 163)  (804 163)  LC_1 Logic Functioning bit
 (43 3)  (805 163)  (805 163)  LC_1 Logic Functioning bit
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g1_3
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (50 4)  (812 164)  (812 164)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (815 164)  (815 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (776 165)  (776 165)  routing T_15_10.top_op_0 <X> T_15_10.lc_trk_g1_0
 (15 5)  (777 165)  (777 165)  routing T_15_10.top_op_0 <X> T_15_10.lc_trk_g1_0
 (17 5)  (779 165)  (779 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (783 165)  (783 165)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g1_3
 (27 5)  (789 165)  (789 165)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (15 6)  (777 166)  (777 166)  routing T_15_10.top_op_5 <X> T_15_10.lc_trk_g1_5
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (14 7)  (776 167)  (776 167)  routing T_15_10.top_op_4 <X> T_15_10.lc_trk_g1_4
 (15 7)  (777 167)  (777 167)  routing T_15_10.top_op_4 <X> T_15_10.lc_trk_g1_4
 (17 7)  (779 167)  (779 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (780 167)  (780 167)  routing T_15_10.top_op_5 <X> T_15_10.lc_trk_g1_5
 (22 15)  (784 175)  (784 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 175)  (786 175)  routing T_15_10.tnr_op_6 <X> T_15_10.lc_trk_g3_6


LogicTile_16_10

 (15 0)  (831 160)  (831 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (17 0)  (833 160)  (833 160)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 160)  (834 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (47 0)  (863 160)  (863 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (829 161)  (829 161)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_h_r_2
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 161)  (839 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (27 1)  (843 161)  (843 161)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 164)  (830 164)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g1_0
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (17 5)  (833 165)  (833 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 9)  (830 169)  (830 169)  routing T_16_10.tnl_op_0 <X> T_16_10.lc_trk_g2_0
 (15 9)  (831 169)  (831 169)  routing T_16_10.tnl_op_0 <X> T_16_10.lc_trk_g2_0
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (15 14)  (831 174)  (831 174)  routing T_16_10.tnl_op_5 <X> T_16_10.lc_trk_g3_5
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (834 175)  (834 175)  routing T_16_10.tnl_op_5 <X> T_16_10.lc_trk_g3_5


LogicTile_19_10

 (13 2)  (995 162)  (995 162)  routing T_19_10.sp4_v_b_2 <X> T_19_10.sp4_v_t_39
 (11 9)  (993 169)  (993 169)  routing T_19_10.sp4_h_l_37 <X> T_19_10.sp4_h_r_8
 (13 9)  (995 169)  (995 169)  routing T_19_10.sp4_h_l_37 <X> T_19_10.sp4_h_r_8


LogicTile_22_10

 (5 12)  (1149 172)  (1149 172)  routing T_22_10.sp4_v_t_44 <X> T_22_10.sp4_h_r_9


LogicTile_23_10

 (8 4)  (1206 164)  (1206 164)  routing T_23_10.sp4_h_l_45 <X> T_23_10.sp4_h_r_4
 (10 4)  (1208 164)  (1208 164)  routing T_23_10.sp4_h_l_45 <X> T_23_10.sp4_h_r_4


LogicTile_24_10

 (3 1)  (1255 161)  (1255 161)  routing T_24_10.sp12_h_l_23 <X> T_24_10.sp12_v_b_0


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 162)  (1309 162)  routing T_25_10.sp12_h_r_0 <X> T_25_10.sp12_h_l_23
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (3 3)  (1309 163)  (1309 163)  routing T_25_10.sp12_h_r_0 <X> T_25_10.sp12_h_l_23
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (13 6)  (1319 166)  (1319 166)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_v_t_40
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (37 8)  (1343 168)  (1343 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (13 10)  (1319 170)  (1319 170)  routing T_25_10.sp4_v_b_8 <X> T_25_10.sp4_v_t_45
 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (14 15)  (1320 175)  (1320 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (15 15)  (1321 175)  (1321 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (16 15)  (1322 175)  (1322 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_26_10

 (11 2)  (1359 162)  (1359 162)  routing T_26_10.sp4_v_b_6 <X> T_26_10.sp4_v_t_39
 (13 2)  (1361 162)  (1361 162)  routing T_26_10.sp4_v_b_6 <X> T_26_10.sp4_v_t_39


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (4 0)  (400 144)  (400 144)  routing T_8_9.sp4_v_t_37 <X> T_8_9.sp4_v_b_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 145)  (410 145)  routing T_8_9.sp4_r_v_b_35 <X> T_8_9.lc_trk_g0_0
 (17 1)  (413 145)  (413 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g0_0 <X> T_8_9.wire_bram/ram/RCLK
 (12 8)  (408 152)  (408 152)  routing T_8_9.sp4_v_b_8 <X> T_8_9.sp4_h_r_8
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (11 9)  (407 153)  (407 153)  routing T_8_9.sp4_v_b_8 <X> T_8_9.sp4_h_r_8
 (38 9)  (434 153)  (434 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 158)  (410 158)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (16 15)  (412 159)  (412 159)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4


LogicTile_9_9

 (9 1)  (447 145)  (447 145)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_v_b_1


LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_9



LogicTile_12_9

 (4 2)  (604 146)  (604 146)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_v_t_37
 (5 3)  (605 147)  (605 147)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_v_t_37
 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (3 7)  (603 151)  (603 151)  routing T_12_9.sp12_h_l_23 <X> T_12_9.sp12_v_t_23
 (11 9)  (611 153)  (611 153)  routing T_12_9.sp4_h_l_45 <X> T_12_9.sp4_h_r_8
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9

 (8 3)  (662 147)  (662 147)  routing T_13_9.sp4_h_r_7 <X> T_13_9.sp4_v_t_36
 (9 3)  (663 147)  (663 147)  routing T_13_9.sp4_h_r_7 <X> T_13_9.sp4_v_t_36
 (10 3)  (664 147)  (664 147)  routing T_13_9.sp4_h_r_7 <X> T_13_9.sp4_v_t_36
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9

 (21 0)  (729 144)  (729 144)  routing T_14_9.sp12_h_r_3 <X> T_14_9.lc_trk_g0_3
 (22 0)  (730 144)  (730 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (732 144)  (732 144)  routing T_14_9.sp12_h_r_3 <X> T_14_9.lc_trk_g0_3
 (26 0)  (734 144)  (734 144)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 144)  (735 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 144)  (736 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (37 0)  (745 144)  (745 144)  LC_0 Logic Functioning bit
 (38 0)  (746 144)  (746 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (43 0)  (751 144)  (751 144)  LC_0 Logic Functioning bit
 (52 0)  (760 144)  (760 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (729 145)  (729 145)  routing T_14_9.sp12_h_r_3 <X> T_14_9.lc_trk_g0_3
 (26 1)  (734 145)  (734 145)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 145)  (739 145)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 145)  (744 145)  LC_0 Logic Functioning bit
 (38 1)  (746 145)  (746 145)  LC_0 Logic Functioning bit
 (22 3)  (730 147)  (730 147)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (731 147)  (731 147)  routing T_14_9.sp12_h_l_21 <X> T_14_9.lc_trk_g0_6
 (25 3)  (733 147)  (733 147)  routing T_14_9.sp12_h_l_21 <X> T_14_9.lc_trk_g0_6
 (2 4)  (710 148)  (710 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 12)  (722 156)  (722 156)  routing T_14_9.sp4_h_l_21 <X> T_14_9.lc_trk_g3_0
 (15 13)  (723 157)  (723 157)  routing T_14_9.sp4_h_l_21 <X> T_14_9.lc_trk_g3_0
 (16 13)  (724 157)  (724 157)  routing T_14_9.sp4_h_l_21 <X> T_14_9.lc_trk_g3_0
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_15_9

 (3 10)  (765 154)  (765 154)  routing T_15_9.sp12_v_t_22 <X> T_15_9.sp12_h_l_22
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 12)  (765 156)  (765 156)  routing T_15_9.sp12_v_t_22 <X> T_15_9.sp12_h_r_1


LogicTile_16_9

 (6 3)  (822 147)  (822 147)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_h_l_37
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 14)  (931 158)  (931 158)  routing T_18_9.sp12_v_b_1 <X> T_18_9.sp12_v_t_22


LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9

 (5 2)  (1041 146)  (1041 146)  routing T_20_9.sp4_v_b_0 <X> T_20_9.sp4_h_l_37
 (3 3)  (1039 147)  (1039 147)  routing T_20_9.sp12_v_b_0 <X> T_20_9.sp12_h_l_23
 (22 5)  (1058 149)  (1058 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1059 149)  (1059 149)  routing T_20_9.sp12_h_r_10 <X> T_20_9.lc_trk_g1_2
 (27 6)  (1063 150)  (1063 150)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 150)  (1064 150)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 150)  (1065 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 150)  (1067 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 150)  (1068 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 150)  (1069 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 150)  (1070 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 150)  (1072 150)  LC_3 Logic Functioning bit
 (37 6)  (1073 150)  (1073 150)  LC_3 Logic Functioning bit
 (38 6)  (1074 150)  (1074 150)  LC_3 Logic Functioning bit
 (39 6)  (1075 150)  (1075 150)  LC_3 Logic Functioning bit
 (41 6)  (1077 150)  (1077 150)  LC_3 Logic Functioning bit
 (43 6)  (1079 150)  (1079 150)  LC_3 Logic Functioning bit
 (26 7)  (1062 151)  (1062 151)  routing T_20_9.lc_trk_g1_2 <X> T_20_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 151)  (1063 151)  routing T_20_9.lc_trk_g1_2 <X> T_20_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 151)  (1065 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 151)  (1066 151)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 151)  (1067 151)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 151)  (1072 151)  LC_3 Logic Functioning bit
 (38 7)  (1074 151)  (1074 151)  LC_3 Logic Functioning bit
 (51 7)  (1087 151)  (1087 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 12)  (1058 156)  (1058 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 156)  (1059 156)  routing T_20_9.sp12_v_b_11 <X> T_20_9.lc_trk_g3_3
 (22 14)  (1058 158)  (1058 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1057 159)  (1057 159)  routing T_20_9.sp4_r_v_b_47 <X> T_20_9.lc_trk_g3_7


LogicTile_21_9



LogicTile_22_9

 (2 12)  (1146 156)  (1146 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_9



LogicTile_24_9

 (3 6)  (1255 150)  (1255 150)  routing T_24_9.sp12_v_b_0 <X> T_24_9.sp12_v_t_23


RAM_Tile_25_9

 (4 0)  (1310 144)  (1310 144)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_0
 (6 0)  (1312 144)  (1312 144)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (3 2)  (1309 146)  (1309 146)  routing T_25_9.sp12_h_r_0 <X> T_25_9.sp12_h_l_23
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (3 3)  (1309 147)  (1309 147)  routing T_25_9.sp12_h_r_0 <X> T_25_9.sp12_h_l_23
 (15 6)  (1321 150)  (1321 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (16 6)  (1322 150)  (1322 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 8)  (1320 152)  (1320 152)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 152)  (1343 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 9)  (1320 153)  (1320 153)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (16 9)  (1322 153)  (1322 153)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (17 9)  (1323 153)  (1323 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (13 12)  (1319 156)  (1319 156)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_v_b_11
 (12 13)  (1318 157)  (1318 157)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_v_b_11
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (13 14)  (1319 158)  (1319 158)  routing T_25_9.sp4_v_b_11 <X> T_25_9.sp4_v_t_46
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (8 7)  (296 135)  (296 135)  routing T_6_8.sp4_v_b_1 <X> T_6_8.sp4_v_t_41
 (10 7)  (298 135)  (298 135)  routing T_6_8.sp4_v_b_1 <X> T_6_8.sp4_v_t_41


LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (21 8)  (417 136)  (417 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 136)  (433 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (417 137)  (417 137)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8

 (9 7)  (447 135)  (447 135)  routing T_9_8.sp4_v_b_4 <X> T_9_8.sp4_v_t_41


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (2 12)  (930 140)  (930 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_8



LogicTile_20_8

 (19 0)  (1055 128)  (1055 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_21_8

 (10 7)  (1100 135)  (1100 135)  routing T_21_8.sp4_h_l_46 <X> T_21_8.sp4_v_t_41
 (8 15)  (1098 143)  (1098 143)  routing T_21_8.sp4_h_r_4 <X> T_21_8.sp4_v_t_47
 (9 15)  (1099 143)  (1099 143)  routing T_21_8.sp4_h_r_4 <X> T_21_8.sp4_v_t_47
 (10 15)  (1100 143)  (1100 143)  routing T_21_8.sp4_h_r_4 <X> T_21_8.sp4_v_t_47


LogicTile_22_8

 (5 12)  (1149 140)  (1149 140)  routing T_22_8.sp4_v_t_44 <X> T_22_8.sp4_h_r_9


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (8 6)  (1314 134)  (1314 134)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_h_l_41
 (10 6)  (1316 134)  (1316 134)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_h_l_41
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 135)  (1329 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (24 7)  (1330 135)  (1330 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (36 9)  (1342 137)  (1342 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (14 10)  (1320 138)  (1320 138)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (14 11)  (1320 139)  (1320 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (15 11)  (1321 139)  (1321 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8

 (4 12)  (1352 140)  (1352 140)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9
 (5 13)  (1353 141)  (1353 141)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 112)  (419 112)  routing T_8_7.sp12_h_r_11 <X> T_8_7.lc_trk_g0_3
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 113)  (412 113)  routing T_8_7.sp12_h_r_8 <X> T_8_7.lc_trk_g0_0
 (17 1)  (413 113)  (413 113)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g0_0 <X> T_8_7.wire_bram/ram/RCLK
 (9 7)  (405 119)  (405 119)  routing T_8_7.sp4_v_b_4 <X> T_8_7.sp4_v_t_41
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 120)  (433 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (18 15)  (414 127)  (414 127)  routing T_8_7.sp4_r_v_b_45 <X> T_8_7.lc_trk_g3_5


LogicTile_9_7

 (4 2)  (442 114)  (442 114)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_v_t_37
 (6 2)  (444 114)  (444 114)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_v_t_37
 (3 4)  (441 116)  (441 116)  routing T_9_7.sp12_v_t_23 <X> T_9_7.sp12_h_r_0
 (13 12)  (451 124)  (451 124)  routing T_9_7.sp4_v_t_46 <X> T_9_7.sp4_v_b_11


LogicTile_11_7

 (3 6)  (549 118)  (549 118)  routing T_11_7.sp12_v_b_0 <X> T_11_7.sp12_v_t_23


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23


LogicTile_16_7

 (3 2)  (819 114)  (819 114)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_l_23


LogicTile_17_7

 (9 7)  (883 119)  (883 119)  routing T_17_7.sp4_v_b_4 <X> T_17_7.sp4_v_t_41


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0
 (3 7)  (985 119)  (985 119)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_v_t_23
 (2 12)  (984 124)  (984 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_7

 (3 7)  (1039 119)  (1039 119)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_v_t_23


LogicTile_22_7

 (12 0)  (1156 112)  (1156 112)  routing T_22_7.sp4_h_l_46 <X> T_22_7.sp4_h_r_2
 (13 1)  (1157 113)  (1157 113)  routing T_22_7.sp4_h_l_46 <X> T_22_7.sp4_h_r_2
 (2 12)  (1146 124)  (1146 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_7

 (2 0)  (1200 112)  (1200 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (1200 120)  (1200 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_7

 (10 0)  (1316 112)  (1316 112)  routing T_25_7.sp4_v_t_45 <X> T_25_7.sp4_h_r_1
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (14 7)  (1320 119)  (1320 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (16 7)  (1322 119)  (1322 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (17 7)  (1323 119)  (1323 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (13 8)  (1319 120)  (1319 120)  routing T_25_7.sp4_v_t_45 <X> T_25_7.sp4_v_b_8
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 126)  (1321 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (16 14)  (1322 126)  (1322 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (12 15)  (1318 127)  (1318 127)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_t_46


LogicTile_26_7

 (11 2)  (1359 114)  (1359 114)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_t_39
 (11 8)  (1359 120)  (1359 120)  routing T_26_7.sp4_h_l_39 <X> T_26_7.sp4_v_b_8
 (13 8)  (1361 120)  (1361 120)  routing T_26_7.sp4_h_l_39 <X> T_26_7.sp4_v_b_8
 (12 9)  (1360 121)  (1360 121)  routing T_26_7.sp4_h_l_39 <X> T_26_7.sp4_v_b_8
 (11 12)  (1359 124)  (1359 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (4 1)  (13 97)  (13 97)  routing T_0_6.span12_horz_16 <X> T_0_6.lc_trk_g0_0
 (6 1)  (11 97)  (11 97)  routing T_0_6.span12_horz_16 <X> T_0_6.lc_trk_g0_0
 (7 1)  (10 97)  (10 97)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (4 10)  (13 106)  (13 106)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g1_2
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (4 11)  (13 107)  (13 107)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g1_2
 (5 11)  (12 107)  (12 107)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 2)  (183 98)  (183 98)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_h_l_23
 (3 3)  (183 99)  (183 99)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_h_l_23


LogicTile_6_6

 (12 12)  (300 108)  (300 108)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (11 13)  (299 109)  (299 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (13 13)  (301 109)  (301 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 104)  (433 104)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (13 14)  (409 110)  (409 110)  routing T_8_6.sp4_v_b_11 <X> T_8_6.sp4_v_t_46
 (16 14)  (412 110)  (412 110)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 110)  (414 110)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (18 15)  (414 111)  (414 111)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5


LogicTile_9_6

 (13 10)  (451 106)  (451 106)  routing T_9_6.sp4_v_b_8 <X> T_9_6.sp4_v_t_45


LogicTile_10_6

 (8 8)  (500 104)  (500 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7
 (10 8)  (502 104)  (502 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7


LogicTile_11_6

 (6 2)  (552 98)  (552 98)  routing T_11_6.sp4_v_b_9 <X> T_11_6.sp4_v_t_37
 (5 3)  (551 99)  (551 99)  routing T_11_6.sp4_v_b_9 <X> T_11_6.sp4_v_t_37
 (3 10)  (549 106)  (549 106)  routing T_11_6.sp12_v_t_22 <X> T_11_6.sp12_h_l_22


LogicTile_14_6

 (4 5)  (712 101)  (712 101)  routing T_14_6.sp4_h_l_42 <X> T_14_6.sp4_h_r_3
 (6 5)  (714 101)  (714 101)  routing T_14_6.sp4_h_l_42 <X> T_14_6.sp4_h_r_3


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_h_l_23
 (2 8)  (818 104)  (818 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_6

 (6 5)  (934 101)  (934 101)  routing T_18_6.sp4_h_l_38 <X> T_18_6.sp4_h_r_3


LogicTile_19_6

 (11 2)  (993 98)  (993 98)  routing T_19_6.sp4_h_l_44 <X> T_19_6.sp4_v_t_39


LogicTile_22_6

 (5 8)  (1149 104)  (1149 104)  routing T_22_6.sp4_h_l_38 <X> T_22_6.sp4_h_r_6
 (4 9)  (1148 105)  (1148 105)  routing T_22_6.sp4_h_l_38 <X> T_22_6.sp4_h_r_6


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (21 8)  (1327 104)  (1327 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (13 10)  (1319 106)  (1319 106)  routing T_25_6.sp4_v_b_8 <X> T_25_6.sp4_v_t_45
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (5 11)  (1353 107)  (1353 107)  routing T_26_6.sp4_h_l_43 <X> T_26_6.sp4_v_t_43


LogicTile_7_5

 (5 0)  (347 80)  (347 80)  routing T_7_5.sp4_v_b_6 <X> T_7_5.sp4_h_r_0
 (4 1)  (346 81)  (346 81)  routing T_7_5.sp4_v_b_6 <X> T_7_5.sp4_h_r_0
 (6 1)  (348 81)  (348 81)  routing T_7_5.sp4_v_b_6 <X> T_7_5.sp4_h_r_0


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 81)  (410 81)  routing T_8_5.sp4_r_v_b_35 <X> T_8_5.lc_trk_g0_0
 (17 1)  (413 81)  (413 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 82)  (411 82)  routing T_8_5.sp4_h_r_13 <X> T_8_5.lc_trk_g0_5
 (16 2)  (412 82)  (412 82)  routing T_8_5.sp4_h_r_13 <X> T_8_5.lc_trk_g0_5
 (17 2)  (413 82)  (413 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 82)  (414 82)  routing T_8_5.sp4_h_r_13 <X> T_8_5.lc_trk_g0_5
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g0_0 <X> T_8_5.wire_bram/ram/RCLK
 (3 4)  (399 84)  (399 84)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_h_r_0
 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_h_r_0
 (11 8)  (407 88)  (407 88)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_v_b_8
 (13 8)  (409 88)  (409 88)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_v_b_8
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g0_5 <X> T_8_5.wire_bram/ram/WDATA_11
 (41 8)  (437 88)  (437 88)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (11 10)  (407 90)  (407 90)  routing T_8_5.sp4_v_b_0 <X> T_8_5.sp4_v_t_45
 (13 10)  (409 90)  (409 90)  routing T_8_5.sp4_v_b_0 <X> T_8_5.sp4_v_t_45
 (0 14)  (396 94)  (396 94)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 94)  (413 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (3 7)  (877 87)  (877 87)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


LogicTile_24_5

 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_v_b_0 <X> T_24_5.sp12_h_l_23


RAM_Tile_25_5

 (4 0)  (1310 80)  (1310 80)  routing T_25_5.sp4_v_t_37 <X> T_25_5.sp4_v_b_0
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (15 6)  (1321 86)  (1321 86)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g1_5
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 8)  (1320 88)  (1320 88)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (14 9)  (1320 89)  (1320 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE


LogicTile_6_4

 (9 3)  (297 67)  (297 67)  routing T_6_4.sp4_v_b_1 <X> T_6_4.sp4_v_t_36


LogicTile_7_4

 (19 6)  (361 70)  (361 70)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (410 70)  (410 70)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (15 6)  (411 70)  (411 70)  routing T_8_4.sp4_v_t_8 <X> T_8_4.lc_trk_g1_5
 (16 6)  (412 70)  (412 70)  routing T_8_4.sp4_v_t_8 <X> T_8_4.lc_trk_g1_5
 (17 6)  (413 70)  (413 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (15 7)  (411 71)  (411 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (16 7)  (412 71)  (412 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 7)  (413 71)  (413 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (41 8)  (437 72)  (437 72)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 79)  (396 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE


LogicTile_11_4

 (9 2)  (555 66)  (555 66)  routing T_11_4.sp4_v_b_1 <X> T_11_4.sp4_h_l_36


LogicTile_17_4

 (3 6)  (877 70)  (877 70)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23
 (3 7)  (877 71)  (877 71)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23


LogicTile_24_4

 (5 0)  (1257 64)  (1257 64)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0
 (6 1)  (1258 65)  (1258 65)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 66)  (1321 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (16 2)  (1322 66)  (1322 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (17 2)  (1323 66)  (1323 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 66)  (1324 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 70)  (1324 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (1324 71)  (1324 71)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g0_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (38 9)  (1344 73)  (1344 73)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE


LogicTile_26_4

 (11 4)  (1359 68)  (1359 68)  routing T_26_4.sp4_v_t_44 <X> T_26_4.sp4_v_b_5
 (13 4)  (1361 68)  (1361 68)  routing T_26_4.sp4_v_t_44 <X> T_26_4.sp4_v_b_5


RAM_Tile_8_3

 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 50)  (396 50)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (8 7)  (404 55)  (404 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (9 7)  (405 55)  (405 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (14 7)  (410 55)  (410 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (15 7)  (411 55)  (411 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (16 7)  (412 55)  (412 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (410 56)  (410 56)  routing T_8_3.sp4_h_r_40 <X> T_8_3.lc_trk_g2_0
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (38 8)  (434 56)  (434 56)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 9)  (410 57)  (410 57)  routing T_8_3.sp4_h_r_40 <X> T_8_3.lc_trk_g2_0
 (15 9)  (411 57)  (411 57)  routing T_8_3.sp4_h_r_40 <X> T_8_3.lc_trk_g2_0
 (16 9)  (412 57)  (412 57)  routing T_8_3.sp4_h_r_40 <X> T_8_3.lc_trk_g2_0
 (17 9)  (413 57)  (413 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (18 15)  (414 63)  (414 63)  routing T_8_3.sp4_r_v_b_45 <X> T_8_3.lc_trk_g3_5


LogicTile_9_3

 (12 6)  (450 54)  (450 54)  routing T_9_3.sp4_v_t_46 <X> T_9_3.sp4_h_l_40
 (11 7)  (449 55)  (449 55)  routing T_9_3.sp4_v_t_46 <X> T_9_3.sp4_h_l_40
 (13 7)  (451 55)  (451 55)  routing T_9_3.sp4_v_t_46 <X> T_9_3.sp4_h_l_40
 (13 12)  (451 60)  (451 60)  routing T_9_3.sp4_v_t_46 <X> T_9_3.sp4_v_b_11


LogicTile_11_3

 (3 4)  (549 52)  (549 52)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_h_r_0
 (3 5)  (549 53)  (549 53)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_h_r_0


LogicTile_12_3

 (9 6)  (609 54)  (609 54)  routing T_12_3.sp4_v_b_4 <X> T_12_3.sp4_h_l_41


LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23


LogicTile_17_3

 (3 6)  (877 54)  (877 54)  routing T_17_3.sp12_h_r_0 <X> T_17_3.sp12_v_t_23
 (3 7)  (877 55)  (877 55)  routing T_17_3.sp12_h_r_0 <X> T_17_3.sp12_v_t_23
 (8 7)  (882 55)  (882 55)  routing T_17_3.sp4_v_b_1 <X> T_17_3.sp4_v_t_41
 (10 7)  (884 55)  (884 55)  routing T_17_3.sp4_v_b_1 <X> T_17_3.sp4_v_t_41


LogicTile_23_3

 (3 7)  (1201 55)  (1201 55)  routing T_23_3.sp12_h_l_23 <X> T_23_3.sp12_v_t_23


LogicTile_24_3

 (5 0)  (1257 48)  (1257 48)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0
 (6 1)  (1258 49)  (1258 49)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0
 (19 6)  (1271 54)  (1271 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_3

 (14 0)  (1320 48)  (1320 48)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (1321 49)  (1321 49)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (16 1)  (1322 49)  (1322 49)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (17 1)  (1323 49)  (1323 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (1321 50)  (1321 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (16 2)  (1322 50)  (1322 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (17 2)  (1323 50)  (1323 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 50)  (1324 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g0_0 <X> T_25_3.wire_bram/ram/RCLK
 (12 8)  (1318 56)  (1318 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_h_r_8
 (13 8)  (1319 56)  (1319 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_v_b_8
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g0_5 <X> T_25_3.wire_bram/ram/WDATA_11
 (38 9)  (1344 57)  (1344 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 62)  (1321 62)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g3_5
 (16 14)  (1322 62)  (1322 62)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g3_5
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_6_2

 (11 6)  (299 38)  (299 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40
 (13 6)  (301 38)  (301 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 34)  (411 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (37 8)  (433 40)  (433 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (407 46)  (407 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (13 14)  (409 46)  (409 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (15 14)  (411 46)  (411 46)  routing T_8_2.sp4_v_b_45 <X> T_8_2.lc_trk_g3_5
 (16 14)  (412 46)  (412 46)  routing T_8_2.sp4_v_b_45 <X> T_8_2.lc_trk_g3_5
 (17 14)  (413 46)  (413 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 47)  (396 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (12 15)  (408 47)  (408 47)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46


LogicTile_9_2

 (11 8)  (449 40)  (449 40)  routing T_9_2.sp4_h_r_3 <X> T_9_2.sp4_v_b_8
 (13 10)  (451 42)  (451 42)  routing T_9_2.sp4_v_b_8 <X> T_9_2.sp4_v_t_45


LogicTile_11_2

 (4 14)  (550 46)  (550 46)  routing T_11_2.sp4_v_b_9 <X> T_11_2.sp4_v_t_44


LogicTile_12_2

 (12 6)  (612 38)  (612 38)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_h_l_40


LogicTile_13_2

 (3 6)  (657 38)  (657 38)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_t_23
 (3 7)  (657 39)  (657 39)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_t_23
 (6 7)  (660 39)  (660 39)  routing T_13_2.sp4_h_r_3 <X> T_13_2.sp4_h_l_38


LogicTile_16_2

 (5 4)  (821 36)  (821 36)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (4 5)  (820 37)  (820 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (6 5)  (822 37)  (822 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3


LogicTile_17_2

 (6 7)  (880 39)  (880 39)  routing T_17_2.sp4_h_r_3 <X> T_17_2.sp4_h_l_38


LogicTile_18_2

 (36 14)  (964 46)  (964 46)  LC_7 Logic Functioning bit
 (37 14)  (965 46)  (965 46)  LC_7 Logic Functioning bit
 (38 14)  (966 46)  (966 46)  LC_7 Logic Functioning bit
 (39 14)  (967 46)  (967 46)  LC_7 Logic Functioning bit
 (40 14)  (968 46)  (968 46)  LC_7 Logic Functioning bit
 (41 14)  (969 46)  (969 46)  LC_7 Logic Functioning bit
 (42 14)  (970 46)  (970 46)  LC_7 Logic Functioning bit
 (43 14)  (971 46)  (971 46)  LC_7 Logic Functioning bit
 (52 14)  (980 46)  (980 46)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (964 47)  (964 47)  LC_7 Logic Functioning bit
 (37 15)  (965 47)  (965 47)  LC_7 Logic Functioning bit
 (38 15)  (966 47)  (966 47)  LC_7 Logic Functioning bit
 (39 15)  (967 47)  (967 47)  LC_7 Logic Functioning bit
 (40 15)  (968 47)  (968 47)  LC_7 Logic Functioning bit
 (41 15)  (969 47)  (969 47)  LC_7 Logic Functioning bit
 (42 15)  (970 47)  (970 47)  LC_7 Logic Functioning bit
 (43 15)  (971 47)  (971 47)  LC_7 Logic Functioning bit
 (46 15)  (974 47)  (974 47)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_2

 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_l_23 <X> T_20_2.sp12_v_t_23
 (11 13)  (1047 45)  (1047 45)  routing T_20_2.sp4_h_l_38 <X> T_20_2.sp4_h_r_11
 (13 13)  (1049 45)  (1049 45)  routing T_20_2.sp4_h_l_38 <X> T_20_2.sp4_h_r_11


LogicTile_21_2

 (6 5)  (1096 37)  (1096 37)  routing T_21_2.sp4_h_l_38 <X> T_21_2.sp4_h_r_3


LogicTile_24_2

 (11 13)  (1263 45)  (1263 45)  routing T_24_2.sp4_h_l_46 <X> T_24_2.sp4_h_r_11


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 34)  (1309 34)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_h_l_23
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (3 3)  (1309 35)  (1309 35)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_h_l_23
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (17 6)  (1323 38)  (1323 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1331 38)  (1331 38)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (1324 39)  (1324 39)  routing T_25_2.sp4_r_v_b_29 <X> T_25_2.lc_trk_g1_5
 (22 7)  (1328 39)  (1328 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 39)  (1329 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (24 7)  (1330 39)  (1330 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (25 7)  (1331 39)  (1331 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (37 8)  (1343 40)  (1343 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (11 10)  (1317 42)  (1317 42)  routing T_25_2.sp4_h_l_38 <X> T_25_2.sp4_v_t_45
 (4 12)  (1310 44)  (1310 44)  routing T_25_2.sp4_h_l_38 <X> T_25_2.sp4_v_b_9
 (6 12)  (1312 44)  (1312 44)  routing T_25_2.sp4_h_l_38 <X> T_25_2.sp4_v_b_9
 (5 13)  (1311 45)  (1311 45)  routing T_25_2.sp4_h_l_38 <X> T_25_2.sp4_v_b_9
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 17)  (410 17)  routing T_8_1.sp4_r_v_b_35 <X> T_8_1.lc_trk_g0_0
 (17 1)  (413 17)  (413 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 18)  (411 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (16 2)  (412 18)  (412 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (17 2)  (413 18)  (413 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 18)  (414 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g0_0 <X> T_8_1.wire_bram/ram/RCLK
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_5 <X> T_8_1.wire_bram/ram/WDATA_11
 (40 9)  (436 25)  (436 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 30)  (413 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_11_1

 (4 3)  (550 19)  (550 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37
 (6 3)  (552 19)  (552 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37


LogicTile_15_1

 (3 6)  (765 22)  (765 22)  routing T_15_1.sp12_v_b_0 <X> T_15_1.sp12_v_t_23
 (9 6)  (771 22)  (771 22)  routing T_15_1.sp4_v_b_4 <X> T_15_1.sp4_h_l_41


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23
 (3 7)  (877 23)  (877 23)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_v_b_0 <X> T_24_1.sp12_v_t_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (15 3)  (1321 19)  (1321 19)  routing T_25_1.sp4_v_b_20 <X> T_25_1.lc_trk_g0_4
 (16 3)  (1322 19)  (1322 19)  routing T_25_1.sp4_v_b_20 <X> T_25_1.lc_trk_g0_4
 (17 3)  (1323 19)  (1323 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (14 8)  (1320 24)  (1320 24)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (27 8)  (1333 24)  (1333 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (14 9)  (1320 25)  (1320 25)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (16 9)  (1322 25)  (1322 25)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (17 9)  (1323 25)  (1323 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (38 9)  (1344 25)  (1344 25)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 30)  (1320 30)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g0_4 <X> T_25_1.wire_bram/ram/RE
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (311 7)  (311 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (2 9)  (314 6)  (314 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (569 7)  (569 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (2 9)  (572 6)  (572 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (551 6)  (551 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (0 0)  (623 15)  (623 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (1 8)  (625 7)  (625 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (17 1)  (767 14)  (767 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (787 12)  (787 12)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (785 6)  (785 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (0 8)  (839 7)  (839 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (841 5)  (841 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (11 1)  (907 14)  (907 14)  routing T_17_0.span4_horz_l_12 <X> T_17_0.span4_vert_25
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (17 5)  (1041 10)  (1041 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (14 7)  (1072 9)  (1072 9)  routing T_20_0.span4_horz_l_14 <X> T_20_0.span4_horz_r_2
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_horz_r_11 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_horz_r_11 <X> T_22_0.lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (1 0)  (1277 15)  (1277 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 1)  (1257 14)  (1257 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1257 12)  (1257 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 5)  (1257 10)  (1257 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (11 7)  (1285 9)  (1285 9)  routing T_24_0.span4_horz_l_14 <X> T_24_0.span4_vert_37
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0

 (12 12)  (1286 3)  (1286 3)  routing T_24_0.span4_vert_43 <X> T_24_0.span4_horz_l_15

