// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.742000,HLS_SYN_LAT=1101,HLS_SYN_TPT=1001,HLS_SYN_MEM=116,HLS_SYN_DSP=1,HLS_SYN_FF=9738,HLS_SYN_LUT=27513,HLS_VERSION=2018_2}" *)

module classify (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        in_stream_TDATA,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_V_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_V_TVALID,
        out_stream_V_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [63:0] in_stream_TDATA;
input  [7:0] in_stream_TKEEP;
input  [7:0] in_stream_TSTRB;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [0:0] in_stream_TID;
input  [0:0] in_stream_TDEST;
output  [63:0] out_stream_V_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
output   out_stream_V_TVALID;
input   out_stream_V_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [23:0] x_norm_in_V;
wire   [7:0] x_local_0_V_i_q0;
wire   [7:0] x_local_0_V_t_q0;
wire   [7:0] x_local_1_V_i_q0;
wire   [7:0] x_local_1_V_t_q0;
wire   [7:0] x_local_2_V_i_q0;
wire   [7:0] x_local_2_V_t_q0;
wire   [7:0] x_local_3_V_i_q0;
wire   [7:0] x_local_3_V_t_q0;
wire   [7:0] x_local_4_V_i_q0;
wire   [7:0] x_local_4_V_t_q0;
wire   [7:0] x_local_5_V_i_q0;
wire   [7:0] x_local_5_V_t_q0;
wire   [7:0] x_local_6_V_i_q0;
wire   [7:0] x_local_6_V_t_q0;
wire   [7:0] x_local_7_V_i_q0;
wire   [7:0] x_local_7_V_t_q0;
wire   [7:0] x_local_8_V_i_q0;
wire   [7:0] x_local_8_V_t_q0;
wire   [7:0] x_local_9_V_i_q0;
wire   [7:0] x_local_9_V_t_q0;
wire   [7:0] x_local_10_V_i_q0;
wire   [7:0] x_local_10_V_t_q0;
wire   [7:0] x_local_11_V_i_q0;
wire   [7:0] x_local_11_V_t_q0;
wire   [7:0] x_local_12_V_i_q0;
wire   [7:0] x_local_12_V_t_q0;
wire   [7:0] x_local_13_V_i_q0;
wire   [7:0] x_local_13_V_t_q0;
wire   [7:0] x_local_14_V_i_q0;
wire   [7:0] x_local_14_V_t_q0;
wire   [7:0] x_local_15_V_i_q0;
wire   [7:0] x_local_15_V_t_q0;
wire    load_data59_U0_ap_start;
wire    load_data59_U0_ap_done;
wire    load_data59_U0_ap_continue;
wire    load_data59_U0_ap_idle;
wire    load_data59_U0_ap_ready;
wire    load_data59_U0_in_stream_TREADY;
wire   [5:0] load_data59_U0_x_local_0_V_address0;
wire    load_data59_U0_x_local_0_V_ce0;
wire    load_data59_U0_x_local_0_V_we0;
wire   [7:0] load_data59_U0_x_local_0_V_d0;
wire   [5:0] load_data59_U0_x_local_1_V_address0;
wire    load_data59_U0_x_local_1_V_ce0;
wire    load_data59_U0_x_local_1_V_we0;
wire   [7:0] load_data59_U0_x_local_1_V_d0;
wire   [5:0] load_data59_U0_x_local_2_V_address0;
wire    load_data59_U0_x_local_2_V_ce0;
wire    load_data59_U0_x_local_2_V_we0;
wire   [7:0] load_data59_U0_x_local_2_V_d0;
wire   [5:0] load_data59_U0_x_local_3_V_address0;
wire    load_data59_U0_x_local_3_V_ce0;
wire    load_data59_U0_x_local_3_V_we0;
wire   [7:0] load_data59_U0_x_local_3_V_d0;
wire   [5:0] load_data59_U0_x_local_4_V_address0;
wire    load_data59_U0_x_local_4_V_ce0;
wire    load_data59_U0_x_local_4_V_we0;
wire   [7:0] load_data59_U0_x_local_4_V_d0;
wire   [5:0] load_data59_U0_x_local_5_V_address0;
wire    load_data59_U0_x_local_5_V_ce0;
wire    load_data59_U0_x_local_5_V_we0;
wire   [7:0] load_data59_U0_x_local_5_V_d0;
wire   [5:0] load_data59_U0_x_local_6_V_address0;
wire    load_data59_U0_x_local_6_V_ce0;
wire    load_data59_U0_x_local_6_V_we0;
wire   [7:0] load_data59_U0_x_local_6_V_d0;
wire   [5:0] load_data59_U0_x_local_7_V_address0;
wire    load_data59_U0_x_local_7_V_ce0;
wire    load_data59_U0_x_local_7_V_we0;
wire   [7:0] load_data59_U0_x_local_7_V_d0;
wire   [5:0] load_data59_U0_x_local_8_V_address0;
wire    load_data59_U0_x_local_8_V_ce0;
wire    load_data59_U0_x_local_8_V_we0;
wire   [7:0] load_data59_U0_x_local_8_V_d0;
wire   [5:0] load_data59_U0_x_local_9_V_address0;
wire    load_data59_U0_x_local_9_V_ce0;
wire    load_data59_U0_x_local_9_V_we0;
wire   [7:0] load_data59_U0_x_local_9_V_d0;
wire   [5:0] load_data59_U0_x_local_10_V_address0;
wire    load_data59_U0_x_local_10_V_ce0;
wire    load_data59_U0_x_local_10_V_we0;
wire   [7:0] load_data59_U0_x_local_10_V_d0;
wire   [5:0] load_data59_U0_x_local_11_V_address0;
wire    load_data59_U0_x_local_11_V_ce0;
wire    load_data59_U0_x_local_11_V_we0;
wire   [7:0] load_data59_U0_x_local_11_V_d0;
wire   [5:0] load_data59_U0_x_local_12_V_address0;
wire    load_data59_U0_x_local_12_V_ce0;
wire    load_data59_U0_x_local_12_V_we0;
wire   [7:0] load_data59_U0_x_local_12_V_d0;
wire   [5:0] load_data59_U0_x_local_13_V_address0;
wire    load_data59_U0_x_local_13_V_ce0;
wire    load_data59_U0_x_local_13_V_we0;
wire   [7:0] load_data59_U0_x_local_13_V_d0;
wire   [5:0] load_data59_U0_x_local_14_V_address0;
wire    load_data59_U0_x_local_14_V_ce0;
wire    load_data59_U0_x_local_14_V_we0;
wire   [7:0] load_data59_U0_x_local_14_V_d0;
wire   [5:0] load_data59_U0_x_local_15_V_address0;
wire    load_data59_U0_x_local_15_V_ce0;
wire    load_data59_U0_x_local_15_V_we0;
wire   [7:0] load_data59_U0_x_local_15_V_d0;
wire   [23:0] load_data59_U0_x_norm_in_V_out_din;
wire    load_data59_U0_x_norm_in_V_out_write;
wire    ap_channel_done_x_local_15_V;
wire    load_data59_U0_x_local_15_V_full_n;
reg    ap_sync_reg_channel_write_x_local_15_V;
wire    ap_sync_channel_write_x_local_15_V;
wire    ap_channel_done_x_local_14_V;
wire    load_data59_U0_x_local_14_V_full_n;
reg    ap_sync_reg_channel_write_x_local_14_V;
wire    ap_sync_channel_write_x_local_14_V;
wire    ap_channel_done_x_local_13_V;
wire    load_data59_U0_x_local_13_V_full_n;
reg    ap_sync_reg_channel_write_x_local_13_V;
wire    ap_sync_channel_write_x_local_13_V;
wire    ap_channel_done_x_local_12_V;
wire    load_data59_U0_x_local_12_V_full_n;
reg    ap_sync_reg_channel_write_x_local_12_V;
wire    ap_sync_channel_write_x_local_12_V;
wire    ap_channel_done_x_local_11_V;
wire    load_data59_U0_x_local_11_V_full_n;
reg    ap_sync_reg_channel_write_x_local_11_V;
wire    ap_sync_channel_write_x_local_11_V;
wire    ap_channel_done_x_local_10_V;
wire    load_data59_U0_x_local_10_V_full_n;
reg    ap_sync_reg_channel_write_x_local_10_V;
wire    ap_sync_channel_write_x_local_10_V;
wire    ap_channel_done_x_local_9_V;
wire    load_data59_U0_x_local_9_V_full_n;
reg    ap_sync_reg_channel_write_x_local_9_V;
wire    ap_sync_channel_write_x_local_9_V;
wire    ap_channel_done_x_local_8_V;
wire    load_data59_U0_x_local_8_V_full_n;
reg    ap_sync_reg_channel_write_x_local_8_V;
wire    ap_sync_channel_write_x_local_8_V;
wire    ap_channel_done_x_local_7_V;
wire    load_data59_U0_x_local_7_V_full_n;
reg    ap_sync_reg_channel_write_x_local_7_V;
wire    ap_sync_channel_write_x_local_7_V;
wire    ap_channel_done_x_local_6_V;
wire    load_data59_U0_x_local_6_V_full_n;
reg    ap_sync_reg_channel_write_x_local_6_V;
wire    ap_sync_channel_write_x_local_6_V;
wire    ap_channel_done_x_local_5_V;
wire    load_data59_U0_x_local_5_V_full_n;
reg    ap_sync_reg_channel_write_x_local_5_V;
wire    ap_sync_channel_write_x_local_5_V;
wire    ap_channel_done_x_local_4_V;
wire    load_data59_U0_x_local_4_V_full_n;
reg    ap_sync_reg_channel_write_x_local_4_V;
wire    ap_sync_channel_write_x_local_4_V;
wire    ap_channel_done_x_local_3_V;
wire    load_data59_U0_x_local_3_V_full_n;
reg    ap_sync_reg_channel_write_x_local_3_V;
wire    ap_sync_channel_write_x_local_3_V;
wire    ap_channel_done_x_local_2_V;
wire    load_data59_U0_x_local_2_V_full_n;
reg    ap_sync_reg_channel_write_x_local_2_V;
wire    ap_sync_channel_write_x_local_2_V;
wire    ap_channel_done_x_local_1_V;
wire    load_data59_U0_x_local_1_V_full_n;
reg    ap_sync_reg_channel_write_x_local_1_V;
wire    ap_sync_channel_write_x_local_1_V;
wire    ap_channel_done_x_local_0_V;
wire    load_data59_U0_x_local_0_V_full_n;
reg    ap_sync_reg_channel_write_x_local_0_V;
wire    ap_sync_channel_write_x_local_0_V;
wire    compute_class_U0_ap_start;
wire    compute_class_U0_ap_done;
wire    compute_class_U0_ap_continue;
wire    compute_class_U0_ap_idle;
wire    compute_class_U0_ap_ready;
wire   [5:0] compute_class_U0_x_local_0_V_address0;
wire    compute_class_U0_x_local_0_V_ce0;
wire   [5:0] compute_class_U0_x_local_1_V_address0;
wire    compute_class_U0_x_local_1_V_ce0;
wire   [5:0] compute_class_U0_x_local_2_V_address0;
wire    compute_class_U0_x_local_2_V_ce0;
wire   [5:0] compute_class_U0_x_local_3_V_address0;
wire    compute_class_U0_x_local_3_V_ce0;
wire   [5:0] compute_class_U0_x_local_4_V_address0;
wire    compute_class_U0_x_local_4_V_ce0;
wire   [5:0] compute_class_U0_x_local_5_V_address0;
wire    compute_class_U0_x_local_5_V_ce0;
wire   [5:0] compute_class_U0_x_local_6_V_address0;
wire    compute_class_U0_x_local_6_V_ce0;
wire   [5:0] compute_class_U0_x_local_7_V_address0;
wire    compute_class_U0_x_local_7_V_ce0;
wire   [5:0] compute_class_U0_x_local_8_V_address0;
wire    compute_class_U0_x_local_8_V_ce0;
wire   [5:0] compute_class_U0_x_local_9_V_address0;
wire    compute_class_U0_x_local_9_V_ce0;
wire   [5:0] compute_class_U0_x_local_10_V_address0;
wire    compute_class_U0_x_local_10_V_ce0;
wire   [5:0] compute_class_U0_x_local_11_V_address0;
wire    compute_class_U0_x_local_11_V_ce0;
wire   [5:0] compute_class_U0_x_local_12_V_address0;
wire    compute_class_U0_x_local_12_V_ce0;
wire   [5:0] compute_class_U0_x_local_13_V_address0;
wire    compute_class_U0_x_local_13_V_ce0;
wire   [5:0] compute_class_U0_x_local_14_V_address0;
wire    compute_class_U0_x_local_14_V_ce0;
wire   [5:0] compute_class_U0_x_local_15_V_address0;
wire    compute_class_U0_x_local_15_V_ce0;
wire    compute_class_U0_x_norm_in_V_read;
wire   [63:0] compute_class_U0_ap_return;
wire    ap_channel_done_result;
wire    result_full_n;
wire    Block_proc42_U0_ap_start;
wire    Block_proc42_U0_ap_done;
wire    Block_proc42_U0_ap_continue;
wire    Block_proc42_U0_ap_idle;
wire    Block_proc42_U0_ap_ready;
wire   [63:0] Block_proc42_U0_out_stream_V_TDATA;
wire    Block_proc42_U0_out_stream_V_TVALID;
wire    ap_sync_continue;
wire    x_local_0_V_i_full_n;
wire    x_local_0_V_t_empty_n;
wire    x_local_1_V_i_full_n;
wire    x_local_1_V_t_empty_n;
wire    x_local_2_V_i_full_n;
wire    x_local_2_V_t_empty_n;
wire    x_local_3_V_i_full_n;
wire    x_local_3_V_t_empty_n;
wire    x_local_4_V_i_full_n;
wire    x_local_4_V_t_empty_n;
wire    x_local_5_V_i_full_n;
wire    x_local_5_V_t_empty_n;
wire    x_local_6_V_i_full_n;
wire    x_local_6_V_t_empty_n;
wire    x_local_7_V_i_full_n;
wire    x_local_7_V_t_empty_n;
wire    x_local_8_V_i_full_n;
wire    x_local_8_V_t_empty_n;
wire    x_local_9_V_i_full_n;
wire    x_local_9_V_t_empty_n;
wire    x_local_10_V_i_full_n;
wire    x_local_10_V_t_empty_n;
wire    x_local_11_V_i_full_n;
wire    x_local_11_V_t_empty_n;
wire    x_local_12_V_i_full_n;
wire    x_local_12_V_t_empty_n;
wire    x_local_13_V_i_full_n;
wire    x_local_13_V_t_empty_n;
wire    x_local_14_V_i_full_n;
wire    x_local_14_V_t_empty_n;
wire    x_local_15_V_i_full_n;
wire    x_local_15_V_t_empty_n;
wire    x_norm_in_V_c_full_n;
wire   [23:0] x_norm_in_V_c_dout;
wire    x_norm_in_V_c_empty_n;
wire   [63:0] result_dout;
wire    result_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    load_data59_U0_start_full_n;
wire    load_data59_U0_start_write;
wire    compute_class_U0_start_full_n;
wire    compute_class_U0_start_write;
wire    Block_proc42_U0_start_full_n;
wire    Block_proc42_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_x_local_15_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_14_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_13_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_12_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_11_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_10_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_9_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_8_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_7_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_6_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_5_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_4_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_3_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_2_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_1_V = 1'b0;
#0 ap_sync_reg_channel_write_x_local_0_V = 1'b0;
end

classify_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
classify_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .x_norm_in_V(x_norm_in_V)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_0_V_address0),
    .i_ce0(load_data59_U0_x_local_0_V_ce0),
    .i_we0(load_data59_U0_x_local_0_V_we0),
    .i_d0(load_data59_U0_x_local_0_V_d0),
    .i_q0(x_local_0_V_i_q0),
    .t_address0(compute_class_U0_x_local_0_V_address0),
    .t_ce0(compute_class_U0_x_local_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_0_V_i_full_n),
    .i_write(ap_channel_done_x_local_0_V),
    .t_empty_n(x_local_0_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_1_V_address0),
    .i_ce0(load_data59_U0_x_local_1_V_ce0),
    .i_we0(load_data59_U0_x_local_1_V_we0),
    .i_d0(load_data59_U0_x_local_1_V_d0),
    .i_q0(x_local_1_V_i_q0),
    .t_address0(compute_class_U0_x_local_1_V_address0),
    .t_ce0(compute_class_U0_x_local_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_1_V_i_full_n),
    .i_write(ap_channel_done_x_local_1_V),
    .t_empty_n(x_local_1_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_2_V_address0),
    .i_ce0(load_data59_U0_x_local_2_V_ce0),
    .i_we0(load_data59_U0_x_local_2_V_we0),
    .i_d0(load_data59_U0_x_local_2_V_d0),
    .i_q0(x_local_2_V_i_q0),
    .t_address0(compute_class_U0_x_local_2_V_address0),
    .t_ce0(compute_class_U0_x_local_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_2_V_i_full_n),
    .i_write(ap_channel_done_x_local_2_V),
    .t_empty_n(x_local_2_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_3_V_address0),
    .i_ce0(load_data59_U0_x_local_3_V_ce0),
    .i_we0(load_data59_U0_x_local_3_V_we0),
    .i_d0(load_data59_U0_x_local_3_V_d0),
    .i_q0(x_local_3_V_i_q0),
    .t_address0(compute_class_U0_x_local_3_V_address0),
    .t_ce0(compute_class_U0_x_local_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_3_V_i_full_n),
    .i_write(ap_channel_done_x_local_3_V),
    .t_empty_n(x_local_3_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_4_V_address0),
    .i_ce0(load_data59_U0_x_local_4_V_ce0),
    .i_we0(load_data59_U0_x_local_4_V_we0),
    .i_d0(load_data59_U0_x_local_4_V_d0),
    .i_q0(x_local_4_V_i_q0),
    .t_address0(compute_class_U0_x_local_4_V_address0),
    .t_ce0(compute_class_U0_x_local_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_4_V_i_full_n),
    .i_write(ap_channel_done_x_local_4_V),
    .t_empty_n(x_local_4_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_5_V_address0),
    .i_ce0(load_data59_U0_x_local_5_V_ce0),
    .i_we0(load_data59_U0_x_local_5_V_we0),
    .i_d0(load_data59_U0_x_local_5_V_d0),
    .i_q0(x_local_5_V_i_q0),
    .t_address0(compute_class_U0_x_local_5_V_address0),
    .t_ce0(compute_class_U0_x_local_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_5_V_i_full_n),
    .i_write(ap_channel_done_x_local_5_V),
    .t_empty_n(x_local_5_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_6_V_address0),
    .i_ce0(load_data59_U0_x_local_6_V_ce0),
    .i_we0(load_data59_U0_x_local_6_V_we0),
    .i_d0(load_data59_U0_x_local_6_V_d0),
    .i_q0(x_local_6_V_i_q0),
    .t_address0(compute_class_U0_x_local_6_V_address0),
    .t_ce0(compute_class_U0_x_local_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_6_V_i_full_n),
    .i_write(ap_channel_done_x_local_6_V),
    .t_empty_n(x_local_6_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_7_V_address0),
    .i_ce0(load_data59_U0_x_local_7_V_ce0),
    .i_we0(load_data59_U0_x_local_7_V_we0),
    .i_d0(load_data59_U0_x_local_7_V_d0),
    .i_q0(x_local_7_V_i_q0),
    .t_address0(compute_class_U0_x_local_7_V_address0),
    .t_ce0(compute_class_U0_x_local_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_7_V_i_full_n),
    .i_write(ap_channel_done_x_local_7_V),
    .t_empty_n(x_local_7_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_8_V_address0),
    .i_ce0(load_data59_U0_x_local_8_V_ce0),
    .i_we0(load_data59_U0_x_local_8_V_we0),
    .i_d0(load_data59_U0_x_local_8_V_d0),
    .i_q0(x_local_8_V_i_q0),
    .t_address0(compute_class_U0_x_local_8_V_address0),
    .t_ce0(compute_class_U0_x_local_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_8_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_8_V_i_full_n),
    .i_write(ap_channel_done_x_local_8_V),
    .t_empty_n(x_local_8_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_9_V_address0),
    .i_ce0(load_data59_U0_x_local_9_V_ce0),
    .i_we0(load_data59_U0_x_local_9_V_we0),
    .i_d0(load_data59_U0_x_local_9_V_d0),
    .i_q0(x_local_9_V_i_q0),
    .t_address0(compute_class_U0_x_local_9_V_address0),
    .t_ce0(compute_class_U0_x_local_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_9_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_9_V_i_full_n),
    .i_write(ap_channel_done_x_local_9_V),
    .t_empty_n(x_local_9_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_10_V_address0),
    .i_ce0(load_data59_U0_x_local_10_V_ce0),
    .i_we0(load_data59_U0_x_local_10_V_we0),
    .i_d0(load_data59_U0_x_local_10_V_d0),
    .i_q0(x_local_10_V_i_q0),
    .t_address0(compute_class_U0_x_local_10_V_address0),
    .t_ce0(compute_class_U0_x_local_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_10_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_10_V_i_full_n),
    .i_write(ap_channel_done_x_local_10_V),
    .t_empty_n(x_local_10_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_11_V_address0),
    .i_ce0(load_data59_U0_x_local_11_V_ce0),
    .i_we0(load_data59_U0_x_local_11_V_we0),
    .i_d0(load_data59_U0_x_local_11_V_d0),
    .i_q0(x_local_11_V_i_q0),
    .t_address0(compute_class_U0_x_local_11_V_address0),
    .t_ce0(compute_class_U0_x_local_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_11_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_11_V_i_full_n),
    .i_write(ap_channel_done_x_local_11_V),
    .t_empty_n(x_local_11_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_12_V_address0),
    .i_ce0(load_data59_U0_x_local_12_V_ce0),
    .i_we0(load_data59_U0_x_local_12_V_we0),
    .i_d0(load_data59_U0_x_local_12_V_d0),
    .i_q0(x_local_12_V_i_q0),
    .t_address0(compute_class_U0_x_local_12_V_address0),
    .t_ce0(compute_class_U0_x_local_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_12_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_12_V_i_full_n),
    .i_write(ap_channel_done_x_local_12_V),
    .t_empty_n(x_local_12_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_13_V_address0),
    .i_ce0(load_data59_U0_x_local_13_V_ce0),
    .i_we0(load_data59_U0_x_local_13_V_we0),
    .i_d0(load_data59_U0_x_local_13_V_d0),
    .i_q0(x_local_13_V_i_q0),
    .t_address0(compute_class_U0_x_local_13_V_address0),
    .t_ce0(compute_class_U0_x_local_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_13_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_13_V_i_full_n),
    .i_write(ap_channel_done_x_local_13_V),
    .t_empty_n(x_local_13_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_14_V_address0),
    .i_ce0(load_data59_U0_x_local_14_V_ce0),
    .i_we0(load_data59_U0_x_local_14_V_we0),
    .i_d0(load_data59_U0_x_local_14_V_d0),
    .i_q0(x_local_14_V_i_q0),
    .t_address0(compute_class_U0_x_local_14_V_address0),
    .t_ce0(compute_class_U0_x_local_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_14_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_14_V_i_full_n),
    .i_write(ap_channel_done_x_local_14_V),
    .t_empty_n(x_local_14_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

classify_x_local_1iI #(
    .DataWidth( 8 ),
    .AddressRange( 49 ),
    .AddressWidth( 6 ))
x_local_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_data59_U0_x_local_15_V_address0),
    .i_ce0(load_data59_U0_x_local_15_V_ce0),
    .i_we0(load_data59_U0_x_local_15_V_we0),
    .i_d0(load_data59_U0_x_local_15_V_d0),
    .i_q0(x_local_15_V_i_q0),
    .t_address0(compute_class_U0_x_local_15_V_address0),
    .t_ce0(compute_class_U0_x_local_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(x_local_15_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_local_15_V_i_full_n),
    .i_write(ap_channel_done_x_local_15_V),
    .t_empty_n(x_local_15_V_t_empty_n),
    .t_read(compute_class_U0_ap_ready)
);

load_data59 load_data59_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load_data59_U0_ap_start),
    .ap_done(load_data59_U0_ap_done),
    .ap_continue(load_data59_U0_ap_continue),
    .ap_idle(load_data59_U0_ap_idle),
    .ap_ready(load_data59_U0_ap_ready),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TVALID(in_stream_TVALID),
    .in_stream_TREADY(load_data59_U0_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP),
    .in_stream_TSTRB(in_stream_TSTRB),
    .in_stream_TUSER(in_stream_TUSER),
    .in_stream_TLAST(in_stream_TLAST),
    .in_stream_TID(in_stream_TID),
    .in_stream_TDEST(in_stream_TDEST),
    .x_local_0_V_address0(load_data59_U0_x_local_0_V_address0),
    .x_local_0_V_ce0(load_data59_U0_x_local_0_V_ce0),
    .x_local_0_V_we0(load_data59_U0_x_local_0_V_we0),
    .x_local_0_V_d0(load_data59_U0_x_local_0_V_d0),
    .x_local_1_V_address0(load_data59_U0_x_local_1_V_address0),
    .x_local_1_V_ce0(load_data59_U0_x_local_1_V_ce0),
    .x_local_1_V_we0(load_data59_U0_x_local_1_V_we0),
    .x_local_1_V_d0(load_data59_U0_x_local_1_V_d0),
    .x_local_2_V_address0(load_data59_U0_x_local_2_V_address0),
    .x_local_2_V_ce0(load_data59_U0_x_local_2_V_ce0),
    .x_local_2_V_we0(load_data59_U0_x_local_2_V_we0),
    .x_local_2_V_d0(load_data59_U0_x_local_2_V_d0),
    .x_local_3_V_address0(load_data59_U0_x_local_3_V_address0),
    .x_local_3_V_ce0(load_data59_U0_x_local_3_V_ce0),
    .x_local_3_V_we0(load_data59_U0_x_local_3_V_we0),
    .x_local_3_V_d0(load_data59_U0_x_local_3_V_d0),
    .x_local_4_V_address0(load_data59_U0_x_local_4_V_address0),
    .x_local_4_V_ce0(load_data59_U0_x_local_4_V_ce0),
    .x_local_4_V_we0(load_data59_U0_x_local_4_V_we0),
    .x_local_4_V_d0(load_data59_U0_x_local_4_V_d0),
    .x_local_5_V_address0(load_data59_U0_x_local_5_V_address0),
    .x_local_5_V_ce0(load_data59_U0_x_local_5_V_ce0),
    .x_local_5_V_we0(load_data59_U0_x_local_5_V_we0),
    .x_local_5_V_d0(load_data59_U0_x_local_5_V_d0),
    .x_local_6_V_address0(load_data59_U0_x_local_6_V_address0),
    .x_local_6_V_ce0(load_data59_U0_x_local_6_V_ce0),
    .x_local_6_V_we0(load_data59_U0_x_local_6_V_we0),
    .x_local_6_V_d0(load_data59_U0_x_local_6_V_d0),
    .x_local_7_V_address0(load_data59_U0_x_local_7_V_address0),
    .x_local_7_V_ce0(load_data59_U0_x_local_7_V_ce0),
    .x_local_7_V_we0(load_data59_U0_x_local_7_V_we0),
    .x_local_7_V_d0(load_data59_U0_x_local_7_V_d0),
    .x_local_8_V_address0(load_data59_U0_x_local_8_V_address0),
    .x_local_8_V_ce0(load_data59_U0_x_local_8_V_ce0),
    .x_local_8_V_we0(load_data59_U0_x_local_8_V_we0),
    .x_local_8_V_d0(load_data59_U0_x_local_8_V_d0),
    .x_local_9_V_address0(load_data59_U0_x_local_9_V_address0),
    .x_local_9_V_ce0(load_data59_U0_x_local_9_V_ce0),
    .x_local_9_V_we0(load_data59_U0_x_local_9_V_we0),
    .x_local_9_V_d0(load_data59_U0_x_local_9_V_d0),
    .x_local_10_V_address0(load_data59_U0_x_local_10_V_address0),
    .x_local_10_V_ce0(load_data59_U0_x_local_10_V_ce0),
    .x_local_10_V_we0(load_data59_U0_x_local_10_V_we0),
    .x_local_10_V_d0(load_data59_U0_x_local_10_V_d0),
    .x_local_11_V_address0(load_data59_U0_x_local_11_V_address0),
    .x_local_11_V_ce0(load_data59_U0_x_local_11_V_ce0),
    .x_local_11_V_we0(load_data59_U0_x_local_11_V_we0),
    .x_local_11_V_d0(load_data59_U0_x_local_11_V_d0),
    .x_local_12_V_address0(load_data59_U0_x_local_12_V_address0),
    .x_local_12_V_ce0(load_data59_U0_x_local_12_V_ce0),
    .x_local_12_V_we0(load_data59_U0_x_local_12_V_we0),
    .x_local_12_V_d0(load_data59_U0_x_local_12_V_d0),
    .x_local_13_V_address0(load_data59_U0_x_local_13_V_address0),
    .x_local_13_V_ce0(load_data59_U0_x_local_13_V_ce0),
    .x_local_13_V_we0(load_data59_U0_x_local_13_V_we0),
    .x_local_13_V_d0(load_data59_U0_x_local_13_V_d0),
    .x_local_14_V_address0(load_data59_U0_x_local_14_V_address0),
    .x_local_14_V_ce0(load_data59_U0_x_local_14_V_ce0),
    .x_local_14_V_we0(load_data59_U0_x_local_14_V_we0),
    .x_local_14_V_d0(load_data59_U0_x_local_14_V_d0),
    .x_local_15_V_address0(load_data59_U0_x_local_15_V_address0),
    .x_local_15_V_ce0(load_data59_U0_x_local_15_V_ce0),
    .x_local_15_V_we0(load_data59_U0_x_local_15_V_we0),
    .x_local_15_V_d0(load_data59_U0_x_local_15_V_d0),
    .x_norm_in_V(x_norm_in_V),
    .x_norm_in_V_out_din(load_data59_U0_x_norm_in_V_out_din),
    .x_norm_in_V_out_full_n(x_norm_in_V_c_full_n),
    .x_norm_in_V_out_write(load_data59_U0_x_norm_in_V_out_write)
);

compute_class compute_class_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_class_U0_ap_start),
    .ap_done(compute_class_U0_ap_done),
    .ap_continue(compute_class_U0_ap_continue),
    .ap_idle(compute_class_U0_ap_idle),
    .ap_ready(compute_class_U0_ap_ready),
    .x_local_0_V_address0(compute_class_U0_x_local_0_V_address0),
    .x_local_0_V_ce0(compute_class_U0_x_local_0_V_ce0),
    .x_local_0_V_q0(x_local_0_V_t_q0),
    .x_local_1_V_address0(compute_class_U0_x_local_1_V_address0),
    .x_local_1_V_ce0(compute_class_U0_x_local_1_V_ce0),
    .x_local_1_V_q0(x_local_1_V_t_q0),
    .x_local_2_V_address0(compute_class_U0_x_local_2_V_address0),
    .x_local_2_V_ce0(compute_class_U0_x_local_2_V_ce0),
    .x_local_2_V_q0(x_local_2_V_t_q0),
    .x_local_3_V_address0(compute_class_U0_x_local_3_V_address0),
    .x_local_3_V_ce0(compute_class_U0_x_local_3_V_ce0),
    .x_local_3_V_q0(x_local_3_V_t_q0),
    .x_local_4_V_address0(compute_class_U0_x_local_4_V_address0),
    .x_local_4_V_ce0(compute_class_U0_x_local_4_V_ce0),
    .x_local_4_V_q0(x_local_4_V_t_q0),
    .x_local_5_V_address0(compute_class_U0_x_local_5_V_address0),
    .x_local_5_V_ce0(compute_class_U0_x_local_5_V_ce0),
    .x_local_5_V_q0(x_local_5_V_t_q0),
    .x_local_6_V_address0(compute_class_U0_x_local_6_V_address0),
    .x_local_6_V_ce0(compute_class_U0_x_local_6_V_ce0),
    .x_local_6_V_q0(x_local_6_V_t_q0),
    .x_local_7_V_address0(compute_class_U0_x_local_7_V_address0),
    .x_local_7_V_ce0(compute_class_U0_x_local_7_V_ce0),
    .x_local_7_V_q0(x_local_7_V_t_q0),
    .x_local_8_V_address0(compute_class_U0_x_local_8_V_address0),
    .x_local_8_V_ce0(compute_class_U0_x_local_8_V_ce0),
    .x_local_8_V_q0(x_local_8_V_t_q0),
    .x_local_9_V_address0(compute_class_U0_x_local_9_V_address0),
    .x_local_9_V_ce0(compute_class_U0_x_local_9_V_ce0),
    .x_local_9_V_q0(x_local_9_V_t_q0),
    .x_local_10_V_address0(compute_class_U0_x_local_10_V_address0),
    .x_local_10_V_ce0(compute_class_U0_x_local_10_V_ce0),
    .x_local_10_V_q0(x_local_10_V_t_q0),
    .x_local_11_V_address0(compute_class_U0_x_local_11_V_address0),
    .x_local_11_V_ce0(compute_class_U0_x_local_11_V_ce0),
    .x_local_11_V_q0(x_local_11_V_t_q0),
    .x_local_12_V_address0(compute_class_U0_x_local_12_V_address0),
    .x_local_12_V_ce0(compute_class_U0_x_local_12_V_ce0),
    .x_local_12_V_q0(x_local_12_V_t_q0),
    .x_local_13_V_address0(compute_class_U0_x_local_13_V_address0),
    .x_local_13_V_ce0(compute_class_U0_x_local_13_V_ce0),
    .x_local_13_V_q0(x_local_13_V_t_q0),
    .x_local_14_V_address0(compute_class_U0_x_local_14_V_address0),
    .x_local_14_V_ce0(compute_class_U0_x_local_14_V_ce0),
    .x_local_14_V_q0(x_local_14_V_t_q0),
    .x_local_15_V_address0(compute_class_U0_x_local_15_V_address0),
    .x_local_15_V_ce0(compute_class_U0_x_local_15_V_ce0),
    .x_local_15_V_q0(x_local_15_V_t_q0),
    .x_norm_in_V_dout(x_norm_in_V_c_dout),
    .x_norm_in_V_empty_n(x_norm_in_V_c_empty_n),
    .x_norm_in_V_read(compute_class_U0_x_norm_in_V_read),
    .ap_return(compute_class_U0_ap_return)
);

Block_proc42 Block_proc42_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc42_U0_ap_start),
    .ap_done(Block_proc42_U0_ap_done),
    .ap_continue(Block_proc42_U0_ap_continue),
    .ap_idle(Block_proc42_U0_ap_idle),
    .ap_ready(Block_proc42_U0_ap_ready),
    .p_read(result_dout),
    .out_stream_V_TDATA(Block_proc42_U0_out_stream_V_TDATA),
    .out_stream_V_TVALID(Block_proc42_U0_out_stream_V_TVALID),
    .out_stream_V_TREADY(out_stream_V_TREADY)
);

fifo_w24_d2_A x_norm_in_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data59_U0_x_norm_in_V_out_din),
    .if_full_n(x_norm_in_V_c_full_n),
    .if_write(load_data59_U0_x_norm_in_V_out_write),
    .if_dout(x_norm_in_V_c_dout),
    .if_empty_n(x_norm_in_V_c_empty_n),
    .if_read(compute_class_U0_x_norm_in_V_read)
);

fifo_w64_d2_A result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_class_U0_ap_return),
    .if_full_n(result_full_n),
    .if_write(compute_class_U0_ap_done),
    .if_dout(result_dout),
    .if_empty_n(result_empty_n),
    .if_read(Block_proc42_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_0_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_0_V <= ap_sync_channel_write_x_local_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_10_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_10_V <= ap_sync_channel_write_x_local_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_11_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_11_V <= ap_sync_channel_write_x_local_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_12_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_12_V <= ap_sync_channel_write_x_local_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_13_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_13_V <= ap_sync_channel_write_x_local_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_14_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_14_V <= ap_sync_channel_write_x_local_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_15_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_15_V <= ap_sync_channel_write_x_local_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_1_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_1_V <= ap_sync_channel_write_x_local_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_2_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_2_V <= ap_sync_channel_write_x_local_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_3_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_3_V <= ap_sync_channel_write_x_local_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_4_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_4_V <= ap_sync_channel_write_x_local_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_5_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_5_V <= ap_sync_channel_write_x_local_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_6_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_6_V <= ap_sync_channel_write_x_local_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_7_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_7_V <= ap_sync_channel_write_x_local_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_8_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_8_V <= ap_sync_channel_write_x_local_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_x_local_9_V <= 1'b0;
    end else begin
        if (((load_data59_U0_ap_done & load_data59_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_local_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_local_9_V <= ap_sync_channel_write_x_local_9_V;
        end
    end
end

assign Block_proc42_U0_ap_continue = 1'b1;

assign Block_proc42_U0_ap_start = result_empty_n;

assign Block_proc42_U0_start_full_n = 1'b1;

assign Block_proc42_U0_start_write = 1'b0;

assign ap_channel_done_result = compute_class_U0_ap_done;

assign ap_channel_done_x_local_0_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_0_V ^ 1'b1));

assign ap_channel_done_x_local_10_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_10_V ^ 1'b1));

assign ap_channel_done_x_local_11_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_11_V ^ 1'b1));

assign ap_channel_done_x_local_12_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_12_V ^ 1'b1));

assign ap_channel_done_x_local_13_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_13_V ^ 1'b1));

assign ap_channel_done_x_local_14_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_14_V ^ 1'b1));

assign ap_channel_done_x_local_15_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_15_V ^ 1'b1));

assign ap_channel_done_x_local_1_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_1_V ^ 1'b1));

assign ap_channel_done_x_local_2_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_2_V ^ 1'b1));

assign ap_channel_done_x_local_3_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_3_V ^ 1'b1));

assign ap_channel_done_x_local_4_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_4_V ^ 1'b1));

assign ap_channel_done_x_local_5_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_5_V ^ 1'b1));

assign ap_channel_done_x_local_6_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_6_V ^ 1'b1));

assign ap_channel_done_x_local_7_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_7_V ^ 1'b1));

assign ap_channel_done_x_local_8_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_8_V ^ 1'b1));

assign ap_channel_done_x_local_9_V = (load_data59_U0_ap_done & (ap_sync_reg_channel_write_x_local_9_V ^ 1'b1));

assign ap_done = Block_proc42_U0_ap_done;

assign ap_idle = (load_data59_U0_ap_idle & (result_empty_n ^ 1'b1) & (x_local_15_V_t_empty_n ^ 1'b1) & (x_local_14_V_t_empty_n ^ 1'b1) & (x_local_13_V_t_empty_n ^ 1'b1) & (x_local_12_V_t_empty_n ^ 1'b1) & (x_local_11_V_t_empty_n ^ 1'b1) & (x_local_10_V_t_empty_n ^ 1'b1) & (x_local_9_V_t_empty_n ^ 1'b1) & (x_local_8_V_t_empty_n ^ 1'b1) & (x_local_7_V_t_empty_n ^ 1'b1) & (x_local_6_V_t_empty_n ^ 1'b1) & (x_local_5_V_t_empty_n ^ 1'b1) & (x_local_4_V_t_empty_n ^ 1'b1) & (x_local_3_V_t_empty_n ^ 1'b1) & (x_local_2_V_t_empty_n ^ 1'b1) & (x_local_1_V_t_empty_n ^ 1'b1) & (x_local_0_V_t_empty_n ^ 1'b1) & compute_class_U0_ap_idle & Block_proc42_U0_ap_idle);

assign ap_ready = load_data59_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_x_local_0_V = ((load_data59_U0_x_local_0_V_full_n & ap_channel_done_x_local_0_V) | ap_sync_reg_channel_write_x_local_0_V);

assign ap_sync_channel_write_x_local_10_V = ((load_data59_U0_x_local_10_V_full_n & ap_channel_done_x_local_10_V) | ap_sync_reg_channel_write_x_local_10_V);

assign ap_sync_channel_write_x_local_11_V = ((load_data59_U0_x_local_11_V_full_n & ap_channel_done_x_local_11_V) | ap_sync_reg_channel_write_x_local_11_V);

assign ap_sync_channel_write_x_local_12_V = ((load_data59_U0_x_local_12_V_full_n & ap_channel_done_x_local_12_V) | ap_sync_reg_channel_write_x_local_12_V);

assign ap_sync_channel_write_x_local_13_V = ((load_data59_U0_x_local_13_V_full_n & ap_channel_done_x_local_13_V) | ap_sync_reg_channel_write_x_local_13_V);

assign ap_sync_channel_write_x_local_14_V = ((load_data59_U0_x_local_14_V_full_n & ap_channel_done_x_local_14_V) | ap_sync_reg_channel_write_x_local_14_V);

assign ap_sync_channel_write_x_local_15_V = ((load_data59_U0_x_local_15_V_full_n & ap_channel_done_x_local_15_V) | ap_sync_reg_channel_write_x_local_15_V);

assign ap_sync_channel_write_x_local_1_V = ((load_data59_U0_x_local_1_V_full_n & ap_channel_done_x_local_1_V) | ap_sync_reg_channel_write_x_local_1_V);

assign ap_sync_channel_write_x_local_2_V = ((load_data59_U0_x_local_2_V_full_n & ap_channel_done_x_local_2_V) | ap_sync_reg_channel_write_x_local_2_V);

assign ap_sync_channel_write_x_local_3_V = ((load_data59_U0_x_local_3_V_full_n & ap_channel_done_x_local_3_V) | ap_sync_reg_channel_write_x_local_3_V);

assign ap_sync_channel_write_x_local_4_V = ((load_data59_U0_x_local_4_V_full_n & ap_channel_done_x_local_4_V) | ap_sync_reg_channel_write_x_local_4_V);

assign ap_sync_channel_write_x_local_5_V = ((load_data59_U0_x_local_5_V_full_n & ap_channel_done_x_local_5_V) | ap_sync_reg_channel_write_x_local_5_V);

assign ap_sync_channel_write_x_local_6_V = ((load_data59_U0_x_local_6_V_full_n & ap_channel_done_x_local_6_V) | ap_sync_reg_channel_write_x_local_6_V);

assign ap_sync_channel_write_x_local_7_V = ((load_data59_U0_x_local_7_V_full_n & ap_channel_done_x_local_7_V) | ap_sync_reg_channel_write_x_local_7_V);

assign ap_sync_channel_write_x_local_8_V = ((load_data59_U0_x_local_8_V_full_n & ap_channel_done_x_local_8_V) | ap_sync_reg_channel_write_x_local_8_V);

assign ap_sync_channel_write_x_local_9_V = ((load_data59_U0_x_local_9_V_full_n & ap_channel_done_x_local_9_V) | ap_sync_reg_channel_write_x_local_9_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_proc42_U0_ap_done;

assign ap_sync_ready = load_data59_U0_ap_ready;

assign compute_class_U0_ap_continue = result_full_n;

assign compute_class_U0_ap_start = (x_local_9_V_t_empty_n & x_local_8_V_t_empty_n & x_local_7_V_t_empty_n & x_local_6_V_t_empty_n & x_local_5_V_t_empty_n & x_local_4_V_t_empty_n & x_local_3_V_t_empty_n & x_local_2_V_t_empty_n & x_local_1_V_t_empty_n & x_local_15_V_t_empty_n & x_local_14_V_t_empty_n & x_local_13_V_t_empty_n & x_local_12_V_t_empty_n & x_local_11_V_t_empty_n & x_local_10_V_t_empty_n & x_local_0_V_t_empty_n);

assign compute_class_U0_start_full_n = 1'b1;

assign compute_class_U0_start_write = 1'b0;

assign in_stream_TREADY = load_data59_U0_in_stream_TREADY;

assign load_data59_U0_ap_continue = (ap_sync_channel_write_x_local_9_V & ap_sync_channel_write_x_local_8_V & ap_sync_channel_write_x_local_7_V & ap_sync_channel_write_x_local_6_V & ap_sync_channel_write_x_local_5_V & ap_sync_channel_write_x_local_4_V & ap_sync_channel_write_x_local_3_V & ap_sync_channel_write_x_local_2_V & ap_sync_channel_write_x_local_1_V & ap_sync_channel_write_x_local_15_V & ap_sync_channel_write_x_local_14_V & ap_sync_channel_write_x_local_13_V & ap_sync_channel_write_x_local_12_V & ap_sync_channel_write_x_local_11_V & ap_sync_channel_write_x_local_10_V & ap_sync_channel_write_x_local_0_V);

assign load_data59_U0_ap_start = ap_start;

assign load_data59_U0_start_full_n = 1'b1;

assign load_data59_U0_start_write = 1'b0;

assign load_data59_U0_x_local_0_V_full_n = x_local_0_V_i_full_n;

assign load_data59_U0_x_local_10_V_full_n = x_local_10_V_i_full_n;

assign load_data59_U0_x_local_11_V_full_n = x_local_11_V_i_full_n;

assign load_data59_U0_x_local_12_V_full_n = x_local_12_V_i_full_n;

assign load_data59_U0_x_local_13_V_full_n = x_local_13_V_i_full_n;

assign load_data59_U0_x_local_14_V_full_n = x_local_14_V_i_full_n;

assign load_data59_U0_x_local_15_V_full_n = x_local_15_V_i_full_n;

assign load_data59_U0_x_local_1_V_full_n = x_local_1_V_i_full_n;

assign load_data59_U0_x_local_2_V_full_n = x_local_2_V_i_full_n;

assign load_data59_U0_x_local_3_V_full_n = x_local_3_V_i_full_n;

assign load_data59_U0_x_local_4_V_full_n = x_local_4_V_i_full_n;

assign load_data59_U0_x_local_5_V_full_n = x_local_5_V_i_full_n;

assign load_data59_U0_x_local_6_V_full_n = x_local_6_V_i_full_n;

assign load_data59_U0_x_local_7_V_full_n = x_local_7_V_i_full_n;

assign load_data59_U0_x_local_8_V_full_n = x_local_8_V_i_full_n;

assign load_data59_U0_x_local_9_V_full_n = x_local_9_V_i_full_n;

assign out_stream_V_TDATA = Block_proc42_U0_out_stream_V_TDATA;

assign out_stream_V_TVALID = Block_proc42_U0_out_stream_V_TVALID;

endmodule //classify
