LCDC_INT_ENABLE_SET_REG	,	V_44
spin_lock_init	,	F_96
dma_addr_t	,	T_1
LCDC_DMA_BURST_16	,	V_93
LCDC_AC_BIAS_FREQUENCY	,	F_39
LCDC_MONOCHROME_MODE	,	V_110
pixel_format	,	V_28
ac_bias_intrpt	,	V_104
dev	,	V_7
MODE_OK	,	V_182
tilcdc_crtc_enable	,	F_42
LCDC_DMA_FB_BASE_ADDR_0_REG	,	V_32
dmam_alloc_coherent	,	F_91
state	,	V_85
invert_pxl_clk	,	V_122
palette_dma_handle	,	V_36
MODE_VIRTUAL_Y	,	V_172
MODE_VIRTUAL_X	,	V_171
tilcdc_read	,	F_37
active	,	V_147
LCDC_V1_FRAME_DONE_INT_ENA	,	V_50
tilcdc_write64	,	F_10
LCDC_AC_BIAS_TRANSITIONS_PER_INT	,	F_40
wait_for_completion_timeout	,	F_19
adjusted_mode	,	V_86
"%s(0x%08x): FIFO underflow"	,	L_22
full_name	,	V_208
paddr	,	V_23
MODE_HSYNC_WIDE	,	V_174
DRM_FORMAT_RGB888	,	V_120
of_node	,	V_207
GFP_KERNEL	,	V_196
rr	,	V_63
__GFP_ZERO	,	V_199
drm_format_plane_cpp	,	F_9
hdisplay	,	V_98
LCDC_DMA_FB_CEILING_ADDR_0_REG	,	V_37
tilcdc_crtc	,	V_4
usleep_range	,	F_26
skip_event	,	V_185
mutex_init	,	F_93
ports	,	V_206
LCDC_CLK_RESET_REG	,	V_58
LCDC_MONO_8BIT_MODE	,	V_109
device_node	,	V_205
mutex_unlock	,	F_5
LCDC_INT_ENABLE_CLR_REG	,	V_48
"allocation failed\n"	,	L_25
EBUSY	,	V_154
"Pruning mode: Vertical Front Porch out of range"	,	L_18
drm_framebuffer_unreference	,	F_4
"effective pixel clock rate (%luHz) differs from the calculated rate (%luHz)\n"	,	L_3
drm_crtc	,	V_11
tilcdc_crtc_set_clk	,	F_28
"%s(0x%08x): Sync lost"	,	L_23
INIT_WORK	,	F_97
drm_flip_work_commit	,	F_50
stat	,	V_183
drm_flip_work_cleanup	,	F_62
drm_fb_cma_get_gem_obj	,	F_8
drm_framebuffer_reference	,	F_41
bandwidth	,	V_170
"Pruning mode: Vertical Sync Width out of range"	,	L_19
uint32_t	,	T_3
pm_runtime_get_sync	,	F_44
palette_base	,	V_198
LCDC_END_OF_INT_IND_REG	,	V_194
LCDC_DMA_BURST_2	,	V_90
s64	,	T_5
LCDC_DMA_BURST_1	,	V_89
SYNC_LOST_COUNT_LIMIT	,	V_192
r	,	V_62
vsync_end	,	V_100
LCDC_DMA_BURST_4	,	V_91
mutex_lock	,	F_3
x	,	V_27
y	,	V_25
of_get_child_by_name	,	F_100
LCDC_DMA_BURST_8	,	V_92
"Processing mode %dx%d@%d with pixel clock %d"	,	L_13
of_node_put	,	F_60
fifo_th	,	V_94
irq_lock	,	V_155
MODE_BAD	,	V_181
raster_order	,	V_133
ktime_get	,	F_69
drm_crtc_cleanup	,	F_61
LCDC_RASTER_ENABLE	,	V_46
"Pruning mode: Horizontal Back Porch out of range"	,	L_14
dev_dbg	,	F_73
simulate_vesa_sync	,	V_160
reinit_completion	,	F_13
tilcdc_crtc_destroy	,	F_58
"Pruning mode: exceeds defined bandwidth limit"	,	L_21
dev_err_ratelimited	,	F_84
reg	,	V_77
hsync_start	,	V_97
tilcdc_crtc_set_simulate_vesa_sync	,	F_78
LCDC_V1_UNDERFLOW_INT_ENA	,	V_51
DRM_MODE_FLAG_PHSYNC	,	V_163
priv	,	V_16
hskew	,	V_161
info	,	V_76
ret	,	V_34
rev	,	V_31
tilcdc_panel_info	,	V_75
drm_display_mode	,	V_84
DRM_MODE_FLAG_NHSYNC	,	V_129
tilcdc_crtc_funcs	,	V_202
planes	,	V_165
tilcdc_drm_private	,	V_15
unref_worker	,	F_1
clk_get_rate	,	F_30
drm_crtc_handle_vblank	,	F_82
spin_unlock_irqrestore	,	F_70
enable_lock	,	V_136
port	,	V_151
hbp	,	V_78
name	,	V_168
"Pruning mode: Horizontal Front Porch out of range"	,	L_15
fb	,	V_14
"port"	,	L_29
max_pixelclock	,	V_177
LCDC_SYNC_LOST	,	V_57
req_rate	,	V_65
work_struct	,	V_148
curr_fb	,	V_33
LCDC_DMA_CTRL_REG	,	V_52
LCDC_TFT_MODE	,	V_108
tilcdc_read_irqstatus	,	F_81
LCDC_DUAL_FRAME_BUFFER_ENABLE	,	V_139
is_componentized	,	V_204
tft_alt_mode	,	V_113
ktime_to_us	,	F_67
hsw	,	V_80
frame_done	,	V_141
dev_err	,	F_21
next_vblank	,	V_157
"unref"	,	L_26
rate	,	V_60
now	,	V_186
end	,	V_21
wq	,	V_144
vdisplay	,	V_30
TILCDC_VBLANK_SAFETY_THRESHOLD_US	,	V_159
clk_rate	,	V_64
start	,	V_20
LCDC_V2_TFT_24BPP_MODE	,	V_111
tdiff	,	V_158
tilcdc_crtc_update_fb	,	F_63
DRM_FORMAT_BGR565	,	V_115
"invalid pixel format\n"	,	L_7
ptr	,	V_166
flush_workqueue	,	F_59
dev_private	,	V_17
max_bandwidth	,	V_180
"already pending page flip!\n"	,	L_10
"ports"	,	L_28
tilcdc_crtc_disable	,	F_51
tilcdc_crtc_irq	,	F_80
"%s(0x%08x): Sync lost flood detected, recovering"	,	L_24
LCDC_PALETTE_LOAD_MODE	,	F_16
DRM_FORMAT_XRGB8888	,	V_118
drm_crtc_vblank_off	,	F_48
LCDC_END_OF_FRAME0	,	V_184
sync_ctrl	,	V_124
LCDC_PL_LOAD_DONE	,	V_191
base	,	V_8
pm_runtime_put_sync	,	F_49
ENOMEM	,	V_197
LCDC_FRAME_DONE	,	V_56
tilcdc_crtc_mode_fixup	,	F_71
tilcdc_crtc_atomic_check	,	F_72
recover_work	,	V_149
hwmode	,	V_135
dev_info	,	F_55
MODE_BAD_WIDTH	,	V_179
LCDC_V2_PL_INT_ENA	,	V_45
LCDC_CTRL_REG	,	V_69
LCDC_CLK_DIVISOR	,	F_34
max_width	,	V_169
DATA_ONLY	,	V_140
drm_device	,	V_6
LCDC_CLK_ENABLE_REG	,	V_71
tilcdc_write_mask	,	F_15
LCDC_V2_CORE_CLK_EN	,	V_74
drm_modeset_lock_crtc	,	F_56
enable	,	V_146
init_waitqueue_head	,	F_94
event_lock	,	V_187
DIV_ROUND_CLOSEST	,	F_31
frame_intact	,	V_188
"%s: Palette loading timeout"	,	L_1
LCDC_V2_TFT_24BPP_UNPACK	,	V_112
LCDC_INVERT_VSYNC	,	V_132
last_vblank	,	V_145
val	,	V_3
clk	,	V_67
ac_bias	,	V_103
"%s: timeout waiting for framedone\n"	,	L_8
work	,	V_2
mode_config	,	V_9
drm_mode_vrefresh	,	F_76
wait_event_timeout	,	F_47
drm_flip_work	,	V_1
"Pruning mode: pixel clock too high"	,	L_20
tilcdc_crtc_recover_work	,	F_54
IRQ_HANDLED	,	V_195
crtc	,	V_12
dma_burst_sz	,	V_88
fail	,	V_201
drm_gem_cma_object	,	V_18
"%s: Reset CRTC"	,	L_9
hfp	,	V_79
__func__	,	V_47
"Mode \"%s\" not valid"	,	L_12
reset	,	F_25
drm_flip_work_init	,	F_95
tilcdc_crtc_helper_funcs	,	V_203
"Pruning mode: Horizontal Sync Width out of range"	,	L_16
LCDC_PALETTE_LOAD_MODE_MASK	,	V_42
clkdiv	,	V_66
LCDC_DMA_BURST_SIZE	,	F_38
primary	,	V_87
tilcdc_plane_init	,	F_92
LCDC_RASTER_TIMING_0_REG	,	V_105
unref_work	,	V_5
tilcdc_crtc_enable_irqs	,	F_23
LCDC_CLK_MAIN_RESET	,	V_59
vbp	,	V_81
tilcdc_clear	,	F_22
flags	,	V_128
mutex	,	V_10
LCDC_INVERT_HSYNC	,	V_130
tilcdc_clear_irqstatus	,	F_18
gem	,	V_19
enabled	,	V_137
out	,	V_150
init_completion	,	F_90
drm_crtc_helper_add	,	F_99
MODE_HBLANK_WIDE	,	V_173
tilcdc_write	,	F_14
vsw	,	V_83
LCDC_V1_END_OF_FRAME_INT_ENA	,	V_53
lcd_fck_rate	,	V_68
event	,	V_153
tilcdc_crtc_create	,	F_88
tilcdc_crtc_load_palette	,	F_12
LCDC_V1_PL_INT_ENA	,	V_43
tilcdc_crtc_update_clk	,	F_79
dma_base_and_ceiling	,	V_22
"%dx%d, hbp=%u, hfp=%u, hsw=%u, vbp=%u, vfp=%u, vsw=%u"	,	L_6
LCDC_LPP_B10	,	V_107
fdd	,	V_121
tilcdc_crtc_max_width	,	F_75
tilcdc_crtc_set_mode	,	F_35
tilcdc_crtc_mode_valid	,	F_74
PALETTE_ONLY	,	V_41
EINVAL	,	V_167
sync_lost_count	,	V_189
LCDC_V2_END_OF_FRAME0_INT_ENA	,	V_55
DRM_FORMAT_BGR888	,	V_119
DRM_MODE_FLAG_NVSYNC	,	V_131
"invalid burst size\n"	,	L_5
DRM_FORMAT_XBGR8888	,	V_117
LCDC_SYNC_CTRL	,	V_125
tilcdc_crtc_set_panel_info	,	F_77
vtotal	,	V_99
complete	,	F_85
MODE_VSYNC_WIDE	,	V_176
LCDC_RASTER_ORDER	,	V_134
hsync_end	,	V_96
vsync_start	,	V_101
frame_done_wq	,	V_142
"CRTC primary plane must be present"	,	L_11
DBG	,	F_33
wake_up	,	F_87
ktime_t	,	T_4
drm_crtc_send_vblank_event	,	F_83
TILCDC_PALETTE_SIZE	,	V_39
mode	,	V_29
next_fb	,	V_143
"failed to set the pixel clock - unable to read current lcdc clock rate\n"	,	L_2
sync_edge	,	V_126
u32	,	V_38
ktime_to_ns	,	F_65
LCDC_FIFO_UNDERFLOW	,	V_190
pitches	,	V_26
LCDC_V2_UNDERFLOW_INT_ENA	,	V_54
LCDC_SYNC_EDGE	,	V_127
LCDC_V2_LIDD_CLK_EN	,	V_73
DRM_FORMAT_RGB565	,	V_116
drm_pending_vblank_event	,	V_152
real_rate	,	V_61
system_wq	,	V_193
LCDC_V2_DMA_CLK_EN	,	V_72
tilcdc_crtc_is_on	,	F_53
LCDC_RASTER_TIMING_2_REG	,	V_102
LCDC_RASTER_CTRL_REG	,	V_40
"Port node not found in %s\n"	,	L_30
LCDC_RASTER_MODE	,	V_70
spin_lock_irqsave	,	F_64
palette_loaded	,	V_35
MODE_VBLANK_WIDE	,	V_175
clk_set_rate	,	F_29
shutdown	,	V_138
devm_kzalloc	,	F_89
vfp	,	V_82
drm_crtc_vblank_on	,	F_45
DRM_MODE_FLAG_HSKEW	,	V_162
ktime_add_us	,	F_66
"lcd_clk=%u, mode clock=%d, div=%u"	,	L_4
drm_crtc_init_with_planes	,	F_98
drm_crtc_state	,	V_164
TILCDC_PALETTE_FIRST_ENTRY	,	V_200
tilcdc_pclk_diff	,	F_27
tilcdc_crtc_off	,	F_46
drm_framebuffer	,	V_13
msecs_to_jiffies	,	F_20
"Pruning mode: Vertical Back Porch out of range"	,	L_17
htotal	,	V_95
"tilcdc crtc"	,	L_27
vrefresh	,	V_156
to_tilcdc_crtc	,	F_7
LCDC_V1_SYNC_LOST_INT_ENA	,	V_49
LCDC_INVERT_PIXEL_CLOCK	,	V_123
LCDC_RASTER_TIMING_1_REG	,	V_106
drm_modeset_is_locked	,	F_43
tilcdc_crtc_disable_irqs	,	F_24
irqreturn_t	,	T_6
dev_warn	,	F_32
WARN_ON	,	F_36
tilcdc_set	,	F_17
LCDC_TFT_ALT_ENABLE	,	V_114
tilcdc_crtc_shutdown	,	F_52
container_of	,	F_2
u64	,	T_2
drm_flip_work_queue	,	F_11
drm_modeset_unlock_crtc	,	F_57
MODE_CLOCK_HIGH	,	V_178
queue_work	,	F_86
ktime_sub	,	F_68
offsets	,	V_24
set_scanout	,	F_6
