#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 31 08:38:58 2024
# Process ID: 18612
# Current directory: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6820 D:\Vivado_Project_FPGA\1EX\IDELAY_TEST\IDELAY_TEST.xpr
# Log file: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/vivado.log
# Journal file: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_200MHz -dir d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz_200MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_200MHz]
generate_target {instantiation_template} [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_200MHz] }
export_ip_user_files -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
launch_runs -jobs 8 clk_wiz_200MHz_synth_1
export_simulation -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -directory D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files -ipstatic_source_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/modelsim} {questa=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/questa} {riviera=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_200MHz]
generate_target all [get_files  d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_200MHz] }
export_ip_user_files -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -no_script -sync -force -quiet
reset_run clk_wiz_200MHz_synth_1
launch_runs -jobs 8 clk_wiz_200MHz_synth_1
export_simulation -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -directory D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files -ipstatic_source_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/modelsim} {questa=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/questa} {riviera=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
launch_simulation
source tb_idelay_fixed.tcl
run all
restart
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_idelay_variable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_idelay_variable.tcl
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_var_load.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_var_load.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_idelay_var_load [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_idelay_variable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_idelay_variable.tcl
run all
close_sim
