// Seed: 51920406
module module_0 (
    input tri module_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3
);
  wire id_5;
  always @(id_2 or posedge 1) id_5 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output logic id_5,
    input wire id_6,
    input wand id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output wand id_11,
    input tri id_12,
    output tri0 id_13
    , id_20,
    input logic id_14,
    output uwire id_15,
    input wor id_16,
    input tri id_17,
    input supply1 id_18
);
  wire id_21;
  always @(1 == 1 or posedge id_1) begin : LABEL_0
    id_5 <= id_14;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_8
  );
  assign modCall_1.type_0 = 0;
endmodule
