                                                                    + K:779))
                                         /\ (!((0 <= K:779 /\ K:779 <= 0))
                                               \/ (-1 * mid_r_comp:778) <= (
                                                  -1 * phi_r_comp:697))
                                         /\ (!(1 <= K:779)
                                               \/ (-1 * mid_r_comp:778) <= 0)
                                         /\ (!((0 <= K:779 /\ K:779 <= 0))
                                               \/ mid_r_comp:778 <= phi_r_comp:697)
                                         /\ (!(1 <= K:779)
                                               \/ mid_r_comp:778 <= 0)
                                         /\ (!((0 <= K:779 /\ K:779 <= 0))
                                               \/ 0 <= (-1 * K:779))
                                         /\ (!(1 <= K:779)
                                               \/ 0 <= (5 + (-1 * r_i':581)
                                                          + (-1 * K:779)))
                                         /\ (!((1 <= K:779 /\ K:779 <= 1))
                                               \/ 0 <= (1
                                                          + (-1
                                                               * phi_r_comp:697)))
                                         /\ (!((1 <= K:779 /\ K:779 <= 1))
                                               \/ 0 <= (1 + phi_r_comp:697))
                                         /\ (!((0 <= K:779 /\ K:779 <= 0))
                                               \/ 0 <= K:779)
                                         /\ (!(1 <= K:779)
                                               \/ 0 <= (-1 + r_i':581 + K:779))))
                             /\ mid_mem_32@width:765 = mem_32@width':780
                             /\ mid_mem_31@width:766 = mem_31@width':781
                             /\ mid_mem_30@width:767 = mem_30@width':782
                             /\ mid_mem_29@width:768 = mem_29@width':783
                             /\ mid_mem_32@pos:769 = mem_32@pos':784
                             /\ mid_mem_31@pos:770 = mem_31@pos':785
                             /\ mid_mem_30@pos:771 = mem_30@pos':786
                             /\ mid_mem_29@pos:772 = mem_29@pos':787
                             /\ mid_mem_32:773 = mem_32':788
                             /\ mid_mem_31:774 = mem_31':789
                             /\ mid_mem_30:775 = mem_30':790
                             /\ mid_mem_29:776 = mem_29':791
                             /\ mid_r_i:777 = r_i':792
                             /\ mid_r_comp:778 = r_comp':793
                             /\ 0 <= (-10 + (_i':527))
                             /\ 0 <= (999 + (phi_l_ret:764))
                             /\ 0 <= (1 + (-1 * phi_l_ret:764))
                             /\ 0 <= (1 + (phi_l_comp:763))
                             /\ 0 <= (1 + (-1 * phi_l_comp:763))
                             /\ 0 <= (l_i':729)
                             /\ 0 <= (999 + (phi_r_ret:698))
                             /\ 0 <= (1 + (-1 * phi_r_ret:698))
                             /\ 0 <= (1 + (r_comp':793))
                             /\ 0 <= (1 + (-1 * r_comp':793))
                             /\ 0 <= (r_i':792) /\ r_i':792 < 5
                             /\ 5 <= l_i':729
                             /\ ((tr:794 < tr:795 /\ -1 = phi_r_comp:796
                                    /\ mem_31':789 = phi_mem_31:797
                                    /\ mem_32':788 = phi_mem_32:798
                                    /\ mem_31@pos':785 = phi_mem_31@pos:799
                                    /\ mem_32@pos':784 = phi_mem_32@pos:800
                                    /\ mem_31@width':781 = phi_mem_31@width:801
                                    /\ mem_32@width':780 = phi_mem_32@width:802)
                                   \/ (tr:803 <= tr:804
                                         /\ ((tr:805 < tr:806
                                                /\ 1 = phi_r_comp:807)
                                               \/ (tr:808 <= tr:809
                                                     /\ 0 = phi_r_comp:807))
                                         /\ phi_r_comp:807 = phi_r_comp:796
                                         /\ (tr:810 + (4 * r_i':792)) = phi_mem_31:797
                                         /\ (tr:811 + (4 * r_i':792)) = phi_mem_32:798
                                         /\ (4 * r_i':792) = phi_mem_31@pos:799
                                         /\ (4 * r_i':792) = phi_mem_32@pos:800
                                         /\ 1 = phi_mem_31@width:801
                                         /\ 1 = phi_mem_32@width:802))
                             /\ (phi_r_comp:796 < 0 \/ 0 < phi_r_comp:796)
                             /\ phi_r_comp:796 = phi_r_ret:827
                             /\ phi_r_comp:796 = phi_r_comp:826
                             /\ (tr:812 + (4 * r_i':792)) = phi_mem_29:825
                             /\ (tr:813 + (4 * r_i':792)) = phi_mem_30:824
                             /\ phi_mem_31:797 = phi_mem_31:823
                             /\ phi_mem_32:798 = phi_mem_32:822
                             /\ (4 * r_i':792) = phi_mem_29@pos:821
                             /\ (4 * r_i':792) = phi_mem_30@pos:820
                             /\ phi_mem_31@pos:799 = phi_mem_31@pos:819
                             /\ phi_mem_32@pos:800 = phi_mem_32@pos:818
                             /\ 1 = phi_mem_29@width:817
                             /\ 1 = phi_mem_30@width:816
                             /\ phi_mem_31@width:801 = phi_mem_31@width:815
                             /\ phi_mem_32@width:802 = phi_mem_32@width:814))
                      /\ phi_l_ret:764 = -999 /\ 0 = phi_l_ret:828))
               /\ phi_r_ret:827 = -999 /\ 0 = phi_r_ret:829))}

Is SAT! (Assertion on line 81 FAILED)
---------------------------------------------

================================================
Bounds on Variables

================================================
Finished!

real	0m6.468s
user	0m6.284s
sys	0m0.136s
