Actel. Visit the Web site http://varicore.actel.com.
Altera Corp. Visit the Web site http://www.altera.com/products/prd-index.html.
Atallah, M. J. and Kosaraju, S. R. 1989. An efficient algorithm for maxdominance with applications. Algorithmica 4, 2, 221--236.
Camposano, R. 1991. Path-based scheduling for synthesis. IEEE Trans. Comput.-Aided Des. 10, 85--93.
Chameleon Systems. Visit the Web site www.chameleonsystems.com.
Richard J. Cloutier , Donald E. Thomas, The combination of scheduling, allocation, and mapping in a single algorithm, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.71-76, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123230]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Fisher, J. A. 1981. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. 30, 7, 478--490.
Maya B. Gokhale , Janice M. Stone , Jeff Arnold , Mirek Kalinowski, Stream-Oriented FPGA Computing in the Streams-C High Level Language, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.49, April 17-19, 2000
Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee, A system for synthesizing optimized FPGA hardware from MATLAB, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Jeff Hammes , Bob Rinker , Wim Bohm , Walid Najjar , Bruce Draper , Ross Beveridge, Cameron: High Level Language Compilation for Reconfigurable Systems, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.236, October 12-16, 1999
S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao, The Chimaera reconfigurable functional unit, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.87, April 16-18, 1997
Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993[doi>10.1007/BF01205185]
Ryan Kastner , Seda Ogrenci-Memik , Elaheh Bozorgzadeh , Majid Sarrafzadeh, Instruction generation for hybrid reconfigurable systems, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Heinrich Krämer , Wolfgang Rosenstiel, System synthesis using behavioural descriptions, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Lee, D. T. 1996. "Computational geometry". In The Computer Science and Engineering Handbook, Chap. 6, Allen B. Tucker, Ed. CRC Press, Boca Raton, FL.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lucent Technologies. Lucent technologies announces high-speed communications cores for customizing ORCA FPGAs.
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Michael C. McFarland, Using  bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.474-480, July 1986, Las Vegas, Nevada, USA
Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, USA
José Monteiro , Srinivas Devadas , Pranav Ashar , Ashutosh Mauskar, Scheduling techniques to enable power management, Proceedings of the 33rd annual Design Automation Conference, p.349-352, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240584]
E. Musoll , J. Cortadella, Scheduling and resource binding for low power, Proceedings of the 8th international symposium on System synthesis, p.104-109, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224523]
Pangrle, B. M. and Gajski, D. 1987. Design tools for intelligent silicon compilation. IEEE Trans. Comput.-Aided Des. 6, 6, 1098--1112.
Alice C. Parker , Jorge T. Pizarro , Mitch Mlinar, MAHA: a program for datapath synthesis, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.461-466, July 1986, Las Vegas, Nevada, USA
P. G. Paulin , J. P. Knight, Force-directed scheduling in automatic data path synthesis, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.195-202, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37918]
Paulin, P. J. and Knight, J. P. 1989. Force directed scheduling for behavioral synthesis of asics. IEEE Transactions on Comput.-Aided Des. 8, 6, 661--679.
Roni Potasman , Joseph Lis , Alexandru Nicolau , Daniel Gajski, Percolation based synthesis, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.444-449, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123333]
Robert Schreiber , Shail Aditya , Scott Mahlke , Vinod Kathail , B. Ramakrishna Rau , Darren Cronquist , Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, Journal of VLSI Signal Processing Systems, v.31 n.2, p.127-142, June 2002[doi>10.1023/A:1015341305426]
Shiue, W. and Chakrabarti, C. 2000. Low-power scheduling with resources operating at multiple voltages. IEEE Trans. Circ. Syst. II: Analog Digital Sign. Process. 47, 6, 536--543.
Byoungro So , Mary W. Hall , Pedro C. Diniz, A compiler approach to fast hardware design space exploration in FPGA-based systems, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512550]
Ankur Srivastava , Seda Ogrenci Memik , Bo-Kyung Choi , Majid Sarrafzadeh, Achieving Design Closure Through Delay Relaxation Parameter, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.54, November 09-13, 2003[doi>10.1109/ICCAD.2003.24]
Donald E. Thomas , Elizabeth D. Lagnese , John A. Nestor , Jayanth V. Rajan , Robert L. Blackburn , Robert A. Walker, Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench, Kluwer Academic Publishers, Norwell, MA, 1989
A. H. Timmer , J. A. G. Jess, Exact scheduling strategies based on bipartite graph matching, Proceedings of the 1995 European conference on Design and Test, p.42, March 06-09, 1995
Wazlowski, M., Agarwal, L., Lee, T., Smith, A., Lam, E., Athanas, P., Silverman, H., and Gosh, S. 1993. Prism-ii compiler and architecture. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines.
Jennifer L. Wong , Seapahn Megerian , Miodrag Potkonjak, Forward-looking objective functions: concept & applications in high level synthesis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514141]
Xilinx, Inc. Visit the Web site www.xilinx.com/apps/appsweb.htm.
