0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.ip_user_files/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/sim/BlockRAM_blk_mem_gen_0_0.v,1585688823,verilog,,,,BlockRAM_blk_mem_gen_0_0,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.ip_user_files/bd/BlockRAM/sim/BlockRAM.vhd,1585688823,vhdl,,,,blockram,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/BRAM_TB.vhd,1585689739,vhdl,,,,bram_tb,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/Instruc_tb.vhd,1585856365,vhdl,,,,instruc_tb,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/InstructPhaseControl_tb.vhd,1587059538,vhdl,,,,instructphasecontrol_tb,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/ProgramCounter_tb.vhd,1584384108,vhdl,,,,programcounter_tb,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/regBank_tb.vhd,1584384108,vhdl,,,,regbank_tb,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd,1587059441,vhdl,,,,instructphasecontrol,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd,1585856227,vhdl,,,,instruct_decoder,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramCounter.vhd,1584384108,vhdl,,,,programcounter,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd,1584384108,vhdl,,,,regbank,,,,,,,,
C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd,1584384108,vhdl,,,,reg_24bit,,,,,,,,
