{
  "design": {
    "design_info": {
      "boundary_crc": "0xADC2EBB63AB94D3C",
      "device": "xcvu9p-flgb2104-3-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "crossover": {
        "crossover_0x2": {
          "activity_mon_a": "",
          "activity_mon_b": "",
          "axis_packetizer_a2b": "",
          "axis_packetizer_b2a": "",
          "axis_tee_a": "",
          "axis_tee_b": ""
        },
        "eth0": {
          "cmac": "",
          "cmac_control": ""
        },
        "eth2": {
          "cmac": "",
          "cmac_control": ""
        },
        "eth1": {
          "cmac": "",
          "cmac_control": ""
        },
        "eth3": {
          "cmac": "",
          "cmac_control": ""
        },
        "crossover_1x3": {
          "activity_mon_a": "",
          "activity_mon_b": "",
          "axis_packetizer_a2b": "",
          "axis_packetizer_b2a": "",
          "axis_tee_a": "",
          "axis_tee_b": ""
        }
      },
      "pcie": {
        "bridge_input_clk": "",
        "pcie_bridge": "",
        "one": "",
        "axi4_lite_plug": ""
      },
      "qsfp_pins": "",
      "axi_revision": "",
      "channels": {
        "channel_0": {
          "packet_gate": "",
          "ddr4_ram": {
            "ddr4": "",
            "axi_crossbar": "",
            "reset_inverter": "",
            "axi4_master_plug": ""
          },
          "add_header": "",
          "fill_ram": "",
          "stream_to_ram": ""
        },
        "sys_control": "",
        "dma_interconect": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_cc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        }
      },
      "system_interconnect": "",
      "dma_data_mover": {
        "data_mover": "",
        "system_ila": "",
        "axi_data_mover": ""
      }
    },
    "interface_ports": {
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "qsfp2_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp2_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp3_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp3_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "m0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ADF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "m0_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "qsfp_rst_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "qsfp_lp": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "init_clk": {
        "direction": "I"
      },
      "qsfp_ctl_en": {
        "direction": "O"
      },
      "led_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "crossover": {
        "interface_ports": {
          "qsfp0_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp1_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp1_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp2_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp2_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp3_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp3_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "rx0_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "rx2_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "rx1_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "rx3_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "init_clk": {
            "direction": "I"
          },
          "sys_resetn": {
            "direction": "I"
          },
          "active_0": {
            "direction": "O"
          },
          "active_2": {
            "direction": "O"
          },
          "active_1": {
            "direction": "O"
          },
          "active_3": {
            "direction": "O"
          },
          "cmac2_clk": {
            "direction": "O"
          },
          "cmac0_clk": {
            "direction": "O"
          },
          "cmac1_clk": {
            "direction": "O"
          },
          "cmac3_clk": {
            "direction": "O"
          },
          "eth2_up": {
            "direction": "O"
          },
          "eth1_up": {
            "direction": "O"
          },
          "eth3_up": {
            "direction": "O"
          },
          "eth0_up": {
            "direction": "O"
          }
        },
        "components": {
          "crossover_0x2": {
            "interface_ports": {
              "axis_rx_a": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_tx_b": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_tx_a": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx_b": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "rx_out_a": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "rx_out_b": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_a": {
                "direction": "I"
              },
              "resetn_a": {
                "direction": "I"
              },
              "clk_b": {
                "direction": "I"
              },
              "resetn_b": {
                "direction": "I"
              },
              "active_a": {
                "direction": "O"
              },
              "active_b": {
                "direction": "O"
              }
            },
            "components": {
              "activity_mon_a": {
                "vlnv": "xilinx.com:module_ref:activity_mon:1.0",
                "xci_name": "top_level_activity_mon_0_1",
                "xci_path": "ip/top_level_activity_mon_0_1/top_level_activity_mon_0_1.xci",
                "inst_hier_path": "crossover/crossover_0x2/activity_mon_a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "activity_mon",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "stream": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "stream_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "stream_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "stream",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "active": {
                    "direction": "O"
                  }
                }
              },
              "activity_mon_b": {
                "vlnv": "xilinx.com:module_ref:activity_mon:1.0",
                "xci_name": "top_level_activity_mon_a_0",
                "xci_path": "ip/top_level_activity_mon_a_0/top_level_activity_mon_a_0.xci",
                "inst_hier_path": "crossover/crossover_0x2/activity_mon_b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "activity_mon",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "stream": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "stream_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "stream_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "stream",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "active": {
                    "direction": "O"
                  }
                }
              },
              "axis_packetizer_a2b": {
                "vlnv": "xilinx.com:module_ref:axis_packetizer:1.0",
                "xci_name": "top_level_axis_packetizer_0_2",
                "xci_path": "ip/top_level_axis_packetizer_0_2/top_level_axis_packetizer_0_2.xci",
                "inst_hier_path": "crossover/crossover_0x2/axis_packetizer_a2b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_packetizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "m_axis_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "s_axis_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "s_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_packetizer_b2a": {
                "vlnv": "xilinx.com:module_ref:axis_packetizer:1.0",
                "xci_name": "top_level_axis_packetizer_a2b_0",
                "xci_path": "ip/top_level_axis_packetizer_a2b_0/top_level_axis_packetizer_a2b_0.xci",
                "inst_hier_path": "crossover/crossover_0x2/axis_packetizer_b2a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_packetizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "m_axis_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "s_axis_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "s_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_tee_a": {
                "vlnv": "xilinx.com:module_ref:axis_tee:1.0",
                "xci_name": "top_level_axis_tee_0_0",
                "xci_path": "ip/top_level_axis_tee_0_0/top_level_axis_tee_0_0.xci",
                "inst_hier_path": "crossover/crossover_0x2/axis_tee_a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_tee",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_in_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "axis_out0": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out0_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out0_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out0_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out0_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "axis_out1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out1_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out1_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out1_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out1_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis_in:axis_out0:axis_out1",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_tee_b": {
                "vlnv": "xilinx.com:module_ref:axis_tee:1.0",
                "xci_name": "top_level_axis_tee_a_0",
                "xci_path": "ip/top_level_axis_tee_a_0/top_level_axis_tee_a_0.xci",
                "inst_hier_path": "crossover/crossover_0x2/axis_tee_b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_tee",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_in_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "axis_out0": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out0_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out0_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out0_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out0_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "axis_out1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out1_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out1_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out1_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out1_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis_in:axis_out0:axis_out1",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_packetizer_a2b_m_axis": {
                "interface_ports": [
                  "axis_tx_b",
                  "axis_packetizer_a2b/m_axis"
                ]
              },
              "axis_packetizer_b2a_m_axis": {
                "interface_ports": [
                  "axis_tx_a",
                  "axis_packetizer_b2a/m_axis"
                ]
              },
              "axis_rx_a_1": {
                "interface_ports": [
                  "axis_tee_a/axis_out0",
                  "axis_packetizer_a2b/s_axis",
                  "activity_mon_a/stream"
                ]
              },
              "axis_rx_a_2": {
                "interface_ports": [
                  "axis_rx_a",
                  "axis_tee_a/axis_in"
                ]
              },
              "axis_rx_b_1": {
                "interface_ports": [
                  "axis_tee_b/axis_out0",
                  "axis_packetizer_b2a/s_axis",
                  "activity_mon_b/stream"
                ]
              },
              "axis_rx_b_2": {
                "interface_ports": [
                  "axis_rx_b",
                  "axis_tee_b/axis_in"
                ]
              },
              "axis_tee_a_axis_out1": {
                "interface_ports": [
                  "rx_out_a",
                  "axis_tee_a/axis_out1"
                ]
              },
              "axis_tee_b_axis_out1": {
                "interface_ports": [
                  "rx_out_b",
                  "axis_tee_b/axis_out1"
                ]
              }
            },
            "nets": {
              "activity_mon_a_active": {
                "ports": [
                  "activity_mon_a/active",
                  "active_a"
                ]
              },
              "activity_mon_b_active": {
                "ports": [
                  "activity_mon_b/active",
                  "active_b"
                ]
              },
              "clk_a_1": {
                "ports": [
                  "clk_a",
                  "activity_mon_a/clk",
                  "axis_packetizer_a2b/s_axis_aclk",
                  "axis_packetizer_b2a/m_axis_aclk",
                  "axis_tee_a/clk"
                ]
              },
              "clk_b_1": {
                "ports": [
                  "clk_b",
                  "activity_mon_b/clk",
                  "axis_packetizer_a2b/m_axis_aclk",
                  "axis_packetizer_b2a/s_axis_aclk",
                  "axis_tee_b/clk"
                ]
              },
              "resetn_a_1": {
                "ports": [
                  "resetn_a",
                  "activity_mon_a/resetn",
                  "axis_packetizer_a2b/s_axis_aresetn",
                  "axis_packetizer_b2a/m_axis_aresetn",
                  "axis_tee_a/resetn"
                ]
              },
              "resetn_b_1": {
                "ports": [
                  "resetn_b",
                  "activity_mon_b/resetn",
                  "axis_packetizer_a2b/m_axis_aresetn",
                  "axis_packetizer_b2a/s_axis_aresetn",
                  "axis_tee_b/resetn"
                ]
              }
            }
          },
          "eth0": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_usplus_0_0",
                "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
                "inst_hier_path": "crossover/eth0/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y1"
                  },
                  "GT_DRP_CLK": {
                    "value": "50"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y4~X0Y7"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "RX_GT_BUFFER": {
                    "value": "1"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_0",
                "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
                "inst_hier_path": "crossover/eth0/cmac_control",
                "parameters": {
                  "USE_SYS_RESET_OUT": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_0_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              },
              "gt_ref_clk_0_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              }
            },
            "nets": {
              "clk_0_1": {
                "ports": [
                  "init_clk",
                  "cmac/gt_drpclk",
                  "cmac/init_clk",
                  "cmac/drp_clk"
                ]
              },
              "cmac_control_0_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_0_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_0_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          },
          "eth2": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_1",
                "xci_path": "ip/top_level_cmac_1/top_level_cmac_1.xci",
                "inst_hier_path": "crossover/eth2/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y4"
                  },
                  "GT_DRP_CLK": {
                    "value": "50"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y24~X0Y27"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "RX_GT_BUFFER": {
                    "value": "1"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_2",
                "xci_path": "ip/top_level_cmac_control_0_2/top_level_cmac_control_0_2.xci",
                "inst_hier_path": "crossover/eth2/cmac_control",
                "parameters": {
                  "USE_SYS_RESET_OUT": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_1_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_0_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              }
            },
            "nets": {
              "cmac_control_0_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_0_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_0_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "init_clk_divider_init_clk": {
                "ports": [
                  "init_clk",
                  "cmac/gt_drpclk",
                  "cmac/init_clk",
                  "cmac/drp_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          },
          "eth1": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_0",
                "xci_path": "ip/top_level_cmac_0/top_level_cmac_0.xci",
                "inst_hier_path": "crossover/eth1/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "GT_DRP_CLK": {
                    "value": "50"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y12~X0Y15"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "RX_GT_BUFFER": {
                    "value": "1"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_1",
                "xci_path": "ip/top_level_cmac_control_0_1/top_level_cmac_control_0_1.xci",
                "inst_hier_path": "crossover/eth1/cmac_control",
                "parameters": {
                  "USE_SYS_RESET_OUT": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_0_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              }
            },
            "nets": {
              "cmac_control_0_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_0_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_0_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "init_clk_divider_init_clk": {
                "ports": [
                  "init_clk",
                  "cmac/gt_drpclk",
                  "cmac/init_clk",
                  "cmac/drp_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          },
          "eth3": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "sys_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "stream_clk": {
                "type": "clk",
                "direction": "O"
              },
              "stream_resetn": {
                "type": "rst",
                "direction": "O"
              },
              "aligned": {
                "direction": "O"
              },
              "init_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_2",
                "xci_path": "ip/top_level_cmac_2/top_level_cmac_2.xci",
                "inst_hier_path": "crossover/eth3/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y5"
                  },
                  "GT_DRP_CLK": {
                    "value": "50"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y32~X0Y35"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "RX_GT_BUFFER": {
                    "value": "1"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_3",
                "xci_path": "ip/top_level_cmac_control_0_3/top_level_cmac_control_0_3.xci",
                "inst_hier_path": "crossover/eth3/cmac_control",
                "parameters": {
                  "USE_SYS_RESET_OUT": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis_tx",
                  "cmac/axis_tx"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "cmac_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "cmac/axis_rx"
                ]
              },
              "cmac_control_0_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_0_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_0_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_0_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "cmac_usplus_0_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              }
            },
            "nets": {
              "cmac_control_0_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_0_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "stream_resetn"
                ]
              },
              "cmac_control_0_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "aligned"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "cmac_gt_rxusrclk2": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "stream_clk",
                  "cmac/rx_clk",
                  "cmac_control/rx_clk"
                ]
              },
              "init_clk_divider_init_clk": {
                "ports": [
                  "init_clk",
                  "cmac/gt_drpclk",
                  "cmac/init_clk",
                  "cmac/drp_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in"
                ]
              }
            }
          },
          "crossover_1x3": {
            "interface_ports": {
              "axis_rx_a": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_tx_b": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_tx_a": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_rx_b": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "rx_out_a": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "rx_out_b": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_a": {
                "direction": "I"
              },
              "clk_b": {
                "direction": "I"
              },
              "active_a": {
                "direction": "O"
              },
              "active_b": {
                "direction": "O"
              },
              "resetn_a": {
                "direction": "I"
              },
              "resetn_b": {
                "direction": "I"
              }
            },
            "components": {
              "activity_mon_a": {
                "vlnv": "xilinx.com:module_ref:activity_mon:1.0",
                "xci_name": "top_level_activity_mon_a_1",
                "xci_path": "ip/top_level_activity_mon_a_1/top_level_activity_mon_a_1.xci",
                "inst_hier_path": "crossover/crossover_1x3/activity_mon_a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "activity_mon",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "stream": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "stream_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "stream_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "stream",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "active": {
                    "direction": "O"
                  }
                }
              },
              "activity_mon_b": {
                "vlnv": "xilinx.com:module_ref:activity_mon:1.0",
                "xci_name": "top_level_activity_mon_b_0",
                "xci_path": "ip/top_level_activity_mon_b_0/top_level_activity_mon_b_0.xci",
                "inst_hier_path": "crossover/crossover_1x3/activity_mon_b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "activity_mon",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "stream": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "stream_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "stream_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "stream",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "active": {
                    "direction": "O"
                  }
                }
              },
              "axis_packetizer_a2b": {
                "vlnv": "xilinx.com:module_ref:axis_packetizer:1.0",
                "xci_name": "top_level_axis_packetizer_a2b_1",
                "xci_path": "ip/top_level_axis_packetizer_a2b_1/top_level_axis_packetizer_a2b_1.xci",
                "inst_hier_path": "crossover/crossover_1x3/axis_packetizer_a2b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_packetizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "m_axis_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "s_axis_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "s_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_packetizer_b2a": {
                "vlnv": "xilinx.com:module_ref:axis_packetizer:1.0",
                "xci_name": "top_level_axis_packetizer_b2a_0",
                "xci_path": "ip/top_level_axis_packetizer_b2a_0/top_level_axis_packetizer_b2a_0.xci",
                "inst_hier_path": "crossover/crossover_1x3/axis_packetizer_b2a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_packetizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "m_axis_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "s_axis_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "s_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "s_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_INTERFACE": {
                        "value": "m_axis",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_tee_a": {
                "vlnv": "xilinx.com:module_ref:axis_tee:1.0",
                "xci_name": "top_level_axis_tee_a_1",
                "xci_path": "ip/top_level_axis_tee_a_1/top_level_axis_tee_a_1.xci",
                "inst_hier_path": "crossover/crossover_1x3/axis_tee_a",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_tee",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_in_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "axis_out0": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out0_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out0_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out0_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out0_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "axis_out1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out1_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out1_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out1_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out1_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis_in:axis_out0:axis_out1",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "axis_tee_b": {
                "vlnv": "xilinx.com:module_ref:axis_tee:1.0",
                "xci_name": "top_level_axis_tee_a_2",
                "xci_path": "ip/top_level_axis_tee_a_2/top_level_axis_tee_a_2.xci",
                "inst_hier_path": "crossover/crossover_1x3/axis_tee_b",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_tee",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_in_tkeep",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_in_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_in_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "axis_out0": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out0_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out0_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out0_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out0_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "axis_out1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out1_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out1_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out1_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out1_tvalid",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis_in:axis_out0:axis_out1",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_2_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_packetizer_a2b_m_axis": {
                "interface_ports": [
                  "axis_tx_b",
                  "axis_packetizer_a2b/m_axis"
                ]
              },
              "axis_packetizer_b2a_m_axis": {
                "interface_ports": [
                  "axis_tx_a",
                  "axis_packetizer_b2a/m_axis"
                ]
              },
              "axis_rx_a_1": {
                "interface_ports": [
                  "axis_tee_a/axis_out0",
                  "axis_packetizer_a2b/s_axis",
                  "activity_mon_a/stream"
                ]
              },
              "axis_rx_a_2": {
                "interface_ports": [
                  "axis_rx_a",
                  "axis_tee_a/axis_in"
                ]
              },
              "axis_rx_b_1": {
                "interface_ports": [
                  "axis_tee_b/axis_out0",
                  "axis_packetizer_b2a/s_axis",
                  "activity_mon_b/stream"
                ]
              },
              "axis_rx_b_2": {
                "interface_ports": [
                  "axis_rx_b",
                  "axis_tee_b/axis_in"
                ]
              },
              "axis_tee_a_axis_out1": {
                "interface_ports": [
                  "rx_out_a",
                  "axis_tee_a/axis_out1"
                ]
              },
              "axis_tee_b_axis_out1": {
                "interface_ports": [
                  "rx_out_b",
                  "axis_tee_b/axis_out1"
                ]
              }
            },
            "nets": {
              "activity_mon_a_active": {
                "ports": [
                  "activity_mon_a/active",
                  "active_a"
                ]
              },
              "activity_mon_b_active": {
                "ports": [
                  "activity_mon_b/active",
                  "active_b"
                ]
              },
              "clk_a_1": {
                "ports": [
                  "clk_a",
                  "activity_mon_a/clk",
                  "axis_packetizer_a2b/s_axis_aclk",
                  "axis_packetizer_b2a/m_axis_aclk",
                  "axis_tee_a/clk"
                ]
              },
              "clk_b_1": {
                "ports": [
                  "clk_b",
                  "activity_mon_b/clk",
                  "axis_packetizer_a2b/m_axis_aclk",
                  "axis_packetizer_b2a/s_axis_aclk",
                  "axis_tee_b/clk"
                ]
              },
              "resetn_a_1": {
                "ports": [
                  "resetn_a",
                  "activity_mon_a/resetn",
                  "axis_packetizer_a2b/s_axis_aresetn",
                  "axis_packetizer_b2a/m_axis_aresetn",
                  "axis_tee_a/resetn"
                ]
              },
              "resetn_b_1": {
                "ports": [
                  "resetn_b",
                  "activity_mon_b/resetn",
                  "axis_packetizer_a2b/m_axis_aresetn",
                  "axis_packetizer_b2a/s_axis_aresetn",
                  "axis_tee_b/resetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_rx_a_1": {
            "interface_ports": [
              "crossover_0x2/axis_rx_a",
              "eth0/axis_rx"
            ]
          },
          "axis_rx_b_1": {
            "interface_ports": [
              "crossover_0x2/axis_rx_b",
              "eth2/axis_rx"
            ]
          },
          "axis_tx_1": {
            "interface_ports": [
              "eth1/axis_tx",
              "crossover_1x3/axis_tx_a"
            ]
          },
          "axis_tx_2": {
            "interface_ports": [
              "eth3/axis_tx",
              "crossover_1x3/axis_tx_b"
            ]
          },
          "crossover_0x2_axis_tx_a": {
            "interface_ports": [
              "crossover_0x2/axis_tx_a",
              "eth0/axis_tx"
            ]
          },
          "crossover_0x2_axis_tx_b": {
            "interface_ports": [
              "crossover_0x2/axis_tx_b",
              "eth2/axis_tx"
            ]
          },
          "crossover_0x2_rx_out_a": {
            "interface_ports": [
              "rx0_out",
              "crossover_0x2/rx_out_a"
            ]
          },
          "crossover_0x2_rx_out_b": {
            "interface_ports": [
              "rx2_out",
              "crossover_0x2/rx_out_b"
            ]
          },
          "crossover_1x3_rx_out_a": {
            "interface_ports": [
              "rx1_out",
              "crossover_1x3/rx_out_a"
            ]
          },
          "crossover_1x3_rx_out_b": {
            "interface_ports": [
              "rx3_out",
              "crossover_1x3/rx_out_b"
            ]
          },
          "eth1_axis_rx": {
            "interface_ports": [
              "eth1/axis_rx",
              "crossover_1x3/axis_rx_a"
            ]
          },
          "eth3_axis_rx": {
            "interface_ports": [
              "eth3/axis_rx",
              "crossover_1x3/axis_rx_b"
            ]
          },
          "eth_qsfp_gt": {
            "interface_ports": [
              "qsfp0_gt",
              "eth0/qsfp_gt"
            ]
          },
          "eth_qsfp_gt1": {
            "interface_ports": [
              "qsfp2_gt",
              "eth2/qsfp_gt"
            ]
          },
          "eth_qsfp_gt2": {
            "interface_ports": [
              "qsfp1_gt",
              "eth1/qsfp_gt"
            ]
          },
          "eth_qsfp_gt3": {
            "interface_ports": [
              "qsfp3_gt",
              "eth3/qsfp_gt"
            ]
          },
          "qsfp0_clk_1": {
            "interface_ports": [
              "qsfp0_clk",
              "eth0/qsfp_clk"
            ]
          },
          "qsfp1_clk_1": {
            "interface_ports": [
              "qsfp1_clk",
              "eth1/qsfp_clk"
            ]
          },
          "qsfp2_clk_1": {
            "interface_ports": [
              "qsfp2_clk",
              "eth2/qsfp_clk"
            ]
          },
          "qsfp3_clk_1": {
            "interface_ports": [
              "qsfp3_clk",
              "eth3/qsfp_clk"
            ]
          }
        },
        "nets": {
          "clk_a_1": {
            "ports": [
              "eth0/stream_clk",
              "crossover_0x2/clk_a",
              "cmac0_clk"
            ]
          },
          "clk_b_1": {
            "ports": [
              "eth2/stream_clk",
              "crossover_0x2/clk_b",
              "cmac2_clk"
            ]
          },
          "crossover_0x2_active_a": {
            "ports": [
              "crossover_0x2/active_a",
              "active_0"
            ]
          },
          "crossover_0x2_active_b": {
            "ports": [
              "crossover_0x2/active_b",
              "active_2"
            ]
          },
          "crossover_1x3_active_a": {
            "ports": [
              "crossover_1x3/active_a",
              "active_1"
            ]
          },
          "crossover_1x3_active_b": {
            "ports": [
              "crossover_1x3/active_b",
              "active_3"
            ]
          },
          "eth0_aligned": {
            "ports": [
              "eth0/aligned",
              "eth0_up"
            ]
          },
          "eth1_aligned": {
            "ports": [
              "eth1/aligned",
              "eth1_up"
            ]
          },
          "eth1_stream_clk": {
            "ports": [
              "eth1/stream_clk",
              "crossover_1x3/clk_a",
              "cmac1_clk"
            ]
          },
          "eth1_stream_resetn": {
            "ports": [
              "eth1/stream_resetn",
              "crossover_1x3/resetn_a"
            ]
          },
          "eth2_aligned": {
            "ports": [
              "eth2/aligned",
              "eth2_up"
            ]
          },
          "eth3_aligned": {
            "ports": [
              "eth3/aligned",
              "eth3_up"
            ]
          },
          "eth3_stream_clk": {
            "ports": [
              "eth3/stream_clk",
              "crossover_1x3/clk_b",
              "cmac3_clk"
            ]
          },
          "eth3_stream_resetn": {
            "ports": [
              "eth3/stream_resetn",
              "crossover_1x3/resetn_b"
            ]
          },
          "init_clk_0_1": {
            "ports": [
              "init_clk",
              "eth0/init_clk",
              "eth2/init_clk",
              "eth1/init_clk",
              "eth3/init_clk"
            ]
          },
          "resetn_a_1": {
            "ports": [
              "eth0/stream_resetn",
              "crossover_0x2/resetn_a"
            ]
          },
          "resetn_b_1": {
            "ports": [
              "eth2/stream_resetn",
              "crossover_0x2/resetn_b"
            ]
          },
          "source_200Mhz_resetn": {
            "ports": [
              "sys_resetn",
              "eth0/sys_resetn",
              "eth2/sys_resetn",
              "eth1/sys_resetn",
              "eth3/sys_resetn"
            ]
          }
        }
      },
      "pcie": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_B": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "bridge_input_clk": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie/bridge_input_clk",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_master_if": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y2"
              },
              "pciebar2axibar_1": {
                "value": "0x0000001000000000"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_scale": {
                "value": "Megabytes"
              },
              "pf0_bar1_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_3",
            "xci_path": "ip/top_level_xlconstant_0_3/top_level_xlconstant_0_3.xci",
            "inst_hier_path": "pcie/one"
          },
          "axi4_lite_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_lite_plug:1.0",
            "xci_name": "top_level_axi4_lite_plug_0_0",
            "xci_path": "ip/top_level_axi4_lite_plug_0_0/top_level_axi4_lite_plug_0_0.xci",
            "inst_hier_path": "pcie/axi4_lite_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_lite_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "bridge_input_clk/CLK_IN_D"
            ]
          },
          "S_AXI_B_1": {
            "interface_ports": [
              "S_AXI_B",
              "pcie_bridge/S_AXI_B"
            ]
          },
          "axi4_lite_plug_0_AXI": {
            "interface_ports": [
              "axi4_lite_plug/AXI",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "pcie_bridge_M_AXI_B": {
            "interface_ports": [
              "M_AXI",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "one_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "axi4_lite_plug/clk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "bridge_input_clk/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "bridge_input_clk/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          }
        }
      },
      "qsfp_pins": {
        "vlnv": "xilinx.com:module_ref:qsfp_pins:1.0",
        "xci_name": "top_level_qsfp_pins_0_0",
        "xci_path": "ip/top_level_qsfp_pins_0_0/top_level_qsfp_pins_0_0.xci",
        "inst_hier_path": "qsfp_pins",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "qsfp_pins",
          "boundary_crc": "0x0"
        },
        "ports": {
          "qsfp_rst_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "qsfp_lp": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "qsfp_ctl_en": {
            "direction": "O"
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "parameters": {
          "S_AXI_ADDR_WIDTH": {
            "value": "5"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "channels": {
        "interface_ports": {
          "S_AXI_CTL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXIS_CH0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "m0_ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "AXI_DMA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "eth_resetn_out": {
            "direction": "O"
          },
          "led_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "eth0_clk": {
            "direction": "I"
          },
          "qsfp0_status_async": {
            "direction": "I"
          },
          "qsfp1_status_async": {
            "direction": "I"
          },
          "qsfp2_status_async": {
            "direction": "I"
          },
          "qsfp3_status_async": {
            "direction": "I"
          }
        },
        "components": {
          "channel_0": {
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ddr4": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
              },
              "ddr4_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "RAM_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "cmac_clk": {
                "direction": "I"
              },
              "sys_reset": {
                "direction": "I"
              },
              "capture": {
                "direction": "I"
              },
              "erase_idle": {
                "direction": "O"
              },
              "erase_ram": {
                "direction": "I"
              },
              "init_calib_complete": {
                "direction": "O"
              },
              "ram_clk": {
                "direction": "O"
              },
              "ram_resetn_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "packet_gate": {
                "vlnv": "xilinx.com:module_ref:packet_gate:1.0",
                "xci_name": "top_level_packet_gate_0_0",
                "xci_path": "ip/top_level_packet_gate_0_0/top_level_packet_gate_0_0.xci",
                "inst_hier_path": "channels/channel_0/packet_gate",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "packet_gate",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_IN_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_IN_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_OUT_TKEEP",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_OUT_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_async": {
                    "direction": "I"
                  }
                }
              },
              "ddr4_ram": {
                "interface_ports": {
                  "ddr4_clk": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                    "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
                  },
                  "ddr4": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                    "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ram_clk": {
                    "type": "clk",
                    "direction": "O"
                  },
                  "sys_reset": {
                    "direction": "I"
                  },
                  "init_calib_complete": {
                    "direction": "O"
                  },
                  "ram_reset": {
                    "direction": "O"
                  },
                  "ram_resetn_out": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "ddr4": {
                    "vlnv": "xilinx.com:ip:ddr4:2.2",
                    "xci_name": "top_level_ddr4_0_0",
                    "xci_path": "ip/top_level_ddr4_0_0/top_level_ddr4_0_0.xci",
                    "inst_hier_path": "channels/channel_0/ddr4_ram/ddr4",
                    "parameters": {
                      "C0.DDR4_AxiAddressWidth": {
                        "value": "34"
                      },
                      "C0.DDR4_AxiDataWidth": {
                        "value": "512"
                      },
                      "C0.DDR4_CasWriteLatency": {
                        "value": "16"
                      },
                      "C0.DDR4_CustomParts": {
                        "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv"
                      },
                      "C0.DDR4_DataWidth": {
                        "value": "72"
                      },
                      "C0.DDR4_EN_PARITY": {
                        "value": "true"
                      },
                      "C0.DDR4_InputClockPeriod": {
                        "value": "9996"
                      },
                      "C0.DDR4_MemoryPart": {
                        "value": "MTA18ADF2G72PZ-2G3"
                      },
                      "C0.DDR4_MemoryType": {
                        "value": "RDIMMs"
                      },
                      "C0.DDR4_TimePeriod": {
                        "value": "833"
                      },
                      "C0.DDR4_isCustom": {
                        "value": "true"
                      }
                    },
                    "interface_ports": {
                      "C0_DDR4_S_AXI_CTRL": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
                      },
                      "C0_DDR4_S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "C0_DDR4_MEMORY_MAP"
                      }
                    },
                    "addressing": {
                      "memory_maps": {
                        "C0_DDR4_MEMORY_MAP": {
                          "address_blocks": {
                            "C0_DDR4_ADDRESS_BLOCK": {
                              "base_address": "0",
                              "range": "16G",
                              "width": "34",
                              "usage": "memory"
                            }
                          }
                        },
                        "C0_DDR4_MEMORY_MAP_CTRL": {
                          "address_blocks": {
                            "C0_REG": {
                              "base_address": "0",
                              "range": "4K",
                              "width": "12",
                              "usage": "register"
                            }
                          }
                        }
                      }
                    }
                  },
                  "axi_crossbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "top_level_axi_crossbar_0_0",
                    "xci_path": "ip/top_level_axi_crossbar_0_0/top_level_axi_crossbar_0_0.xci",
                    "inst_hier_path": "channels/channel_0/ddr4_ram/axi_crossbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "3"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "reset_inverter": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_level_util_vector_logic_0_1",
                    "xci_path": "ip/top_level_util_vector_logic_0_1/top_level_util_vector_logic_0_1.xci",
                    "inst_hier_path": "channels/channel_0/ddr4_ram/reset_inverter",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "axi4_master_plug": {
                    "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
                    "xci_name": "top_level_axi4_master_plug_0_1",
                    "xci_path": "ip/top_level_axi4_master_plug_0_1/top_level_axi4_master_plug_0_1.xci",
                    "inst_hier_path": "channels/channel_0/ddr4_ram/axi4_master_plug",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "axi4_master_plug",
                      "boundary_crc": "0x0"
                    },
                    "interface_ports": {
                      "AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                          "DATA_WIDTH": {
                            "value": "32",
                            "value_src": "auto"
                          },
                          "PROTOCOL": {
                            "value": "AXI4LITE",
                            "value_src": "constant"
                          },
                          "FREQ_HZ": {
                            "value": "300000000",
                            "value_src": "user_prop"
                          },
                          "ID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "ADDR_WIDTH": {
                            "value": "32",
                            "value_src": "auto"
                          },
                          "AWUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "ARUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "WUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "RUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "BUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "READ_WRITE_MODE": {
                            "value": "READ_WRITE",
                            "value_src": "constant"
                          },
                          "HAS_BURST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_LOCK": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_PROT": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_CACHE": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_QOS": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_REGION": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_WSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_BRESP": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "HAS_RRESP": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "SUPPORTS_NARROW_BURST": {
                            "value": "0",
                            "value_src": "auto"
                          },
                          "NUM_READ_OUTSTANDING": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "NUM_WRITE_OUTSTANDING": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "MAX_BURST_LENGTH": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "PHASE": {
                            "value": "0.00",
                            "value_src": "const_prop"
                          },
                          "CLK_DOMAIN": {
                            "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                            "value_src": "default_prop"
                          }
                        },
                        "address_space_ref": "AXI",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        },
                        "port_maps": {
                          "AWADDR": {
                            "physical_name": "AXI_AWADDR",
                            "direction": "O",
                            "left": "31",
                            "right": "0"
                          },
                          "AWVALID": {
                            "physical_name": "AXI_AWVALID",
                            "direction": "O"
                          },
                          "AWREADY": {
                            "physical_name": "AXI_AWREADY",
                            "direction": "I"
                          },
                          "WDATA": {
                            "physical_name": "AXI_WDATA",
                            "direction": "O",
                            "left": "31",
                            "right": "0"
                          },
                          "WVALID": {
                            "physical_name": "AXI_WVALID",
                            "direction": "O"
                          },
                          "WREADY": {
                            "physical_name": "AXI_WREADY",
                            "direction": "I"
                          },
                          "BRESP": {
                            "physical_name": "AXI_BRESP",
                            "direction": "I",
                            "left": "1",
                            "right": "0"
                          },
                          "BVALID": {
                            "physical_name": "AXI_BVALID",
                            "direction": "I"
                          },
                          "BREADY": {
                            "physical_name": "AXI_BREADY",
                            "direction": "O"
                          },
                          "ARADDR": {
                            "physical_name": "AXI_ARADDR",
                            "direction": "O",
                            "left": "31",
                            "right": "0"
                          },
                          "ARVALID": {
                            "physical_name": "AXI_ARVALID",
                            "direction": "O"
                          },
                          "ARREADY": {
                            "physical_name": "AXI_ARREADY",
                            "direction": "I"
                          },
                          "RDATA": {
                            "physical_name": "AXI_RDATA",
                            "direction": "I",
                            "left": "31",
                            "right": "0"
                          },
                          "RRESP": {
                            "physical_name": "AXI_RRESP",
                            "direction": "I",
                            "left": "1",
                            "right": "0"
                          },
                          "RVALID": {
                            "physical_name": "AXI_RVALID",
                            "direction": "I"
                          },
                          "RREADY": {
                            "physical_name": "AXI_RREADY",
                            "direction": "O"
                          }
                        }
                      }
                    },
                    "ports": {
                      "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "AXI",
                            "value_src": "constant"
                          },
                          "FREQ_HZ": {
                            "value": "300000000",
                            "value_src": "user_prop"
                          },
                          "PHASE": {
                            "value": "0.00",
                            "value_src": "const_prop"
                          },
                          "CLK_DOMAIN": {
                            "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                            "value_src": "default_prop"
                          }
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "AXI": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "Conn1": {
                    "interface_ports": [
                      "ddr4",
                      "ddr4/C0_DDR4"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "ddr4_clk",
                      "ddr4/C0_SYS_CLK"
                    ]
                  },
                  "S00_AXI_1": {
                    "interface_ports": [
                      "S00_AXI",
                      "axi_crossbar/S00_AXI"
                    ]
                  },
                  "S01_AXI_1": {
                    "interface_ports": [
                      "S01_AXI",
                      "axi_crossbar/S01_AXI"
                    ]
                  },
                  "axi4_master_plug_AXI": {
                    "interface_ports": [
                      "axi4_master_plug/AXI",
                      "ddr4/C0_DDR4_S_AXI_CTRL"
                    ]
                  },
                  "axi_crossbar_M00_AXI": {
                    "interface_ports": [
                      "axi_crossbar/M00_AXI",
                      "ddr4/C0_DDR4_S_AXI"
                    ]
                  },
                  "stream_to_ram_M_AXI": {
                    "interface_ports": [
                      "S02_AXI",
                      "axi_crossbar/S02_AXI"
                    ]
                  }
                },
                "nets": {
                  "ddr4_c0_ddr4_ui_clk": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk",
                      "ram_clk",
                      "axi_crossbar/aclk",
                      "axi4_master_plug/clk"
                    ]
                  },
                  "ddr4_c0_ddr4_ui_clk_sync_rst": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk_sync_rst",
                      "reset_inverter/Op1",
                      "ram_reset"
                    ]
                  },
                  "ddr4_c0_init_calib_complete": {
                    "ports": [
                      "ddr4/c0_init_calib_complete",
                      "init_calib_complete"
                    ]
                  },
                  "reset_inverter_Res": {
                    "ports": [
                      "reset_inverter/Res",
                      "axi_crossbar/aresetn",
                      "ddr4/c0_ddr4_aresetn",
                      "ram_resetn_out"
                    ]
                  },
                  "sys_reset_1": {
                    "ports": [
                      "sys_reset",
                      "ddr4/sys_rst"
                    ]
                  }
                }
              },
              "add_header": {
                "vlnv": "xilinx.com:module_ref:add_header:1.0",
                "xci_name": "top_level_add_header_0_0",
                "xci_path": "ip/top_level_add_header_0_0/top_level_add_header_0_0.xci",
                "inst_hier_path": "channels/channel_0/add_header",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "add_header",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_IN_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_IN_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_OUT_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "sys_reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "src_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "dst_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_OUT",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "capture_async": {
                    "direction": "I"
                  }
                }
              },
              "fill_ram": {
                "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
                "xci_name": "top_level_fill_ram_0_2",
                "xci_path": "ip/top_level_fill_ram_0_2/top_level_fill_ram_0_2.xci",
                "inst_hier_path": "channels/channel_0/fill_ram",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "fill_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "elapsed": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "idle": {
                    "direction": "O"
                  },
                  "start_async": {
                    "direction": "I"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "stream_to_ram": {
                "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
                "xci_name": "top_level_stream_to_ram_0_0",
                "xci_path": "ip/top_level_stream_to_ram_0_0/top_level_stream_to_ram_0_0.xci",
                "inst_hier_path": "channels/channel_0/stream_to_ram",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "stream_to_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:M_AXI",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "300000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "ram_blocks_written": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "out_of_ram": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "AXIS_IN_1": {
                "interface_ports": [
                  "AXIS_IN",
                  "packet_gate/AXIS_IN"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "ddr4",
                  "ddr4_ram/ddr4"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "ddr4_clk",
                  "ddr4_ram/ddr4_clk"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "RAM_AXI",
                  "ddr4_ram/S00_AXI"
                ]
              },
              "add_header_AXIS_OUT": {
                "interface_ports": [
                  "add_header/AXIS_OUT",
                  "stream_to_ram/AXIS_IN"
                ]
              },
              "fill_ram_0_M_AXI": {
                "interface_ports": [
                  "fill_ram/M_AXI",
                  "ddr4_ram/S01_AXI"
                ]
              },
              "packet_gate_AXIS_OUT": {
                "interface_ports": [
                  "packet_gate/AXIS_OUT",
                  "add_header/AXIS_IN"
                ]
              },
              "stream_to_ram_M_AXI": {
                "interface_ports": [
                  "stream_to_ram/M_AXI",
                  "ddr4_ram/S02_AXI"
                ]
              }
            },
            "nets": {
              "capture_1": {
                "ports": [
                  "capture",
                  "packet_gate/enable_async",
                  "add_header/capture_async"
                ]
              },
              "cmac_clk_1": {
                "ports": [
                  "cmac_clk",
                  "packet_gate/clk",
                  "add_header/src_clk"
                ]
              },
              "ddr4_c0_ddr4_ui_clk": {
                "ports": [
                  "ddr4_ram/ram_clk",
                  "ram_clk",
                  "add_header/dst_clk",
                  "fill_ram/clk",
                  "stream_to_ram/clk"
                ]
              },
              "ddr4_ram_init_calib_complete": {
                "ports": [
                  "ddr4_ram/init_calib_complete",
                  "init_calib_complete"
                ]
              },
              "ddr4_ram_ram_reset": {
                "ports": [
                  "ddr4_ram/ram_reset",
                  "fill_ram/reset"
                ]
              },
              "ddr4_ram_ram_resetn_out": {
                "ports": [
                  "ddr4_ram/ram_resetn_out",
                  "ram_resetn_out"
                ]
              },
              "erase_ram_1": {
                "ports": [
                  "erase_ram",
                  "fill_ram/start_async"
                ]
              },
              "fill_ram_0_idle": {
                "ports": [
                  "fill_ram/idle",
                  "erase_idle"
                ]
              },
              "sys_reset_1": {
                "ports": [
                  "sys_reset",
                  "packet_gate/sys_reset",
                  "ddr4_ram/sys_reset",
                  "add_header/sys_reset",
                  "stream_to_ram/sys_reset"
                ]
              }
            }
          },
          "sys_control": {
            "vlnv": "xilinx.com:module_ref:sys_control:1.0",
            "xci_name": "top_level_sys_control_0_0",
            "xci_path": "ip/top_level_sys_control_0_0/top_level_sys_control_0_0.xci",
            "inst_hier_path": "channels/sys_control",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sys_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "sys_reset_out": {
                "direction": "O"
              },
              "eth_resetn_out": {
                "direction": "O"
              },
              "erase_ram": {
                "direction": "O"
              },
              "packet_gate": {
                "direction": "O"
              },
              "bank0_calib_complete_async": {
                "direction": "I"
              },
              "bank1_calib_complete_async": {
                "direction": "I"
              },
              "bank2_calib_complete_async": {
                "direction": "I"
              },
              "bank3_calib_complete_async": {
                "direction": "I"
              },
              "bank0_erase_idle_async": {
                "direction": "I"
              },
              "bank1_erase_idle_async": {
                "direction": "I"
              },
              "bank2_erase_idle_async": {
                "direction": "I"
              },
              "bank3_erase_idle_async": {
                "direction": "I"
              },
              "window_addr": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "qsfp0_status_async": {
                "direction": "I"
              },
              "qsfp1_status_async": {
                "direction": "I"
              },
              "qsfp2_status_async": {
                "direction": "I"
              },
              "qsfp3_status_async": {
                "direction": "I"
              },
              "led_l": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "dma_interconect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/top_level_axi_interconnect_0_1/top_level_axi_interconnect_0_1.xci",
            "inst_hier_path": "channels/dma_interconect",
            "xci_name": "top_level_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "top_level_xbar_1",
                "xci_path": "ip/top_level_xbar_1/top_level_xbar_1.xci",
                "inst_hier_path": "channels/dma_interconect/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "top_level_auto_cc_0",
                    "xci_path": "ip/top_level_auto_cc_0/top_level_auto_cc_0.xci",
                    "inst_hier_path": "channels/dma_interconect/m00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "dma_interconect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_dma_interconect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_dma_interconect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_dma_interconect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_dma_interconect": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "dma_interconect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "dma_interconect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_DMA_1": {
            "interface_ports": [
              "AXI_DMA",
              "dma_interconect/S00_AXI"
            ]
          },
          "RAM_AXI_1": {
            "interface_ports": [
              "channel_0/RAM_AXI",
              "dma_interconect/M00_AXI"
            ]
          },
          "channel_0_m0_ddr4": {
            "interface_ports": [
              "m0_ddr4",
              "channel_0/ddr4"
            ]
          },
          "crossover_rx0_out": {
            "interface_ports": [
              "AXIS_CH0",
              "channel_0/AXIS_IN"
            ]
          },
          "m0_ddr4_clk_1": {
            "interface_ports": [
              "m0_ddr4_clk",
              "channel_0/ddr4_clk"
            ]
          },
          "system_interconnect_M01_AXI": {
            "interface_ports": [
              "S_AXI_CTL",
              "sys_control/S_AXI"
            ]
          }
        },
        "nets": {
          "channel_0_erase_idle": {
            "ports": [
              "channel_0/erase_idle",
              "sys_control/bank0_erase_idle_async",
              "sys_control/bank1_erase_idle_async",
              "sys_control/bank2_erase_idle_async",
              "sys_control/bank3_erase_idle_async"
            ]
          },
          "channel_0_init_calib_complete": {
            "ports": [
              "channel_0/init_calib_complete",
              "sys_control/bank0_calib_complete_async",
              "sys_control/bank1_calib_complete_async",
              "sys_control/bank2_calib_complete_async",
              "sys_control/bank3_calib_complete_async"
            ]
          },
          "channel_0_ram_clk": {
            "ports": [
              "channel_0/ram_clk",
              "dma_interconect/M00_ACLK",
              "dma_interconect/M01_ACLK",
              "dma_interconect/M02_ACLK",
              "dma_interconect/M03_ACLK"
            ]
          },
          "channel_0_ram_resetn_out": {
            "ports": [
              "channel_0/ram_resetn_out",
              "dma_interconect/M00_ARESETN",
              "dma_interconect/M01_ARESETN",
              "dma_interconect/M02_ARESETN",
              "dma_interconect/M03_ARESETN"
            ]
          },
          "crossover_cmac0_clk": {
            "ports": [
              "eth0_clk",
              "channel_0/cmac_clk"
            ]
          },
          "pcie_axi_aclk": {
            "ports": [
              "clk",
              "sys_control/clk",
              "dma_interconect/S00_ACLK",
              "dma_interconect/ACLK"
            ]
          },
          "pcie_axi_aresetn": {
            "ports": [
              "resetn",
              "sys_control/resetn",
              "dma_interconect/S00_ARESETN",
              "dma_interconect/ARESETN"
            ]
          },
          "qsfp0_status_async_1": {
            "ports": [
              "qsfp0_status_async",
              "sys_control/qsfp0_status_async"
            ]
          },
          "qsfp1_status_async_1": {
            "ports": [
              "qsfp1_status_async",
              "sys_control/qsfp1_status_async"
            ]
          },
          "qsfp2_status_async_1": {
            "ports": [
              "qsfp2_status_async",
              "sys_control/qsfp2_status_async"
            ]
          },
          "qsfp3_status_async_1": {
            "ports": [
              "qsfp3_status_async",
              "sys_control/qsfp3_status_async"
            ]
          },
          "sys_control_0_erase_ram": {
            "ports": [
              "sys_control/erase_ram",
              "channel_0/erase_ram"
            ]
          },
          "sys_control_0_led_l": {
            "ports": [
              "sys_control/led_l",
              "led_l"
            ]
          },
          "sys_control_0_packet_gate": {
            "ports": [
              "sys_control/packet_gate",
              "channel_0/capture"
            ]
          },
          "sys_control_0_sys_reset_out": {
            "ports": [
              "sys_control/sys_reset_out",
              "channel_0/sys_reset"
            ]
          },
          "sys_control_eth_resetn_out": {
            "ports": [
              "sys_control/eth_resetn_out",
              "eth_resetn_out"
            ]
          }
        }
      },
      "system_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "system_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "dma_data_mover": {
        "interface_ports": {
          "DST_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SRC_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "data_mover": {
            "vlnv": "xilinx.com:module_ref:data_mover:1.0",
            "xci_name": "top_level_data_mover_0_0",
            "xci_path": "ip/top_level_data_mover_0_0/top_level_data_mover_0_0.xci",
            "inst_hier_path": "dma_data_mover/data_mover",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_mover",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "DST_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "DST_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "DST_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "DST_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "DST_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "DST_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "DST_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "DST_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "DST_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "DST_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "DST_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "DST_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "DST_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "DST_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "DST_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "DST_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "DST_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "DST_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "DST_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "DST_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "DST_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "DST_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "DST_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "DST_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "DST_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "DST_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "DST_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "DST_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "DST_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "DST_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "DST_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "DST_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "DST_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "DST_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "DST_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "DST_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "DST_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "SRC_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "SRC_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "SRC_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "SRC_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "SRC_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "SRC_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "SRC_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "SRC_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "SRC_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "SRC_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "SRC_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "SRC_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "SRC_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "SRC_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "SRC_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "SRC_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "SRC_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "SRC_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "SRC_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "SRC_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "SRC_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "SRC_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "SRC_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "SRC_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "SRC_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "SRC_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "SRC_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "SRC_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "SRC_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "SRC_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "SRC_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "SRC_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "SRC_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "SRC_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "SRC_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "SRC_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "SRC_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "DST_AXI:SRC_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "src_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dst_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "byte_count": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "burst_size": {
                "direction": "I",
                "left": "12",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              }
            },
            "addressing": {
              "address_spaces": {
                "DST_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "SRC_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_0",
            "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
            "inst_hier_path": "dma_data_mover/system_ila",
            "parameters": {
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_NUM_OF_PROBES": {
                "value": "6"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SLOT_1_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "axi_data_mover": {
            "vlnv": "xilinx.com:module_ref:axi_data_mover:1.0",
            "xci_name": "top_level_axi_data_mover_0_0",
            "xci_path": "ip/top_level_axi_data_mover_0_0/top_level_axi_data_mover_0_0.xci",
            "inst_hier_path": "dma_data_mover/axi_data_mover",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_data_mover",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "src_address": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "dst_address": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "byte_count": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "burst_size": {
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "start": {
                "direction": "O"
              },
              "idle": {
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_data_mover/S_AXI"
            ]
          },
          "data_mover_0_DST_AXI": {
            "interface_ports": [
              "DST_AXI",
              "data_mover/DST_AXI",
              "system_ila/SLOT_1_AXI"
            ]
          },
          "data_mover_0_SRC_AXI": {
            "interface_ports": [
              "SRC_AXI",
              "data_mover/SRC_AXI",
              "system_ila/SLOT_0_AXI"
            ]
          }
        },
        "nets": {
          "axi_data_mover_0_burst_size": {
            "ports": [
              "axi_data_mover/burst_size",
              "data_mover/burst_size",
              "system_ila/probe3"
            ]
          },
          "axi_data_mover_0_byte_count": {
            "ports": [
              "axi_data_mover/byte_count",
              "data_mover/byte_count",
              "system_ila/probe2"
            ]
          },
          "axi_data_mover_0_dst_address": {
            "ports": [
              "axi_data_mover/dst_address",
              "data_mover/dst_address",
              "system_ila/probe1"
            ]
          },
          "axi_data_mover_0_src_address": {
            "ports": [
              "axi_data_mover/src_address",
              "data_mover/src_address",
              "system_ila/probe0"
            ]
          },
          "axi_data_mover_0_start": {
            "ports": [
              "axi_data_mover/start",
              "data_mover/start",
              "system_ila/probe4"
            ]
          },
          "dma_data_mover_idle": {
            "ports": [
              "data_mover/idle",
              "system_ila/probe5",
              "axi_data_mover/idle"
            ]
          },
          "pcie_axi_aclk": {
            "ports": [
              "clk",
              "data_mover/clk",
              "system_ila/clk",
              "axi_data_mover/clk"
            ]
          },
          "pcie_axi_aresetn": {
            "ports": [
              "resetn",
              "data_mover/resetn",
              "axi_data_mover/resetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie/pcie_refclk"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "channels/S_AXI_CTL",
          "system_interconnect/M01_AXI"
        ]
      },
      "S_AXI_2": {
        "interface_ports": [
          "dma_data_mover/S_AXI",
          "system_interconnect/M02_AXI"
        ]
      },
      "channel_0_m0_ddr4": {
        "interface_ports": [
          "m0_ddr4",
          "channels/m0_ddr4"
        ]
      },
      "cmac_usplus_0_gt_serial_port": {
        "interface_ports": [
          "qsfp0_gt",
          "crossover/qsfp0_gt"
        ]
      },
      "crossover_rx0_out": {
        "interface_ports": [
          "crossover/rx0_out",
          "channels/AXIS_CH0"
        ]
      },
      "data_mover_0_DST_AXI": {
        "interface_ports": [
          "dma_data_mover/DST_AXI",
          "pcie/S_AXI_B"
        ]
      },
      "data_mover_0_SRC_AXI": {
        "interface_ports": [
          "dma_data_mover/SRC_AXI",
          "channels/AXI_DMA"
        ]
      },
      "eth_1_qsfp_gt": {
        "interface_ports": [
          "qsfp1_gt",
          "crossover/qsfp1_gt"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "crossover/qsfp0_clk"
        ]
      },
      "gt_ref_clk_0_2": {
        "interface_ports": [
          "qsfp1_clk",
          "crossover/qsfp1_clk"
        ]
      },
      "loopback_qsfp_gt_0": {
        "interface_ports": [
          "qsfp2_gt",
          "crossover/qsfp2_gt"
        ]
      },
      "loopback_qsfp_gt_1": {
        "interface_ports": [
          "qsfp3_gt",
          "crossover/qsfp3_gt"
        ]
      },
      "m0_ddr4_clk_1": {
        "interface_ports": [
          "m0_ddr4_clk",
          "channels/m0_ddr4_clk"
        ]
      },
      "pcie_M_AXI": {
        "interface_ports": [
          "pcie/M_AXI",
          "system_interconnect/S00_AXI"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie/pcie_mgt"
        ]
      },
      "qsfp_clk_0_1": {
        "interface_ports": [
          "qsfp2_clk",
          "crossover/qsfp2_clk"
        ]
      },
      "qsfp_clk_1_1": {
        "interface_ports": [
          "qsfp3_clk",
          "crossover/qsfp3_clk"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_revision/S_AXI",
          "system_interconnect/M00_AXI"
        ]
      }
    },
    "nets": {
      "channels_led_l": {
        "ports": [
          "channels/led_l",
          "led_l"
        ]
      },
      "crossover_cmac0_clk": {
        "ports": [
          "crossover/cmac0_clk",
          "channels/eth0_clk"
        ]
      },
      "crossover_eth0_up": {
        "ports": [
          "crossover/eth0_up",
          "channels/qsfp0_status_async"
        ]
      },
      "crossover_eth1_up": {
        "ports": [
          "crossover/eth1_up",
          "channels/qsfp1_status_async"
        ]
      },
      "crossover_eth2_up": {
        "ports": [
          "crossover/eth2_up",
          "channels/qsfp2_status_async"
        ]
      },
      "crossover_eth3_up": {
        "ports": [
          "crossover/eth3_up",
          "channels/qsfp3_status_async"
        ]
      },
      "init_clk_0_1": {
        "ports": [
          "init_clk",
          "crossover/init_clk"
        ]
      },
      "pcie_axi_aclk": {
        "ports": [
          "pcie/axi_aclk",
          "axi_revision/AXI_ACLK",
          "channels/clk",
          "system_interconnect/aclk",
          "dma_data_mover/clk"
        ]
      },
      "pcie_axi_aresetn": {
        "ports": [
          "pcie/axi_aresetn",
          "axi_revision/AXI_ARESETN",
          "channels/resetn",
          "system_interconnect/aresetn",
          "dma_data_mover/resetn"
        ]
      },
      "qsfp_pins_qsfp_ctl_en": {
        "ports": [
          "qsfp_pins/qsfp_ctl_en",
          "qsfp_ctl_en"
        ]
      },
      "qsfp_pins_qsfp_lp": {
        "ports": [
          "qsfp_pins/qsfp_lp",
          "qsfp_lp"
        ]
      },
      "qsfp_pins_qsfp_rst_l": {
        "ports": [
          "qsfp_pins/qsfp_rst_l",
          "qsfp_rst_l"
        ]
      },
      "sys_control_eth_resetn_out": {
        "ports": [
          "channels/eth_resetn_out",
          "crossover/sys_resetn"
        ]
      }
    },
    "addressing": {
      "/pcie/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_data_mover_reg0": {
                "address_block": "/dma_data_mover/axi_data_mover/S_AXI/reg0",
                "offset": "0x0000000000002000",
                "range": "4K"
              },
              "SEG_axi_revision_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "4K"
              },
              "SEG_sys_control_reg0": {
                "address_block": "/channels/sys_control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/pcie/axi4_lite_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_pcie_bridge_CTL0": {
                "address_block": "/pcie/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/channels/channel_0/ddr4_ram/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_ddr4_C0_REG": {
                "address_block": "/channels/channel_0/ddr4_ram/ddr4/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/channels/channel_0/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channels/channel_0/ddr4_ram/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/channels/channel_0/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channels/channel_0/ddr4_ram/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/dma_data_mover/data_mover": {
        "address_spaces": {
          "DST_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          },
          "SRC_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/channels/channel_0/ddr4_ram/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000001000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}