<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › ioc4.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>ioc4.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2005 Silicon Graphics, Inc.  All Rights Reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _LINUX_IOC4_H</span>
<span class="cp">#define _LINUX_IOC4_H</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cm">/***************</span>
<span class="cm"> * Definitions *</span>
<span class="cm"> ***************/</span>

<span class="cm">/* Miscellaneous values inherent to hardware */</span>

<span class="cp">#define IOC4_EXTINT_COUNT_DIVISOR 520	</span><span class="cm">/* PCI clocks per COUNT tick */</span><span class="cp"></span>

<span class="cm">/***********************************</span>
<span class="cm"> * Structures needed by subdrivers *</span>
<span class="cm"> ***********************************/</span>

<span class="cm">/* This structure fully describes the IOC4 miscellaneous registers which</span>
<span class="cm"> * appear at bar[0]+0x00000 through bar[0]+0x0005c.  The corresponding</span>
<span class="cm"> * PCI resource is managed by the main IOC4 driver because it contains</span>
<span class="cm"> * registers of interest to many different IOC4 subdrivers.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ioc4_misc_regs</span> <span class="p">{</span>
	<span class="cm">/* Miscellaneous IOC4 registers */</span>
	<span class="k">union</span> <span class="n">ioc4_pci_err_addr_l</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Address captured */</span>
			<span class="kt">uint32_t</span> <span class="n">master_id</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* Unit causing error</span>
<span class="cm">						 * 0/1: Serial port 0 TX/RX</span>
<span class="cm">						 * 2/3: Serial port 1 TX/RX</span>
<span class="cm">						 * 4/5: Serial port 2 TX/RX</span>
<span class="cm">						 * 6/7: Serial port 3 TX/RX</span>
<span class="cm">						 * 8: ATA/ATAPI</span>
<span class="cm">						 * 9-15: Undefined</span>
<span class="cm">						 */</span>
			<span class="kt">uint32_t</span> <span class="n">mul_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Multiple errors occurred */</span>
			<span class="kt">uint32_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>	<span class="cm">/* Bits 31-6 of error addr */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pci_err_addr_l</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pci_err_addr_h</span><span class="p">;</span>	<span class="cm">/* Bits 63-32 of error addr */</span>
	<span class="k">union</span> <span class="n">ioc4_sio_int</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint8_t</span> <span class="n">tx_mt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* TX ring buffer empty */</span>
			<span class="kt">uint8_t</span> <span class="n">rx_full</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RX ring buffer full */</span>
			<span class="kt">uint8_t</span> <span class="n">rx_high</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RX high-water exceeded */</span>
			<span class="kt">uint8_t</span> <span class="n">rx_timer</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RX timer has triggered */</span>
			<span class="kt">uint8_t</span> <span class="n">delta_dcd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* DELTA_DCD seen */</span>
			<span class="kt">uint8_t</span> <span class="n">delta_cts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* DELTA_CTS seen */</span>
			<span class="kt">uint8_t</span> <span class="n">intr_pass</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Interrupt pass-through */</span>
			<span class="kt">uint8_t</span> <span class="n">tx_explicit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* TX, MCW, or delay complete */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">sio_ir</span><span class="p">;</span>		<span class="cm">/* Serial interrupt state */</span>
	<span class="k">union</span> <span class="n">ioc4_other_int</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">ata_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ATA port passthru */</span>
			<span class="kt">uint32_t</span> <span class="n">ata_memerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ATA halted by mem error */</span>
			<span class="kt">uint32_t</span> <span class="n">memerr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* Serial halted by mem err */</span>
			<span class="kt">uint32_t</span> <span class="n">kbd_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* kbd/mouse intr asserted */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>	<span class="cm">/* zero */</span>
			<span class="kt">uint32_t</span> <span class="n">rt_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* INT_OUT section latch */</span>
			<span class="kt">uint32_t</span> <span class="n">gen_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>	<span class="cm">/* Intr. from generic pins */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">other_ir</span><span class="p">;</span>		<span class="cm">/* Other interrupt state */</span>
	<span class="k">union</span> <span class="n">ioc4_sio_int</span> <span class="n">sio_ies</span><span class="p">;</span>	<span class="cm">/* Serial interrupt enable set */</span>
	<span class="k">union</span> <span class="n">ioc4_other_int</span> <span class="n">other_ies</span><span class="p">;</span>	<span class="cm">/* Other interrupt enable set */</span>
	<span class="k">union</span> <span class="n">ioc4_sio_int</span> <span class="n">sio_iec</span><span class="p">;</span>	<span class="cm">/* Serial interrupt enable clear */</span>
	<span class="k">union</span> <span class="n">ioc4_other_int</span> <span class="n">other_iec</span><span class="p">;</span>	<span class="cm">/* Other interrupt enable clear */</span>
	<span class="k">union</span> <span class="n">ioc4_sio_cr</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">cmd_pulse</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* Bytebus strobe width */</span>
			<span class="kt">uint32_t</span> <span class="n">arb_diag</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* PCI bus requester */</span>
			<span class="kt">uint32_t</span> <span class="n">sio_diag_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Active ser req? */</span>
			<span class="kt">uint32_t</span> <span class="n">ata_diag_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Active ATA req? */</span>
			<span class="kt">uint32_t</span> <span class="n">ata_diag_active</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ATA req is winner */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>	<span class="cm">/* zero */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sio_cr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">unused1</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">ioc4_int_out</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">count</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>	<span class="cm">/* Period control */</span>
			<span class="kt">uint32_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* Output signal shape */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>	<span class="cm">/* zero */</span>
			<span class="kt">uint32_t</span> <span class="n">diag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Timebase control */</span>
			<span class="kt">uint32_t</span> <span class="n">int_out</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Current value */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">int_out</span><span class="p">;</span>		<span class="cm">/* External interrupt output control */</span>
	<span class="kt">uint32_t</span> <span class="n">unused2</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">ioc4_gpcr</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">dir</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>	<span class="cm">/* Pin direction */</span>
			<span class="kt">uint32_t</span> <span class="n">edge</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>	<span class="cm">/* Edge/level mode */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* zero */</span>
			<span class="kt">uint32_t</span> <span class="n">int_out_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* INT_OUT enable */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>	<span class="cm">/* zero */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">gpcr_s</span><span class="p">;</span>		<span class="cm">/* Generic PIO control set */</span>
	<span class="k">union</span> <span class="n">ioc4_gpcr</span> <span class="n">gpcr_c</span><span class="p">;</span>	<span class="cm">/* Generic PIO control clear */</span>
	<span class="k">union</span> <span class="n">ioc4_gpdr</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">gen_pin</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>	<span class="cm">/* State of pins */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">gpdr</span><span class="p">;</span>			<span class="cm">/* Generic PIO data */</span>
	<span class="kt">uint32_t</span> <span class="n">unused3</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">ioc4_gppr</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">raw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">gen_pin</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Single pin state */</span>
			<span class="kt">uint32_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">gppr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* Generic PIO pins */</span>
<span class="p">};</span>

<span class="cm">/* Masks for GPCR DIR pins */</span>
<span class="cp">#define IOC4_GPCR_DIR_0 0x01	</span><span class="cm">/* External interrupt output */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_1 0x02	</span><span class="cm">/* External interrupt input */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_2 0x04</span>
<span class="cp">#define IOC4_GPCR_DIR_3 0x08	</span><span class="cm">/* Keyboard/mouse presence */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_4 0x10	</span><span class="cm">/* Ser. port 0 xcvr select (0=232, 1=422) */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_5 0x20	</span><span class="cm">/* Ser. port 1 xcvr select (0=232, 1=422) */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_6 0x40	</span><span class="cm">/* Ser. port 2 xcvr select (0=232, 1=422) */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_DIR_7 0x80	</span><span class="cm">/* Ser. port 3 xcvr select (0=232, 1=422) */</span><span class="cp"></span>

<span class="cm">/* Masks for GPCR EDGE pins */</span>
<span class="cp">#define IOC4_GPCR_EDGE_0 0x01</span>
<span class="cp">#define IOC4_GPCR_EDGE_1 0x02	</span><span class="cm">/* External interrupt input */</span><span class="cp"></span>
<span class="cp">#define IOC4_GPCR_EDGE_2 0x04</span>
<span class="cp">#define IOC4_GPCR_EDGE_3 0x08</span>
<span class="cp">#define IOC4_GPCR_EDGE_4 0x10</span>
<span class="cp">#define IOC4_GPCR_EDGE_5 0x20</span>
<span class="cp">#define IOC4_GPCR_EDGE_6 0x40</span>
<span class="cp">#define IOC4_GPCR_EDGE_7 0x80</span>

<span class="cp">#define IOC4_VARIANT_IO9	0x0900</span>
<span class="cp">#define IOC4_VARIANT_PCI_RT	0x0901</span>
<span class="cp">#define IOC4_VARIANT_IO10	0x1000</span>

<span class="cm">/* One of these per IOC4 */</span>
<span class="k">struct</span> <span class="n">ioc4_driver_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">idd_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idd_bar0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">idd_pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">idd_pci_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioc4_misc_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">idd_misc_regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">count_period</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">idd_serial_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idd_variant</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* One per submodule */</span>
<span class="k">struct</span> <span class="n">ioc4_submodule</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">is_list</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">is_name</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">module</span> <span class="o">*</span><span class="n">is_owner</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">is_probe</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_driver_data</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">is_remove</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_driver_data</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#define IOC4_NUM_CARDS		8	</span><span class="cm">/* max cards per partition */</span><span class="cp"></span>

<span class="cm">/**********************************</span>
<span class="cm"> * Functions needed by submodules *</span>
<span class="cm"> **********************************/</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">ioc4_register_submodule</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_submodule</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ioc4_unregister_submodule</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_submodule</span> <span class="o">*</span><span class="p">);</span>

<span class="cp">#endif				</span><span class="cm">/* _LINUX_IOC4_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
