Analysis & Synthesis report for uart
Tue Nov  7 12:09:12 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uart|uart_tx:utx|state
 11. State Machine - |uart|uart_rx:urx|state
 12. Registers Protected by Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component
 17. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated
 18. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p
 19. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_21c:wrptr_g1p
 20. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp
 21. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram
 22. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr
 23. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp
 24. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16
 25. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp
 26. Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19
 27. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component
 28. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated
 29. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p
 30. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_21c:wrptr_g1p
 31. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp
 32. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram
 33. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr
 34. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp
 35. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16
 36. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp
 37. Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19
 38. Parameter Settings for User Entity Instance: jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component
 39. Parameter Settings for User Entity Instance: jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component
 40. Parameter Settings for User Entity Instance: jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component
 41. Parameter Settings for User Entity Instance: uart_rx:urx
 42. Parameter Settings for User Entity Instance: uart_tx:utx
 43. dcfifo Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "uart_rx:urx"
 45. Port Connectivity Checks: "baud_gen:rx_gen"
 46. Port Connectivity Checks: "baud_gen:tx_gen"
 47. Port Connectivity Checks: "jtag_iface:ji|vjtag:jtag"
 48. Port Connectivity Checks: "jtag_iface:ji"
 49. Virtual JTAG Settings
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov  7 12:09:12 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uart                                            ;
; Top-level Entity Name              ; uart                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 490                                             ;
;     Total combinational functions  ; 367                                             ;
;     Dedicated logic registers      ; 333                                             ;
; Total registers                    ; 333                                             ;
; Total pins                         ; 33                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 512                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; uart               ; uart               ;
; Family name                                                                ; CycloneII          ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; vjtag.v                          ; yes             ; User Wizard-Generated File   ; /home/liviu/dev/utm/ic/uart/build/vjtag.v                                    ;         ;
; fifo.v                           ; yes             ; User Wizard-Generated File   ; /home/liviu/dev/utm/ic/uart/build/fifo.v                                     ;         ;
; uart.v                           ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/uart.v                                           ;         ;
; defs.v                           ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/defs.v                                           ;         ;
; reset_sync.v                     ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/reset_sync.v                                     ;         ;
; SEG7_LUT_4.v                     ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/SEG7_LUT_4.v                                     ;         ;
; SEG7_LUT.v                       ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/SEG7_LUT.v                                       ;         ;
; jtag_iface.v                     ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/jtag_iface.v                                     ;         ;
; sld_virtual_jtag.v               ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v       ;         ;
; sld_virtual_jtag_basic.v         ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc           ;         ;
; db/dcfifo_7tk1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/dcfifo_7tk1.tdf                         ;         ;
; db/a_graycounter_d86.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/a_graycounter_d86.tdf                   ;         ;
; db/a_graycounter_21c.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/a_graycounter_21c.tdf                   ;         ;
; db/a_graycounter_11c.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/a_graycounter_11c.tdf                   ;         ;
; db/altsyncram_5ku.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/altsyncram_5ku.tdf                      ;         ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/dffpipe_c2e.tdf                         ;         ;
; db/alt_synch_pipe_5u7.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/alt_synch_pipe_5u7.tdf                  ;         ;
; db/dffpipe_vu8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/dffpipe_vu8.tdf                         ;         ;
; db/alt_synch_pipe_6u7.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/alt_synch_pipe_6u7.tdf                  ;         ;
; db/dffpipe_0v8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/dffpipe_0v8.tdf                         ;         ;
; db/cmpr_q16.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/liviu/dev/utm/ic/uart/build/db/cmpr_q16.tdf                            ;         ;
; baud_gen.v                       ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/baud_gen.v                                       ;         ;
; uart_rx.v                        ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/uart_rx.v                                        ;         ;
; uart_tx.v                        ; yes             ; Auto-Found Verilog HDL File  ; /home/liviu/dev/utm/ic/uart/uart_tx.v                                        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd              ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 490                      ;
;                                             ;                          ;
; Total combinational functions               ; 367                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 162                      ;
;     -- 3 input functions                    ; 71                       ;
;     -- <=2 input functions                  ; 134                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 297                      ;
;     -- arithmetic mode                      ; 70                       ;
;                                             ;                          ;
; Total registers                             ; 333                      ;
;     -- Dedicated logic registers            ; 333                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 33                       ;
; Total memory bits                           ; 512                      ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 195                      ;
; Total fan-out                               ; 2335                     ;
; Average fan-out                             ; 3.10                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart                                                            ; 367 (1)           ; 333 (0)      ; 512         ; 0            ; 0       ; 0         ; 33   ; 0            ; |uart                                                                                                                                 ; work         ;
;    |SEG7_LUT_4:hd|                                               ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|SEG7_LUT_4:hd                                                                                                                   ; work         ;
;       |SEG7_LUT:u0|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|SEG7_LUT_4:hd|SEG7_LUT:u0                                                                                                       ; work         ;
;       |SEG7_LUT:u1|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|SEG7_LUT_4:hd|SEG7_LUT:u1                                                                                                       ; work         ;
;       |SEG7_LUT:u2|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|SEG7_LUT_4:hd|SEG7_LUT:u2                                                                                                       ; work         ;
;       |SEG7_LUT:u3|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|SEG7_LUT_4:hd|SEG7_LUT:u3                                                                                                       ; work         ;
;    |baud_gen:rx_gen|                                             ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|baud_gen:rx_gen                                                                                                                 ; work         ;
;    |baud_gen:tx_gen|                                             ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|baud_gen:tx_gen                                                                                                                 ; work         ;
;    |jtag_iface:ji|                                               ; 81 (11)           ; 147 (11)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji                                                                                                                   ; work         ;
;       |fifo:fifo_in|                                             ; 34 (0)            ; 68 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in                                                                                                      ; work         ;
;          |dcfifo:dcfifo_component|                               ; 34 (0)            ; 68 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component                                                                              ; work         ;
;             |dcfifo_7tk1:auto_generated|                         ; 34 (6)            ; 68 (25)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated                                                   ; work         ;
;                |a_graycounter_11c:wrptr_gp|                      ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp                        ; work         ;
;                |a_graycounter_d86:rdptr_g1p|                     ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_5u7:rs_dgwp|                      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp                        ; work         ;
;                   |dffpipe_vu8:dffpipe16|                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16  ; work         ;
;                |alt_synch_pipe_6u7:ws_dgrp|                      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp                        ; work         ;
;                   |dffpipe_0v8:dffpipe19|                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19  ; work         ;
;                |altsyncram_5ku:fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram                           ; work         ;
;                |cmpr_q16:rdempty_eq_comp|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|cmpr_q16:rdempty_eq_comp                          ; work         ;
;                |cmpr_q16:wrfull_eq_comp|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|cmpr_q16:wrfull_eq_comp                           ; work         ;
;                |dffpipe_c2e:rdaclr|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr                                ; work         ;
;       |fifo:fifo_out|                                            ; 34 (0)            ; 68 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                               ; 34 (0)            ; 68 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_7tk1:auto_generated|                         ; 34 (6)            ; 68 (25)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated                                                  ; work         ;
;                |a_graycounter_11c:wrptr_gp|                      ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp                       ; work         ;
;                |a_graycounter_d86:rdptr_g1p|                     ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_5u7:rs_dgwp|                      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp                       ; work         ;
;                   |dffpipe_vu8:dffpipe16|                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16 ; work         ;
;                |alt_synch_pipe_6u7:ws_dgrp|                      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp                       ; work         ;
;                   |dffpipe_0v8:dffpipe19|                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19 ; work         ;
;                |altsyncram_5ku:fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram                          ; work         ;
;                |cmpr_q16:rdempty_eq_comp|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|cmpr_q16:rdempty_eq_comp                         ; work         ;
;                |cmpr_q16:wrfull_eq_comp|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|cmpr_q16:wrfull_eq_comp                          ; work         ;
;                |dffpipe_c2e:rdaclr|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr                               ; work         ;
;       |vjtag:jtag|                                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|vjtag:jtag                                                                                                        ; work         ;
;          |sld_virtual_jtag:sld_virtual_jtag_component|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component                                                            ; work         ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst         ; work         ;
;    |reset_sync:rs|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|reset_sync:rs                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                            ; 113 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|             ; 112 (77)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                               ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                             ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                         ; work         ;
;    |uart_rx:urx|                                                 ; 33 (33)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_rx:urx                                                                                                                     ; work         ;
;    |uart_tx:utx|                                                 ; 23 (23)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_tx:utx                                                                                                                     ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |uart|jtag_iface:ji|fifo:fifo_in  ; /home/liviu/dev/utm/ic/uart/build/fifo.v  ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |uart|jtag_iface:ji|fifo:fifo_out ; /home/liviu/dev/utm/ic/uart/build/fifo.v  ;
; Altera ; Virtual JTAG ; 13.0    ; N/A          ; N/A          ; |uart|jtag_iface:ji|vjtag:jtag    ; /home/liviu/dev/utm/ic/uart/build/vjtag.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |uart|uart_tx:utx|state                                         ;
+----------------+---------------+----------------+---------------+---------------+
; Name           ; state.ST_SEND ; state.ST_WRITE ; state.ST_DONE ; state.ST_IDLE ;
+----------------+---------------+----------------+---------------+---------------+
; state.ST_IDLE  ; 0             ; 0              ; 0             ; 0             ;
; state.ST_DONE  ; 0             ; 0              ; 1             ; 1             ;
; state.ST_WRITE ; 0             ; 1              ; 0             ; 1             ;
; state.ST_SEND  ; 1             ; 0              ; 0             ; 1             ;
+----------------+---------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart|uart_rx:urx|state                                                                                   ;
+-----------------------+-----------------------+----------------------+-----------------+------------------+---------------+
; Name                  ; state.ST_BIT2BIT_DONE ; state.ST_SAMPLE_DONE ; state.ST_SAMPLE ; state.ST_BIT2BIT ; state.ST_IDLE ;
+-----------------------+-----------------------+----------------------+-----------------+------------------+---------------+
; state.ST_IDLE         ; 0                     ; 0                    ; 0               ; 0                ; 0             ;
; state.ST_BIT2BIT      ; 0                     ; 0                    ; 0               ; 1                ; 1             ;
; state.ST_SAMPLE       ; 0                     ; 0                    ; 1               ; 0                ; 1             ;
; state.ST_SAMPLE_DONE  ; 0                     ; 1                    ; 0               ; 0                ; 1             ;
; state.ST_BIT2BIT_DONE ; 1                     ; 0                    ; 0               ; 0                ; 1             ;
+-----------------------+-----------------------+----------------------+-----------------+------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]  ; yes                                                              ; yes                                        ;
; jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 333   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 67    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 113   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:utx|tx_r[9]                                                                                                      ; 6       ;
; jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp|sub_parity12a0 ; 1       ;
; jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0  ; 1       ;
; jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0 ; 1       ;
; jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp|sub_parity12a0  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; 3       ;
; Total number of inverted registers = 8                                                                                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|uart_tx:utx|tx_cnter[2]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uart|uart_tx:utx|tx_r[4]                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |uart|uart_rx:urx|rx_r[0]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|uart_rx:urx|data_cnter_r[0]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|baud_gen:tx_gen|baud_cnter_r[26]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|uart_rx:urx|sample_cnter_r[0]                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|baud_gen:rx_gen|baud_cnter_r[25]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uart|jtag_iface:ji|shift_buffer[7]                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |uart|uart_tx:utx|state                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                              ;
+---------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_21c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                               ;
+---------------------------------+-------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_21c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                 ;
+-------------------------+------------------+----------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                               ;
; sld_instance_index      ; 0                ; Signed Integer                                                       ;
; sld_ir_width            ; 1                ; Signed Integer                                                       ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                       ;
; sld_sim_action          ;                  ; String                                                               ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                       ;
; lpm_type                ; sld_virtual_jtag ; String                                                               ;
; lpm_hint                ; UNUSED           ; String                                                               ;
+-------------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                          ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_7tk1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                           ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_7tk1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:urx ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; ST_IDLE         ; 00001 ; Unsigned Binary                ;
; ST_BIT2BIT      ; 00010 ; Unsigned Binary                ;
; ST_SAMPLE       ; 00100 ; Unsigned Binary                ;
; ST_SAMPLE_DONE  ; 01000 ; Unsigned Binary                ;
; ST_BIT2BIT_DONE ; 10000 ; Unsigned Binary                ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:utx ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; ST_IDLE        ; 0001  ; Unsigned Binary                 ;
; ST_DONE        ; 0010  ; Unsigned Binary                 ;
; ST_WRITE       ; 0100  ; Unsigned Binary                 ;
; ST_SEND        ; 1000  ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                     ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 2                                                   ;
; Entity Instance            ; jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 32                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; jtag_iface:ji|fifo:fifo_out|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 32                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
+----------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:urx"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; RX_empty_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "baud_gen:rx_gen"            ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; baud_modulo_i[2..1]  ; Input ; Info     ; Stuck at VCC ;
; baud_modulo_i[31..9] ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[5..3]  ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[8]     ; Input ; Info     ; Stuck at VCC ;
; baud_modulo_i[7]     ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[6]     ; Input ; Info     ; Stuck at VCC ;
; baud_modulo_i[0]     ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "baud_gen:tx_gen"             ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; baud_modulo_i[6..5]   ; Input ; Info     ; Stuck at VCC ;
; baud_modulo_i[31..13] ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[9..7]   ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[4..0]   ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[12]     ; Input ; Info     ; Stuck at VCC ;
; baud_modulo_i[11]     ; Input ; Info     ; Stuck at GND ;
; baud_modulo_i[10]     ; Input ; Info     ; Stuck at VCC ;
+-----------------------+-------+----------+--------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "jtag_iface:ji|vjtag:jtag"            ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_iface:ji"                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdfull_i  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty_i ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull_i  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdempty_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                  ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                   ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 1        ; 0x10    ; 5               ; 0x0B                    ; jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov  7 12:09:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file vjtag.v
    Info (12023): Found entity 1: vjtag
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart
Info (12127): Elaborating entity "uart" for the top level hierarchy
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/reset_sync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reset_sync
Info (12128): Elaborating entity "reset_sync" for hierarchy "reset_sync:rs"
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/SEG7_LUT_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT_4
Info (12128): Elaborating entity "SEG7_LUT_4" for hierarchy "SEG7_LUT_4:hd"
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/SEG7_LUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_4:hd|SEG7_LUT:u0"
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/jtag_iface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: jtag_iface
Info (12128): Elaborating entity "jtag_iface" for hierarchy "jtag_iface:ji"
Info (12128): Elaborating entity "vjtag" for hierarchy "jtag_iface:ji|vjtag:jtag"
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_iface:ji|vjtag:jtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "fifo" for hierarchy "jtag_iface:ji|fifo:fifo_in"
Info (12128): Elaborating entity "dcfifo" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7tk1.tdf
    Info (12023): Found entity 1: dcfifo_7tk1
Info (12128): Elaborating entity "dcfifo_7tk1" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf
    Info (12023): Found entity 1: a_graycounter_d86
Info (12128): Elaborating entity "a_graycounter_d86" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_d86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_21c.tdf
    Info (12023): Found entity 1: a_graycounter_21c
Info (12128): Elaborating entity "a_graycounter_21c" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_21c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_11c.tdf
    Info (12023): Found entity 1: a_graycounter_11c
Info (12128): Elaborating entity "a_graycounter_11c" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|a_graycounter_11c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ku.tdf
    Info (12023): Found entity 1: altsyncram_5ku
Info (12128): Elaborating entity "altsyncram_5ku" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|altsyncram_5ku:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5u7
Info (12128): Elaborating entity "alt_synch_pipe_5u7" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6u7
Info (12128): Elaborating entity "alt_synch_pipe_6u7" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf
    Info (12023): Found entity 1: cmpr_q16
Info (12128): Elaborating entity "cmpr_q16" for hierarchy "jtag_iface:ji|fifo:fifo_in|dcfifo:dcfifo_component|dcfifo_7tk1:auto_generated|cmpr_q16:rdempty_eq_comp"
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/baud_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: baud_gen
Info (12128): Elaborating entity "baud_gen" for hierarchy "baud_gen:tx_gen"
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_rx
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:urx"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(84): truncated value with size 32 to match size of target (4)
Warning (12125): Using design file /home/liviu/dev/utm/ic/uart/uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_tx
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:utx"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(30): truncated value with size 32 to match size of target (4)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 551 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 497 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 712 megabytes
    Info: Processing ended: Tue Nov  7 12:09:12 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


