strict digraph "" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7857f79290>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79450>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7857f79550>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f795d0>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7857f79490>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7857f79a50>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79b50>",
		fillcolor=turquoise,
		label="40:BL
next_state <= 1'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7857f79b90>]",
		style=filled,
		typ=Block];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"40:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79690>",
		fillcolor=turquoise,
		label="30:BL
next_state <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7857f796d0>]",
		style=filled,
		typ=Block];
	"30:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7857f79610>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79890>",
		fillcolor=turquoise,
		label="26:BL
next_state <= 1'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7857f798d0>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"25:IF" -> "30:BL"	[cond="['in']",
		label="!(in)",
		lineno=25];
	"25:IF" -> "26:BL"	[cond="['in']",
		label=in,
		lineno=25];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79ad0>",
		fillcolor=turquoise,
		label="34:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7857f79b10>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"34:CA" -> "34:BL"	[cond="[]",
		lineno=None];
	"35:IF" -> "40:BL"	[cond="['in']",
		label="!(in)",
		lineno=35];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7857f79cd0>",
		fillcolor=turquoise,
		label="36:BL
next_state <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7857f79d10>]",
		style=filled,
		typ=Block];
	"35:IF" -> "36:BL"	[cond="['in']",
		label=in,
		lineno=35];
	"36:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
