set_min_delay 4.0 -from clk2 -rise_through and1 -rise_to ff* -ignore_clock_latency -probe -reset_path
