$date
	Fri Feb 28 19:43:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 32 ! prev [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next [31:0] $end
$var reg 1 $ resetn $end
$var reg 1 % write $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 32 & next [31:0] $end
$var wire 1 $ resetn $end
$var wire 1 % write $end
$var reg 32 ' prev [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b1 &
0%
0$
b1 #
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
#15
b10010001101000101011001111000 !
b10010001101000101011001111000 '
1"
b10010001101000101011001111000 #
b10010001101000101011001111000 &
1%
1$
#20
0"
#25
1"
0%
b10000111011001010100001100100001 #
b10000111011001010100001100100001 &
#30
0"
1%
#35
b10000111011001010100001100100001 !
b10000111011001010100001100100001 '
1"
#40
0"
