vendor_name = ModelSim
source_file = 1, /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/riscv_cpu.vhd
source_file = 1, /home/quwam/apps/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/quwam/apps/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/quwam/apps/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/quwam/apps/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/riscv_cpu.cbx.xml
design_name = hard_block
design_name = riscv_cpu
instance = comp, \b~output\, b~output, riscv_cpu, 1
instance = comp, \a~input\, a~input, riscv_cpu, 1
