<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: HRTIM_Common_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_h_r_t_i_m___common___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">HRTIM_Common_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g474xx.html">Stm32g474xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a89f4359b1525d1f2feefdf8a3ce35d04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a89f4359b1525d1f2feefdf8a3ce35d04">CR1</a></td></tr>
<tr class="separator:a89f4359b1525d1f2feefdf8a3ce35d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6b54d79983f6826c486d803108b3ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a2c6b54d79983f6826c486d803108b3ec">CR2</a></td></tr>
<tr class="separator:a2c6b54d79983f6826c486d803108b3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af5256abc4772559db27a907d19fb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a6af5256abc4772559db27a907d19fb54">ISR</a></td></tr>
<tr class="separator:a6af5256abc4772559db27a907d19fb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad110cb18195f415e8575c76d9795d66b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ad110cb18195f415e8575c76d9795d66b">ICR</a></td></tr>
<tr class="separator:ad110cb18195f415e8575c76d9795d66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa46777127ca968055809f6939369b07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#aaa46777127ca968055809f6939369b07">IER</a></td></tr>
<tr class="separator:aaa46777127ca968055809f6939369b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948696e86ea3388cb8cd94cb924e6adb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a948696e86ea3388cb8cd94cb924e6adb">OENR</a></td></tr>
<tr class="separator:a948696e86ea3388cb8cd94cb924e6adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0d5fc22ce6426498473ec63be8577c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#afc0d5fc22ce6426498473ec63be8577c">ODISR</a></td></tr>
<tr class="separator:afc0d5fc22ce6426498473ec63be8577c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf167844da1fea363b0e0cfb2995b1f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#abf167844da1fea363b0e0cfb2995b1f1">ODSR</a></td></tr>
<tr class="separator:abf167844da1fea363b0e0cfb2995b1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84677e09b97c210707927b4ee3d32942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a84677e09b97c210707927b4ee3d32942">BMCR</a></td></tr>
<tr class="separator:a84677e09b97c210707927b4ee3d32942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c73075443374fe48c5907ae64bda3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ae2c73075443374fe48c5907ae64bda3d">BMTRGR</a></td></tr>
<tr class="separator:ae2c73075443374fe48c5907ae64bda3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cf0c13fecf45c47060f2c0f2232ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ae3cf0c13fecf45c47060f2c0f2232ae8">BMCMPR</a></td></tr>
<tr class="separator:ae3cf0c13fecf45c47060f2c0f2232ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b0b54e3f736f3f945430499aaa8ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a94b0b54e3f736f3f945430499aaa8ef3">BMPER</a></td></tr>
<tr class="separator:a94b0b54e3f736f3f945430499aaa8ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65176a38f64ac9fc452595623c3fdfdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a65176a38f64ac9fc452595623c3fdfdf">EECR1</a></td></tr>
<tr class="separator:a65176a38f64ac9fc452595623c3fdfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84636e1b7e1f1968569803c24fb7db98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a84636e1b7e1f1968569803c24fb7db98">EECR2</a></td></tr>
<tr class="separator:a84636e1b7e1f1968569803c24fb7db98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f36bdf56cf52b63b06cc8ddd54f235"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a41f36bdf56cf52b63b06cc8ddd54f235">EECR3</a></td></tr>
<tr class="separator:a41f36bdf56cf52b63b06cc8ddd54f235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6997817a642785a6b7bb6a9224d2663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ae6997817a642785a6b7bb6a9224d2663">ADC1R</a></td></tr>
<tr class="separator:ae6997817a642785a6b7bb6a9224d2663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2a9247ff62e95c5ef837885aedcfa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#aca2a9247ff62e95c5ef837885aedcfa0">ADC2R</a></td></tr>
<tr class="separator:aca2a9247ff62e95c5ef837885aedcfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369f305ef755734780685591352b6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab369f305ef755734780685591352b6d5">ADC3R</a></td></tr>
<tr class="separator:ab369f305ef755734780685591352b6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239081534d01e2a85a7eea45274fcd25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a239081534d01e2a85a7eea45274fcd25">ADC4R</a></td></tr>
<tr class="separator:a239081534d01e2a85a7eea45274fcd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165de25f7a95301f28092b8caa9a8375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a165de25f7a95301f28092b8caa9a8375">DLLCR</a></td></tr>
<tr class="separator:a165de25f7a95301f28092b8caa9a8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6100cd9090828bfdbedb8d274b63983e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a6100cd9090828bfdbedb8d274b63983e">FLTINR1</a></td></tr>
<tr class="separator:a6100cd9090828bfdbedb8d274b63983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3535a7da497279a07685a59c8efc9169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a3535a7da497279a07685a59c8efc9169">FLTINR2</a></td></tr>
<tr class="separator:a3535a7da497279a07685a59c8efc9169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a17eae2ce7f3305d983fe6048cbc8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a70a17eae2ce7f3305d983fe6048cbc8a">BDMUPR</a></td></tr>
<tr class="separator:a70a17eae2ce7f3305d983fe6048cbc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7825b4fb16ed6c26323f3d8e5ecd5e6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a7825b4fb16ed6c26323f3d8e5ecd5e6b">BDTAUPR</a></td></tr>
<tr class="separator:a7825b4fb16ed6c26323f3d8e5ecd5e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc14aed1de9b5f0e8c82b37e1d757dce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#abc14aed1de9b5f0e8c82b37e1d757dce">BDTBUPR</a></td></tr>
<tr class="separator:abc14aed1de9b5f0e8c82b37e1d757dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832e17c5a214273063420caa7c02caaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a832e17c5a214273063420caa7c02caaa">BDTCUPR</a></td></tr>
<tr class="separator:a832e17c5a214273063420caa7c02caaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6e95bab456e42a39305cdd89c2d2d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#adf6e95bab456e42a39305cdd89c2d2d6">BDTDUPR</a></td></tr>
<tr class="separator:adf6e95bab456e42a39305cdd89c2d2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112a23e85aca1a05904f35a21ad3d12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a1112a23e85aca1a05904f35a21ad3d12">BDTEUPR</a></td></tr>
<tr class="separator:a1112a23e85aca1a05904f35a21ad3d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0ce2c57c227823c9878fbf43cf8c8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a2f0ce2c57c227823c9878fbf43cf8c8f">BDMADR</a></td></tr>
<tr class="separator:a2f0ce2c57c227823c9878fbf43cf8c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0df18fc095d3805c3459c83469eddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a9d0df18fc095d3805c3459c83469eddf">BDTFUPR</a></td></tr>
<tr class="separator:a9d0df18fc095d3805c3459c83469eddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7802d73ca0adbbcbd545c08c4cdeff5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ad7802d73ca0adbbcbd545c08c4cdeff5">ADCER</a></td></tr>
<tr class="separator:ad7802d73ca0adbbcbd545c08c4cdeff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a96a0dc2845582967a770415c252975"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a0a96a0dc2845582967a770415c252975">ADCUR</a></td></tr>
<tr class="separator:a0a96a0dc2845582967a770415c252975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac68e430df484f8f21221f2cbeaccce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a3ac68e430df484f8f21221f2cbeaccce">ADCPS1</a></td></tr>
<tr class="separator:a3ac68e430df484f8f21221f2cbeaccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96223311eeef9457a75d1445c3c5cfa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a96223311eeef9457a75d1445c3c5cfa2">ADCPS2</a></td></tr>
<tr class="separator:a96223311eeef9457a75d1445c3c5cfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802fad159925ae3e269a037c01f073bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a802fad159925ae3e269a037c01f073bc">FLTINR3</a></td></tr>
<tr class="separator:a802fad159925ae3e269a037c01f073bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c1f551234fa6b7ea071d4c5221bb01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#af2c1f551234fa6b7ea071d4c5221bb01">FLTINR4</a></td></tr>
<tr class="separator:af2c1f551234fa6b7ea071d4c5221bb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae6997817a642785a6b7bb6a9224d2663" name="ae6997817a642785a6b7bb6a9224d2663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6997817a642785a6b7bb6a9224d2663">&#9670;&#160;</a></span>ADC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Trigger 1 register, Address offset: 0x3C </p>

</div>
</div>
<a id="aca2a9247ff62e95c5ef837885aedcfa0" name="aca2a9247ff62e95c5ef837885aedcfa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2a9247ff62e95c5ef837885aedcfa0">&#9670;&#160;</a></span>ADC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Trigger 2 register, Address offset: 0x40 </p>

</div>
</div>
<a id="ab369f305ef755734780685591352b6d5" name="ab369f305ef755734780685591352b6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369f305ef755734780685591352b6d5">&#9670;&#160;</a></span>ADC3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Trigger 3 register, Address offset: 0x44 </p>

</div>
</div>
<a id="a239081534d01e2a85a7eea45274fcd25" name="a239081534d01e2a85a7eea45274fcd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239081534d01e2a85a7eea45274fcd25">&#9670;&#160;</a></span>ADC4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Trigger 4 register, Address offset: 0x48 </p>

</div>
</div>
<a id="ad7802d73ca0adbbcbd545c08c4cdeff5" name="ad7802d73ca0adbbcbd545c08c4cdeff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7802d73ca0adbbcbd545c08c4cdeff5">&#9670;&#160;</a></span>ADCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Extended Trigger register, Address offset: 0x78 </p>

</div>
</div>
<a id="a3ac68e430df484f8f21221f2cbeaccce" name="a3ac68e430df484f8f21221f2cbeaccce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac68e430df484f8f21221f2cbeaccce">&#9670;&#160;</a></span>ADCPS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADCPS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Post Scaler Register 1, Address offset: 0x80 </p>

</div>
</div>
<a id="a96223311eeef9457a75d1445c3c5cfa2" name="a96223311eeef9457a75d1445c3c5cfa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96223311eeef9457a75d1445c3c5cfa2">&#9670;&#160;</a></span>ADCPS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADCPS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Post Scaler Register 2, Address offset: 0x84 </p>

</div>
</div>
<a id="a0a96a0dc2845582967a770415c252975" name="a0a96a0dc2845582967a770415c252975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a96a0dc2845582967a770415c252975">&#9670;&#160;</a></span>ADCUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADCUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM ADC Trigger Update register, Address offset: 0x7C </p>

</div>
</div>
<a id="a2f0ce2c57c227823c9878fbf43cf8c8f" name="a2f0ce2c57c227823c9878fbf43cf8c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0ce2c57c227823c9878fbf43cf8c8f">&#9670;&#160;</a></span>BDMADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDMADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Master Data register, Address offset: 0x70 </p>

</div>
</div>
<a id="a70a17eae2ce7f3305d983fe6048cbc8a" name="a70a17eae2ce7f3305d983fe6048cbc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a17eae2ce7f3305d983fe6048cbc8a">&#9670;&#160;</a></span>BDMUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDMUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Master Timer update register, Address offset: 0x58 </p>

</div>
</div>
<a id="a7825b4fb16ed6c26323f3d8e5ecd5e6b" name="a7825b4fb16ed6c26323f3d8e5ecd5e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7825b4fb16ed6c26323f3d8e5ecd5e6b">&#9670;&#160;</a></span>BDTAUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTAUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x5C </p>

</div>
</div>
<a id="abc14aed1de9b5f0e8c82b37e1d757dce" name="abc14aed1de9b5f0e8c82b37e1d757dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc14aed1de9b5f0e8c82b37e1d757dce">&#9670;&#160;</a></span>BDTBUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTBUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x60 </p>

</div>
</div>
<a id="a832e17c5a214273063420caa7c02caaa" name="a832e17c5a214273063420caa7c02caaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832e17c5a214273063420caa7c02caaa">&#9670;&#160;</a></span>BDTCUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTCUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x64 </p>

</div>
</div>
<a id="adf6e95bab456e42a39305cdd89c2d2d6" name="adf6e95bab456e42a39305cdd89c2d2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6e95bab456e42a39305cdd89c2d2d6">&#9670;&#160;</a></span>BDTDUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTDUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x68 </p>

</div>
</div>
<a id="a1112a23e85aca1a05904f35a21ad3d12" name="a1112a23e85aca1a05904f35a21ad3d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112a23e85aca1a05904f35a21ad3d12">&#9670;&#160;</a></span>BDTEUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTEUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x6C </p>

</div>
</div>
<a id="a9d0df18fc095d3805c3459c83469eddf" name="a9d0df18fc095d3805c3459c83469eddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0df18fc095d3805c3459c83469eddf">&#9670;&#160;</a></span>BDTFUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTFUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst DMA Timerx update register, Address offset: 0x74 </p>

</div>
</div>
<a id="ae3cf0c13fecf45c47060f2c0f2232ae8" name="ae3cf0c13fecf45c47060f2c0f2232ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3cf0c13fecf45c47060f2c0f2232ae8">&#9670;&#160;</a></span>BMCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMCMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst mode compare register, Address offset: 0x28 </p>

</div>
</div>
<a id="a84677e09b97c210707927b4ee3d32942" name="a84677e09b97c210707927b4ee3d32942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84677e09b97c210707927b4ee3d32942">&#9670;&#160;</a></span>BMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst mode control register, Address offset: 0x20 </p>

</div>
</div>
<a id="a94b0b54e3f736f3f945430499aaa8ef3" name="a94b0b54e3f736f3f945430499aaa8ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b0b54e3f736f3f945430499aaa8ef3">&#9670;&#160;</a></span>BMPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Burst mode period register, Address offset: 0x2C </p>

</div>
</div>
<a id="ae2c73075443374fe48c5907ae64bda3d" name="ae2c73075443374fe48c5907ae64bda3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c73075443374fe48c5907ae64bda3d">&#9670;&#160;</a></span>BMTRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMTRGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Busrt mode trigger register, Address offset: 0x24 </p>

</div>
</div>
<a id="a89f4359b1525d1f2feefdf8a3ce35d04" name="a89f4359b1525d1f2feefdf8a3ce35d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f4359b1525d1f2feefdf8a3ce35d04">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM control register1, Address offset: 0x00 </p>

</div>
</div>
<a id="a2c6b54d79983f6826c486d803108b3ec" name="a2c6b54d79983f6826c486d803108b3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6b54d79983f6826c486d803108b3ec">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM control register2, Address offset: 0x04 </p>

</div>
</div>
<a id="a165de25f7a95301f28092b8caa9a8375" name="a165de25f7a95301f28092b8caa9a8375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165de25f7a95301f28092b8caa9a8375">&#9670;&#160;</a></span>DLLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::DLLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM DLL control register, Address offset: 0x4C </p>

</div>
</div>
<a id="a65176a38f64ac9fc452595623c3fdfdf" name="a65176a38f64ac9fc452595623c3fdfdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65176a38f64ac9fc452595623c3fdfdf">&#9670;&#160;</a></span>EECR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timer external event control register1, Address offset: 0x30 </p>

</div>
</div>
<a id="a84636e1b7e1f1968569803c24fb7db98" name="a84636e1b7e1f1968569803c24fb7db98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84636e1b7e1f1968569803c24fb7db98">&#9670;&#160;</a></span>EECR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timer external event control register2, Address offset: 0x34 </p>

</div>
</div>
<a id="a41f36bdf56cf52b63b06cc8ddd54f235" name="a41f36bdf56cf52b63b06cc8ddd54f235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f36bdf56cf52b63b06cc8ddd54f235">&#9670;&#160;</a></span>EECR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timer external event control register3, Address offset: 0x38 </p>

</div>
</div>
<a id="a6100cd9090828bfdbedb8d274b63983e" name="a6100cd9090828bfdbedb8d274b63983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6100cd9090828bfdbedb8d274b63983e">&#9670;&#160;</a></span>FLTINR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Fault input register1, Address offset: 0x50 </p>

</div>
</div>
<a id="a3535a7da497279a07685a59c8efc9169" name="a3535a7da497279a07685a59c8efc9169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3535a7da497279a07685a59c8efc9169">&#9670;&#160;</a></span>FLTINR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Fault input register2, Address offset: 0x54 </p>

</div>
</div>
<a id="a802fad159925ae3e269a037c01f073bc" name="a802fad159925ae3e269a037c01f073bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802fad159925ae3e269a037c01f073bc">&#9670;&#160;</a></span>FLTINR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Fault input register3, Address offset: 0x88 </p>

</div>
</div>
<a id="af2c1f551234fa6b7ea071d4c5221bb01" name="af2c1f551234fa6b7ea071d4c5221bb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c1f551234fa6b7ea071d4c5221bb01">&#9670;&#160;</a></span>FLTINR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Fault input register4, Address offset: 0x8C </p>

</div>
</div>
<a id="ad110cb18195f415e8575c76d9795d66b" name="ad110cb18195f415e8575c76d9795d66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad110cb18195f415e8575c76d9795d66b">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM interrupt clear register, Address offset: 0x0C </p>

</div>
</div>
<a id="aaa46777127ca968055809f6939369b07" name="aaa46777127ca968055809f6939369b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa46777127ca968055809f6939369b07">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM interrupt enable register, Address offset: 0x10 </p>

</div>
</div>
<a id="a6af5256abc4772559db27a907d19fb54" name="a6af5256abc4772559db27a907d19fb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af5256abc4772559db27a907d19fb54">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM interrupt status register, Address offset: 0x08 </p>

</div>
</div>
<a id="afc0d5fc22ce6426498473ec63be8577c" name="afc0d5fc22ce6426498473ec63be8577c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0d5fc22ce6426498473ec63be8577c">&#9670;&#160;</a></span>ODISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ODISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Output disable register, Address offset: 0x18 </p>

</div>
</div>
<a id="abf167844da1fea363b0e0cfb2995b1f1" name="abf167844da1fea363b0e0cfb2995b1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf167844da1fea363b0e0cfb2995b1f1">&#9670;&#160;</a></span>ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Output disable status register, Address offset: 0x1C </p>

</div>
</div>
<a id="a948696e86ea3388cb8cd94cb924e6adb" name="a948696e86ea3388cb8cd94cb924e6adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948696e86ea3388cb8cd94cb924e6adb">&#9670;&#160;</a></span>OENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::OENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Output enable register, Address offset: 0x14 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g474xx_8h_source.html">stm32g474xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
