Timing Violation Report Max Delay Analysis

SmartTime Version v11.9
Microsemi Corporation - Microsemi Libero Software Release v11.9 (Version 11.9.0.4)
Date: Fri Apr 12 19:19:06 2019


Design: turret_servos
Family: SmartFusion
Die: A2F200M3F
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 85 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[16]:D
  Delay (ns):            18.081
  Slack (ns):            -6.839
  Arrival (ns):          22.256
  Required (ns):         15.417

Path 2
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[16]:D
  Delay (ns):            18.081
  Slack (ns):            -6.839
  Arrival (ns):          22.256
  Required (ns):         15.417

Path 3
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[17]:D
  Delay (ns):            18.044
  Slack (ns):            -6.834
  Arrival (ns):          22.219
  Required (ns):         15.385

Path 4
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[17]:D
  Delay (ns):            17.657
  Slack (ns):            -6.447
  Arrival (ns):          21.832
  Required (ns):         15.385

Path 5
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[15]:D
  Delay (ns):            17.217
  Slack (ns):            -6.020
  Arrival (ns):          21.392
  Required (ns):         15.372

Path 6
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[15]:D
  Delay (ns):            17.225
  Slack (ns):            -5.983
  Arrival (ns):          21.400
  Required (ns):         15.417

Path 7
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[13]:D
  Delay (ns):            16.084
  Slack (ns):            -4.931
  Arrival (ns):          20.259
  Required (ns):         15.328

Path 8
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[13]:D
  Delay (ns):            16.084
  Slack (ns):            -4.885
  Arrival (ns):          20.259
  Required (ns):         15.374

Path 9
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[14]:D
  Delay (ns):            16.021
  Slack (ns):            -4.824
  Arrival (ns):          20.196
  Required (ns):         15.372

Path 10
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[14]:D
  Delay (ns):            16.021
  Slack (ns):            -4.824
  Arrival (ns):          20.196
  Required (ns):         15.372

Path 11
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[12]:D
  Delay (ns):            15.595
  Slack (ns):            -4.396
  Arrival (ns):          19.770
  Required (ns):         15.374

Path 12
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[12]:D
  Delay (ns):            15.236
  Slack (ns):            -4.037
  Arrival (ns):          19.411
  Required (ns):         15.374

Path 13
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[11]:D
  Delay (ns):            14.815
  Slack (ns):            -3.650
  Arrival (ns):          18.990
  Required (ns):         15.340

Path 14
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[11]:D
  Delay (ns):            14.821
  Slack (ns):            -3.611
  Arrival (ns):          18.996
  Required (ns):         15.385

Path 15
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[10]:D
  Delay (ns):            14.501
  Slack (ns):            -3.291
  Arrival (ns):          18.676
  Required (ns):         15.385

Path 16
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[9]:D
  Delay (ns):            14.366
  Slack (ns):            -3.164
  Arrival (ns):          18.541
  Required (ns):         15.377

Path 17
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[9]:D
  Delay (ns):            13.750
  Slack (ns):            -2.558
  Arrival (ns):          17.925
  Required (ns):         15.367

Path 18
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[10]:D
  Delay (ns):            13.158
  Slack (ns):            -2.008
  Arrival (ns):          17.333
  Required (ns):         15.325

Path 19
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[8]:D
  Delay (ns):            13.091
  Slack (ns):            -1.882
  Arrival (ns):          17.266
  Required (ns):         15.384

Path 20
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[8]:D
  Delay (ns):            12.768
  Slack (ns):            -1.570
  Arrival (ns):          16.943
  Required (ns):         15.373

Path 21
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[7]:D
  Delay (ns):            12.553
  Slack (ns):            -1.371
  Arrival (ns):          16.728
  Required (ns):         15.357

Path 22
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[3]:D
  Delay (ns):            12.482
  Slack (ns):            -1.284
  Arrival (ns):          16.657
  Required (ns):         15.373

Path 23
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[5]:D
  Delay (ns):            12.418
  Slack (ns):            -1.231
  Arrival (ns):          16.593
  Required (ns):         15.362

Path 24
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[3]:D
  Delay (ns):            12.304
  Slack (ns):            -1.117
  Arrival (ns):          16.479
  Required (ns):         15.362

Path 25
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[1]:D
  Delay (ns):            12.287
  Slack (ns):            -1.090
  Arrival (ns):          16.462
  Required (ns):         15.372

Path 26
  From:                  BUS_INTERFACE_0/modulator/count[7]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.523
  Slack (ns):            -1.020
  Arrival (ns):          16.397
  Required (ns):         15.377

Path 27
  From:                  BUS_INTERFACE_0/p3/count[25]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            10.499
  Slack (ns):            -1.004
  Arrival (ns):          16.373
  Required (ns):         15.369

Path 28
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[6]:D
  Delay (ns):            12.142
  Slack (ns):            -0.960
  Arrival (ns):          16.317
  Required (ns):         15.357

Path 29
  From:                  BUS_INTERFACE_0/modulator/count[6]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            10.438
  Slack (ns):            -0.940
  Arrival (ns):          16.317
  Required (ns):         15.377

Path 30
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/freq[5]:D
  Delay (ns):            12.069
  Slack (ns):            -0.903
  Arrival (ns):          16.244
  Required (ns):         15.341

Path 31
  From:                  BUS_INTERFACE_0/hit_count[9]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            10.352
  Slack (ns):            -0.817
  Arrival (ns):          16.202
  Required (ns):         15.385

Path 32
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[7]:D
  Delay (ns):            12.000
  Slack (ns):            -0.791
  Arrival (ns):          16.175
  Required (ns):         15.384

Path 33
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/MOTOR[3]:D
  Delay (ns):            11.965
  Slack (ns):            -0.763
  Arrival (ns):          16.140
  Required (ns):         15.377

Path 34
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[2]:D
  Delay (ns):            11.889
  Slack (ns):            -0.734
  Arrival (ns):          16.064
  Required (ns):         15.330

Path 35
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth2[4]:D
  Delay (ns):            11.897
  Slack (ns):            -0.729
  Arrival (ns):          16.072
  Required (ns):         15.343

Path 36
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[6]:D
  Delay (ns):            11.902
  Slack (ns):            -0.720
  Arrival (ns):          16.077
  Required (ns):         15.357

Path 37
  From:                  BUS_INTERFACE_0/p3/count[22]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            10.200
  Slack (ns):            -0.705
  Arrival (ns):          16.074
  Required (ns):         15.369

Path 38
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/MOTOR[2]:D
  Delay (ns):            11.803
  Slack (ns):            -0.650
  Arrival (ns):          15.978
  Required (ns):         15.328

Path 39
  From:                  BUS_INTERFACE_0/p2/count[15]:CLK
  To:                    BUS_INTERFACE_0/p2/count[4]:D
  Delay (ns):            10.054
  Slack (ns):            -0.564
  Arrival (ns):          15.928
  Required (ns):         15.364

Path 40
  From:                  BUS_INTERFACE_0/p3/count[25]:CLK
  To:                    BUS_INTERFACE_0/p3/count[6]:D
  Delay (ns):            10.040
  Slack (ns):            -0.557
  Arrival (ns):          15.914
  Required (ns):         15.357

Path 41
  From:                  BUS_INTERFACE_0/p2/count[15]:CLK
  To:                    BUS_INTERFACE_0/p2/count[5]:D
  Delay (ns):            10.020
  Slack (ns):            -0.530
  Arrival (ns):          15.894
  Required (ns):         15.364

Path 42
  From:                  BUS_INTERFACE_0/p3/count[18]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            10.049
  Slack (ns):            -0.528
  Arrival (ns):          15.897
  Required (ns):         15.369

Path 43
  From:                  BUS_INTERFACE_0/p2/count[15]:CLK
  To:                    BUS_INTERFACE_0/p2/count[3]:D
  Delay (ns):            10.013
  Slack (ns):            -0.523
  Arrival (ns):          15.887
  Required (ns):         15.364

Path 44
  From:                  BUS_INTERFACE_0/p/count[2]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            10.018
  Slack (ns):            -0.515
  Arrival (ns):          15.904
  Required (ns):         15.389

Path 45
  From:                  BUS_INTERFACE_0/hit_count[3]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            10.013
  Slack (ns):            -0.503
  Arrival (ns):          15.856
  Required (ns):         15.353

Path 46
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[5]:D
  Delay (ns):            11.679
  Slack (ns):            -0.494
  Arrival (ns):          15.854
  Required (ns):         15.360

Path 47
  From:                  BUS_INTERFACE_0/p1/count[16]:CLK
  To:                    BUS_INTERFACE_0/p1/count[29]:D
  Delay (ns):            9.919
  Slack (ns):            -0.418
  Arrival (ns):          15.766
  Required (ns):         15.348

Path 48
  From:                  BUS_INTERFACE_0/p/count[3]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            9.926
  Slack (ns):            -0.416
  Arrival (ns):          15.805
  Required (ns):         15.389

Path 49
  From:                  BUS_INTERFACE_0/p1/count[3]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.933
  Slack (ns):            -0.391
  Arrival (ns):          15.758
  Required (ns):         15.367

Path 50
  From:                  BUS_INTERFACE_0/modulator/count[5]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.893
  Slack (ns):            -0.390
  Arrival (ns):          15.767
  Required (ns):         15.377

Path 51
  From:                  BUS_INTERFACE_0/p2/count[16]:CLK
  To:                    BUS_INTERFACE_0/p2/count[4]:D
  Delay (ns):            9.814
  Slack (ns):            -0.321
  Arrival (ns):          15.685
  Required (ns):         15.364

Path 52
  From:                  BUS_INTERFACE_0/p2/count[16]:CLK
  To:                    BUS_INTERFACE_0/p2/count[5]:D
  Delay (ns):            9.780
  Slack (ns):            -0.287
  Arrival (ns):          15.651
  Required (ns):         15.364

Path 53
  From:                  BUS_INTERFACE_0/p2/count[16]:CLK
  To:                    BUS_INTERFACE_0/p2/count[3]:D
  Delay (ns):            9.773
  Slack (ns):            -0.280
  Arrival (ns):          15.644
  Required (ns):         15.364

Path 54
  From:                  BUS_INTERFACE_0/p3/count[22]:CLK
  To:                    BUS_INTERFACE_0/p3/count[6]:D
  Delay (ns):            9.741
  Slack (ns):            -0.258
  Arrival (ns):          15.615
  Required (ns):         15.357

Path 55
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[2]:D
  Delay (ns):            11.464
  Slack (ns):            -0.253
  Arrival (ns):          15.639
  Required (ns):         15.386

Path 56
  From:                  BUS_INTERFACE_0/p1/count[6]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.783
  Slack (ns):            -0.243
  Arrival (ns):          15.610
  Required (ns):         15.367

Path 57
  From:                  BUS_INTERFACE_0/hit_count[7]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            9.774
  Slack (ns):            -0.232
  Arrival (ns):          15.617
  Required (ns):         15.385

Path 58
  From:                  BUS_INTERFACE_0/p3/count[25]:CLK
  To:                    BUS_INTERFACE_0/p3/count[0]:D
  Delay (ns):            9.701
  Slack (ns):            -0.230
  Arrival (ns):          15.575
  Required (ns):         15.345

Path 59
  From:                  BUS_INTERFACE_0/p/count[15]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            9.749
  Slack (ns):            -0.208
  Arrival (ns):          15.597
  Required (ns):         15.389

Path 60
  From:                  BUS_INTERFACE_0/p3/count[16]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            9.714
  Slack (ns):            -0.195
  Arrival (ns):          15.564
  Required (ns):         15.369

Path 61
  From:                  BUS_INTERFACE_0/modulator/count[14]:CLK
  To:                    BUS_INTERFACE_0/modulator/count[21]:D
  Delay (ns):            9.635
  Slack (ns):            -0.174
  Arrival (ns):          15.509
  Required (ns):         15.335

Path 62
  From:                  BUS_INTERFACE_0/hit_count[9]:CLK
  To:                    BUS_INTERFACE_0/hit_count[10]:D
  Delay (ns):            9.670
  Slack (ns):            -0.167
  Arrival (ns):          15.520
  Required (ns):         15.353

Path 63
  From:                  BUS_INTERFACE_0/hit_count[13]:CLK
  To:                    BUS_INTERFACE_0/hit_count[23]:D
  Delay (ns):            9.672
  Slack (ns):            -0.158
  Arrival (ns):          15.554
  Required (ns):         15.396

Path 64
  From:                  BUS_INTERFACE_0/modulator/count[12]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.630
  Slack (ns):            -0.127
  Arrival (ns):          15.504
  Required (ns):         15.377

Path 65
  From:                  BUS_INTERFACE_0/hit_count[8]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            9.618
  Slack (ns):            -0.108
  Arrival (ns):          15.461
  Required (ns):         15.353

Path 66
  From:                  BUS_INTERFACE_0/hit_count[25]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            9.568
  Slack (ns):            -0.101
  Arrival (ns):          15.454
  Required (ns):         15.353

Path 67
  From:                  BUS_INTERFACE_0/p1/count[16]:CLK
  To:                    BUS_INTERFACE_0/p1/count[30]:D
  Delay (ns):            9.587
  Slack (ns):            -0.097
  Arrival (ns):          15.434
  Required (ns):         15.337

Path 68
  From:                  BUS_INTERFACE_0/p1/count[5]:CLK
  To:                    BUS_INTERFACE_0/p1/pwm:D
  Delay (ns):            9.623
  Slack (ns):            -0.097
  Arrival (ns):          15.464
  Required (ns):         15.367

Path 69
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/PulseWidth[1]:E
  Delay (ns):            11.399
  Slack (ns):            -0.095
  Arrival (ns):          15.574
  Required (ns):         15.479

Path 70
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[3]:D
  Delay (ns):            11.292
  Slack (ns):            -0.081
  Arrival (ns):          15.467
  Required (ns):         15.386

Path 71
  From:                  BUS_INTERFACE_0/p3/count[18]:CLK
  To:                    BUS_INTERFACE_0/p3/count[6]:D
  Delay (ns):            9.590
  Slack (ns):            -0.081
  Arrival (ns):          15.438
  Required (ns):         15.357

Path 72
  From:                  BUS_INTERFACE_0/p3/count[21]:CLK
  To:                    BUS_INTERFACE_0/p3/count[9]:D
  Delay (ns):            9.556
  Slack (ns):            -0.073
  Arrival (ns):          15.442
  Required (ns):         15.369

Path 73
  From:                  BUS_INTERFACE_0/p2/count[13]:CLK
  To:                    BUS_INTERFACE_0/p2/count[4]:D
  Delay (ns):            9.555
  Slack (ns):            -0.066
  Arrival (ns):          15.430
  Required (ns):         15.364

Path 74
  From:                  BUS_INTERFACE_0/hit_count[4]:CLK
  To:                    BUS_INTERFACE_0/HIT_INT:D
  Delay (ns):            9.551
  Slack (ns):            -0.048
  Arrival (ns):          15.401
  Required (ns):         15.353

Path 75
  From:                  BUS_INTERFACE_0/modulator/count[10]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.539
  Slack (ns):            -0.041
  Arrival (ns):          15.418
  Required (ns):         15.377

Path 76
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/PulseWidth[3]:E
  Delay (ns):            11.341
  Slack (ns):            -0.037
  Arrival (ns):          15.516
  Required (ns):         15.479

Path 77
  From:                  turret_servo_mss_design_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    BUS_INTERFACE_0/pulseWidth1[4]:D
  Delay (ns):            11.184
  Slack (ns):            -0.034
  Arrival (ns):          15.359
  Required (ns):         15.325

Path 78
  From:                  BUS_INTERFACE_0/p2/count[13]:CLK
  To:                    BUS_INTERFACE_0/p2/count[5]:D
  Delay (ns):            9.521
  Slack (ns):            -0.032
  Arrival (ns):          15.396
  Required (ns):         15.364

Path 79
  From:                  BUS_INTERFACE_0/p2/count[13]:CLK
  To:                    BUS_INTERFACE_0/p2/count[3]:D
  Delay (ns):            9.514
  Slack (ns):            -0.025
  Arrival (ns):          15.389
  Required (ns):         15.364

Path 80
  From:                  BUS_INTERFACE_0/modulator/count[8]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.521
  Slack (ns):            -0.023
  Arrival (ns):          15.400
  Required (ns):         15.377

Path 81
  From:                  BUS_INTERFACE_0/p/count[4]:CLK
  To:                    BUS_INTERFACE_0/p/pwm:D
  Delay (ns):            9.508
  Slack (ns):            -0.005
  Arrival (ns):          15.394
  Required (ns):         15.389

Path 82
  From:                  BUS_INTERFACE_0/PulseWidth[5]:CLK
  To:                    BUS_INTERFACE_0/modulator/pwm:D
  Delay (ns):            9.504
  Slack (ns):            -0.003
  Arrival (ns):          15.380
  Required (ns):         15.377

