Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/counter_tb_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/counter_tb_beh.prj work.counter_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 55: <tff> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 56: <tff> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 57: <tff> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 58: <tff> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 55. Instance tff is unbound
WARNING:Simulator:648 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 56. Instance tff is unbound
WARNING:Simulator:648 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 57. Instance tff is unbound
WARNING:Simulator:648 - "C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/ripple_counter.vhd" Line 58. Instance tff is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ripple_counter [ripple_counter_default]
Compiling architecture test of entity counter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s03/ripple_counter/counter_tb_isim_beh.exe
Fuse Memory Usage: 30772 KB
Fuse CPU Usage: 530 ms
