/*
Developer   - Sriram Venkata Krishna
Date        - 18-08-2025
Platform    - HDL Bits
*/

//026. Module Full Add

module top_module 
    (
    	input [31:0] a, b,
    	output [31:0] sum
	);
    
    wire carry;
    
    add16 instance_1 (.a(a[15:0]), .b(b[15:0]), .cin(1'b0), .sum(sum[15:0]), .cout(carry));
    add16 instance_2 (.a(a[31:16]), .b(b[31:16]), .cin(carry), .sum(sum[31:16]));

endmodule

module add1 
    ( 
        input a, b, cin,   
     	output sum, cout
    );

    assign sum = (a ^ b ^ cin);
    assign cout = (a & b) | (b & cin) | (a & cin);

endmodule
