<li class="join">[<a href="#T00:00:33" id="T00:00:33"><abbr title="2015-11-25T00:00:33+00:00">00:00:33</abbr></a>] <span>* BeagleBot (~PircBot@ec2-50-17-196-130.compute-1.amazonaws.com) has joined #beagle</span></li>
<li class="topic">[<abbr title="2015-11-25T00:00:33+00:00">00:00:33</abbr>] <span>* Topic is '<a href="http://beagleboard.org/chat">http://beagleboard.org/chat</a> has a guide on how to ask questions and links to the logs | never ask to ask, just ask | be patient | pastebin a boot log | <a href="http://ahsoftware.de/Beaglebone_Black_Boot_explained.svg">http://ahsoftware.de/Beaglebone_Black_Boot_explained.svg</a> | <a href="http://beagleboard.org/latest-images">http://beagleboard.org/latest-images</a> | <a href="http://beagleboard.org/Support/bone101">http://beagleboard.org/Support/bone101</a> | direct bonescript/node.js questions to #beagle-bonescript | books: <a href="http://bit.ly/bbb-books'">http://bit.ly/bbb-books'</a></span></li>
<li class="topic">[<abbr title="2015-11-25T00:00:33+00:00">00:00:33</abbr>] <span>* Set by KotH!~attila@erica.kinali.ch on Wed Jul 15 13:55:07 UTC 2015</span></li>
<li class="join">[<abbr title="2015-11-25T00:00:33+00:00">00:00:33</abbr>] <span>* BeagleBot (~PircBot@ec2-50-17-196-130.compute-1.amazonaws.com) has joined #beagleboard</span></li>
<li class="join">[<abbr title="2015-11-25T00:00:33+00:00">00:00:33</abbr>] <span>* BeagleBot (~PircBot@ec2-50-17-196-130.compute-1.amazonaws.com) has joined #beaglebone</span></li>
<li class="action">[<a href="#T00:01:11" id="T00:01:11"><abbr title="2015-11-25T00:01:11+00:00">00:01:11</abbr></a>] <span>* ds2 looks at docs</span></li>
<li class="message">[<a href="#T00:01:22" id="T00:01:22"><abbr title="2015-11-25T00:01:22+00:00">00:01:22</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>mDDR/DDR2/DDR3</q></li>
<li class="message">[<a href="#T00:02:06" id="T00:02:06"><abbr title="2015-11-25T00:02:06+00:00">00:02:06</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>/DDR3L</q></li>
<li class="message">[<a href="#T00:02:29" id="T00:02:29"><abbr title="2015-11-25T00:02:29+00:00">00:02:29</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>there was something not supported on am335 that was on the dm37x</q></li>
<li class="join">[<a href="#T00:03:12" id="T00:03:12"><abbr title="2015-11-25T00:03:12+00:00">00:03:12</abbr></a>] <span>* kilroi``` (~kilroy@ip-94-114-228-28.unity-media.net) has joined #beagle</span></li>
<li class="message">[<a href="#T00:04:52" id="T00:04:52"><abbr title="2015-11-25T00:04:52+00:00">00:04:52</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>plenty of things, but w.r.t. memory that would be mSDR</q></li>
<li class="message">[<a href="#T00:05:00" id="T00:05:00"><abbr title="2015-11-25T00:05:00+00:00">00:05:00</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>that and 32-bit wide memory</q></li>
<li class="message">[<a href="#T00:06:37" id="T00:06:37"><abbr title="2015-11-25T00:06:37+00:00">00:06:37</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>ah 32 vs 16 must have been it</q></li>
<li class="quit">[<a href="#T00:06:53" id="T00:06:53"><abbr title="2015-11-25T00:06:53+00:00">00:06:53</abbr></a>] <span>* kilroi` (~kilroy@ip-94-114-228-28.unity-media.net) Quit (Ping timeout: 276 seconds)</span></li>
<li class="join">[<a href="#T00:07:19" id="T00:07:19"><abbr title="2015-11-25T00:07:19+00:00">00:07:19</abbr></a>] <span>* IrishGringo (~chatzilla@2601:586:c200:6eaa:ccf9:6106:1c92:8d84) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:09:30" id="T00:09:30"><abbr title="2015-11-25T00:09:30+00:00">00:09:30</abbr></a>] <span>* bkearns (~bkearns@216-75-239-130.static.wiline.com) Quit (Read error: Connection reset by peer)</span></li>
<li class="join">[<a href="#T00:10:07" id="T00:10:07"><abbr title="2015-11-25T00:10:07+00:00">00:10:07</abbr></a>] <span>* bkearns (~bkearns@216-75-239-130.static.wiline.com) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:11:26" id="T00:11:26"><abbr title="2015-11-25T00:11:26+00:00">00:11:26</abbr></a>] <span>* Starduster (~guest@unaffiliated/starduster) Quit (Ping timeout: 276 seconds)</span></li>
<li class="message">[<a href="#T00:12:26" id="T00:12:26"><abbr title="2015-11-25T00:12:26+00:00">00:12:26</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>yeah the 16-bit is a bit meh, then again it supports mDDR-400 / DDR2-533 / DDR3-800 versus the mDDR-266 of the dm37xx</q></li>
<li class="join">[<a href="#T00:12:55" id="T00:12:55"><abbr title="2015-11-25T00:12:55+00:00">00:12:55</abbr></a>] <span>* Starduster (~guest@unaffiliated/starduster) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:15:10" id="T00:15:10"><abbr title="2015-11-25T00:15:10+00:00">00:15:10</abbr></a>] <span>* darkfader (~darkfader@ip3e8346be.speed.planet.nl) Quit (Ping timeout: 240 seconds)</span></li>
<li class="quit">[<a href="#T00:15:38" id="T00:15:38"><abbr title="2015-11-25T00:15:38+00:00">00:15:38</abbr></a>] <span>* Spidler (~spider@vpn.takeit.se) Quit (Ping timeout: 260 seconds)</span></li>
<li class="join">[<a href="#T00:15:45" id="T00:15:45"><abbr title="2015-11-25T00:15:45+00:00">00:15:45</abbr></a>] <span>* Spidler (~spider@vpn.takeit.se) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:18:19" id="T00:18:19"><abbr title="2015-11-25T00:18:19+00:00">00:18:19</abbr></a>] <span>* florian (~fuchs@Maemo/community/contributor/florian) Quit (Ping timeout: 252 seconds)</span></li>
<li class="join">[<a href="#T00:19:49" id="T00:19:49"><abbr title="2015-11-25T00:19:49+00:00">00:19:49</abbr></a>] <span>* darkfader (~darkfader@2001:610:600:896d:9a3:eb21:6a8c:db4e) has joined #beagle</span></li>
<li class="join">[<a href="#T00:20:25" id="T00:20:25"><abbr title="2015-11-25T00:20:25+00:00">00:20:25</abbr></a>] <span>* RobotGuy (~hybotics@ip72-220-121-210.sd.sd.cox.net) has joined #beagle</span></li>
<li class="message">[<a href="#T00:23:22" id="T00:23:22"><abbr title="2015-11-25T00:23:22+00:00">00:23:22</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>wonder if a 2 layer am335x design is doable at all</q></li>
<li class="join">[<a href="#T00:25:41" id="T00:25:41"><abbr title="2015-11-25T00:25:41+00:00">00:25:41</abbr></a>] <span>* Set_ (~Set_@ip70-189-47-143.lf.br.cox.net) has joined #beagle</span></li>
<li class="join">[<a href="#T00:26:22" id="T00:26:22"><abbr title="2015-11-25T00:26:22+00:00">00:26:22</abbr></a>] <span>* tai271828 (~tai271828@111.248.104.52) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:26:42" id="T00:26:42"><abbr title="2015-11-25T00:26:42+00:00">00:26:42</abbr></a>] <span>* darkfader (~darkfader@2001:610:600:896d:9a3:eb21:6a8c:db4e) Quit (Quit: Read error: Connection reset by peer)</span></li>
<li class="join">[<a href="#T00:32:57" id="T00:32:57"><abbr title="2015-11-25T00:32:57+00:00">00:32:57</abbr></a>] <span>* James_Johnson (~clayshoot@ip70-189-76-25.ok.ok.cox.net) has joined #beagle</span></li>
<li class="join">[<a href="#T00:33:05" id="T00:33:05"><abbr title="2015-11-25T00:33:05+00:00">00:33:05</abbr></a>] <span>* nighty-_ (~nighty@p12125-ipngn2601marunouchi.tokyo.ocn.ne.jp) has joined #beagleboard</span></li>
<li class="quit">[<a href="#T00:33:07" id="T00:33:07"><abbr title="2015-11-25T00:33:07+00:00">00:33:07</abbr></a>] <span>* James_Johnson (~clayshoot@ip70-189-76-25.ok.ok.cox.net) Quit (Client Quit)</span></li>
<li class="quit">[<a href="#T00:34:05" id="T00:34:05"><abbr title="2015-11-25T00:34:05+00:00">00:34:05</abbr></a>] <span>* IrishGringo (~chatzilla@2601:586:c200:6eaa:ccf9:6106:1c92:8d84) Quit (Read error: Connection timed out)</span></li>
<li class="message">[<a href="#T00:35:44" id="T00:35:44"><abbr title="2015-11-25T00:35:44+00:00">00:35:44</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>2 signal layers you mean?</q></li>
<li class="message">[<a href="#T00:36:50" id="T00:36:50"><abbr title="2015-11-25T00:36:50+00:00">00:36:50</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>no, 2L</q></li>
<li class="message">[<a href="#T00:37:01" id="T00:37:01"><abbr title="2015-11-25T00:37:01+00:00">00:37:01</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>well, not without violating every layout rule in the datasheet</q></li>
<li class="message">[<a href="#T00:37:08" id="T00:37:08"><abbr title="2015-11-25T00:37:08+00:00">00:37:08</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>sigh</q></li>
<li class="message">[<a href="#T00:37:25" id="T00:37:25"><abbr title="2015-11-25T00:37:25+00:00">00:37:25</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>4L flex is a pain... a Beagle like board on flex would be useful</q></li>
<li class="message">[<a href="#T00:37:50" id="T00:37:50"><abbr title="2015-11-25T00:37:50+00:00">00:37:50</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>a lot of those rules will have to be worked out again for flex... think a lot of them assume FR4</q></li>
<li class="message">[<a href="#T00:38:13" id="T00:38:13"><abbr title="2015-11-25T00:38:13+00:00">00:38:13</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>depend also on how many interfaces you're willing to sacrifice to make room I guess</q></li>
<li class="message">[<a href="#T00:38:44" id="T00:38:44"><abbr title="2015-11-25T00:38:44+00:00">00:38:44</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>let's say something that can start up u-boot (min. serial out + ram)</q></li>
<li class="message">[<a href="#T00:39:19" id="T00:39:19"><abbr title="2015-11-25T00:39:19+00:00">00:39:19</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>so you'd have a signal layer on top and a power/ground plane on bottom...</q></li>
<li class="message">[<a href="#T00:39:37" id="T00:39:37"><abbr title="2015-11-25T00:39:37+00:00">00:39:37</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>or sacrafice a dedicated power/gnd layer</q></li>
<li class="message">[<a href="#T00:39:45" id="T00:39:45"><abbr title="2015-11-25T00:39:45+00:00">00:39:45</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>that sounds like a very bad idea</q></li>
<li class="message">[<a href="#T00:40:04" id="T00:40:04"><abbr title="2015-11-25T00:40:04+00:00">00:40:04</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>even for the lowest OPP?</q></li>
<li class="message">[<a href="#T00:41:16" id="T00:41:16"><abbr title="2015-11-25T00:41:16+00:00">00:41:16</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>well tbh, if you're going to throw everything out the window you basically would need to do full simulation anyway, or be really good at guesswork and pray</q></li>
<li class="message">[<a href="#T00:42:06" id="T00:42:06"><abbr title="2015-11-25T00:42:06+00:00">00:42:06</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>that would raise the question of how accurate are the models</q></li>
<li class="message">[<a href="#T00:42:37" id="T00:42:37"><abbr title="2015-11-25T00:42:37+00:00">00:42:37</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>set all slews to "slow" instead of the datasheet-recommended "fast" since you wouldn't have a ground plane for return currents of sharp transients</q></li>
<li class="message">[<a href="#T00:43:44" id="T00:43:44"><abbr title="2015-11-25T00:43:44+00:00">00:43:44</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>that's all fine once I get control... does the ROM cooperate?</q></li>
<li class="join">[<a href="#T00:44:00" id="T00:44:00"><abbr title="2015-11-25T00:44:00+00:00">00:44:00</abbr></a>] <span>* clonak_ (~clonak@118-92-142-3.dsl.dyn.ihug.co.nz) has joined #beagle</span></li>
<li class="message">[<a href="#T00:44:15" id="T00:44:15"><abbr title="2015-11-25T00:44:15+00:00">00:44:15</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>you could use a small NOR flash and "fast xip boot"</q></li>
<li class="message">[<a href="#T00:44:24" id="T00:44:24"><abbr title="2015-11-25T00:44:24+00:00">00:44:24</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>that gets you control very very early</q></li>
<li class="message">[<a href="#T00:44:34" id="T00:44:34"><abbr title="2015-11-25T00:44:34+00:00">00:44:34</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>ROM doesn't run in XIP mode?</q></li>
<li class="quit">[<a href="#T00:44:36" id="T00:44:36"><abbr title="2015-11-25T00:44:36+00:00">00:44:36</abbr></a>] <span>* clonak (~clonak@203.96.195.155) Quit (Ping timeout: 272 seconds)</span></li>
<li class="message">[<a href="#T00:45:09" id="T00:45:09"><abbr title="2015-11-25T00:45:09+00:00">00:45:09</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>or are you implying that ROM is less likely to do something bad if XIP is selected</q></li>
<li class="quit">[<a href="#T00:45:29" id="T00:45:29"><abbr title="2015-11-25T00:45:29+00:00">00:45:29</abbr></a>] <span>* vagrantc (~vagrant@unaffiliated/vagrantc) Quit (Quit: leaving)</span></li>
<li class="message">[<a href="#T00:45:38" id="T00:45:38"><abbr title="2015-11-25T00:45:38+00:00">00:45:38</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>high-speed transfers</q></li>
<li class="message">[<a href="#T00:45:43" id="T00:45:43"><abbr title="2015-11-25T00:45:43+00:00">00:45:43</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>over external interfaces</q></li>
<li class="message">[<a href="#T00:46:12" id="T00:46:12"><abbr title="2015-11-25T00:46:12+00:00">00:46:12</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>i was thinking UART boot is safer</q></li>
<li class="message">[<a href="#T00:46:52" id="T00:46:52"><abbr title="2015-11-25T00:46:52+00:00">00:46:52</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>you're really not in a hurry to boot the system then are you? ;)    but actually, "fast xip" mode transfers control before PLLs are setup iirc</q></li>
<li class="message">[<a href="#T00:47:12" id="T00:47:12"><abbr title="2015-11-25T00:47:12+00:00">00:47:12</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>while uart boot will already have the PLLs setup at opp100</q></li>
<li class="message">[<a href="#T00:47:14" id="T00:47:14"><abbr title="2015-11-25T00:47:14+00:00">00:47:14</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>nope</q></li>
<li class="message">[<a href="#T00:47:19" id="T00:47:19"><abbr title="2015-11-25T00:47:19+00:00">00:47:19</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>proof of concept</q></li>
<li class="message">[<a href="#T00:48:12" id="T00:48:12"><abbr title="2015-11-25T00:48:12+00:00">00:48:12</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>the other half of it is flex doesn't really do that well with fine traces</q></li>
<li class="message">[<a href="#T00:48:23" id="T00:48:23"><abbr title="2015-11-25T00:48:23+00:00">00:48:23</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>so breaking out a parallel bus for NOR can get troublesome</q></li>
<li class="message">[<a href="#T00:49:34" id="T00:49:34"><abbr title="2015-11-25T00:49:34+00:00">00:49:34</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>I just realized that the thinness of flex probably also means a ground plane is troublesome anyway.... what kind of single-ended impedance are we looking at?</q></li>
<li class="message">[<a href="#T00:49:55" id="T00:49:55"><abbr title="2015-11-25T00:49:55+00:00">00:49:55</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>&lt;ds2&gt; a lot of those rules will have to be worked out again for flex... think</q></li>
<li class="message">[<abbr title="2015-11-25T00:49:55+00:00">00:49:55</abbr>] &lt;<cite>ds2</cite>&gt; <q>+a lot of them assume FR4</q></li>
<li class="message">[<a href="#T00:50:01" id="T00:50:01"><abbr title="2015-11-25T00:50:01+00:00">00:50:01</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>:D</q></li>
<li class="message">[<a href="#T00:50:24" id="T00:50:24"><abbr title="2015-11-25T00:50:24+00:00">00:50:24</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>i suspect it can vary quite a bit depending on thickness of the kapton</q></li>
<li class="message">[<a href="#T00:51:37" id="T00:51:37"><abbr title="2015-11-25T00:51:37+00:00">00:51:37</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>yes, you'd need to know the thickness of kapton, width and thickness of the trace, and relevant constants of kapton instead of fr4</q></li>
<li class="message">[<a href="#T00:52:14" id="T00:52:14"><abbr title="2015-11-25T00:52:14+00:00">00:52:14</abbr></a>] &lt;<cite>zmatt</cite>&gt; <q>fill those in in one of the many online calculators for microstrip impedance</q></li>
<li class="message">[<a href="#T00:52:19" id="T00:52:19"><abbr title="2015-11-25T00:52:19+00:00">00:52:19</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>*nod* was more of referring to a wider variation of available thicknesses then FR4</q></li>
<li class="message">[<a href="#T00:52:30" id="T00:52:30"><abbr title="2015-11-25T00:52:30+00:00">00:52:30</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>not just to the physical requirements that drive impedences</q></li>
