
testbleh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004844  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08004908  08004908  00014908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004c00  08004c00  00014c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004c08  08004c08  00014c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004c0c  08004c0c  00014c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08004c10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001298  20000010  08004c1c  00020010  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200012a8  08004c1c  000212a8  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fe93  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000041de  00000000  00000000  0003fec7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00011a6c  00000000  00000000  000440a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001518  00000000  00000000  00055b18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001800  00000000  00000000  00057030  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000a38a  00000000  00000000  00058830  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000675d  00000000  00000000  00062bba  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00069317  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000038f0  00000000  00000000  00069394  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080048ec 	.word	0x080048ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080048ec 	.word	0x080048ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	1c08      	adds	r0, r1, #0
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f830 	bl	8000498 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_lmul>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	46ce      	mov	lr, r9
 8000448:	4647      	mov	r7, r8
 800044a:	0415      	lsls	r5, r2, #16
 800044c:	0c2d      	lsrs	r5, r5, #16
 800044e:	002e      	movs	r6, r5
 8000450:	b580      	push	{r7, lr}
 8000452:	0407      	lsls	r7, r0, #16
 8000454:	0c14      	lsrs	r4, r2, #16
 8000456:	0c3f      	lsrs	r7, r7, #16
 8000458:	4699      	mov	r9, r3
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	437e      	muls	r6, r7
 800045e:	435d      	muls	r5, r3
 8000460:	4367      	muls	r7, r4
 8000462:	4363      	muls	r3, r4
 8000464:	197f      	adds	r7, r7, r5
 8000466:	0c34      	lsrs	r4, r6, #16
 8000468:	19e4      	adds	r4, r4, r7
 800046a:	469c      	mov	ip, r3
 800046c:	42a5      	cmp	r5, r4
 800046e:	d903      	bls.n	8000478 <__aeabi_lmul+0x34>
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	025b      	lsls	r3, r3, #9
 8000474:	4698      	mov	r8, r3
 8000476:	44c4      	add	ip, r8
 8000478:	464b      	mov	r3, r9
 800047a:	4351      	muls	r1, r2
 800047c:	4343      	muls	r3, r0
 800047e:	0436      	lsls	r6, r6, #16
 8000480:	0c36      	lsrs	r6, r6, #16
 8000482:	0c25      	lsrs	r5, r4, #16
 8000484:	0424      	lsls	r4, r4, #16
 8000486:	4465      	add	r5, ip
 8000488:	19a4      	adds	r4, r4, r6
 800048a:	1859      	adds	r1, r3, r1
 800048c:	1949      	adds	r1, r1, r5
 800048e:	0020      	movs	r0, r4
 8000490:	bc0c      	pop	{r2, r3}
 8000492:	4690      	mov	r8, r2
 8000494:	4699      	mov	r9, r3
 8000496:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000498 <__udivmoddi4>:
 8000498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049a:	4657      	mov	r7, sl
 800049c:	464e      	mov	r6, r9
 800049e:	4645      	mov	r5, r8
 80004a0:	46de      	mov	lr, fp
 80004a2:	b5e0      	push	{r5, r6, r7, lr}
 80004a4:	0004      	movs	r4, r0
 80004a6:	b083      	sub	sp, #12
 80004a8:	000d      	movs	r5, r1
 80004aa:	4692      	mov	sl, r2
 80004ac:	4699      	mov	r9, r3
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d82f      	bhi.n	8000512 <__udivmoddi4+0x7a>
 80004b2:	d02c      	beq.n	800050e <__udivmoddi4+0x76>
 80004b4:	4649      	mov	r1, r9
 80004b6:	4650      	mov	r0, sl
 80004b8:	f000 f8ae 	bl	8000618 <__clzdi2>
 80004bc:	0029      	movs	r1, r5
 80004be:	0006      	movs	r6, r0
 80004c0:	0020      	movs	r0, r4
 80004c2:	f000 f8a9 	bl	8000618 <__clzdi2>
 80004c6:	1a33      	subs	r3, r6, r0
 80004c8:	4698      	mov	r8, r3
 80004ca:	3b20      	subs	r3, #32
 80004cc:	469b      	mov	fp, r3
 80004ce:	d500      	bpl.n	80004d2 <__udivmoddi4+0x3a>
 80004d0:	e074      	b.n	80005bc <__udivmoddi4+0x124>
 80004d2:	4653      	mov	r3, sl
 80004d4:	465a      	mov	r2, fp
 80004d6:	4093      	lsls	r3, r2
 80004d8:	001f      	movs	r7, r3
 80004da:	4653      	mov	r3, sl
 80004dc:	4642      	mov	r2, r8
 80004de:	4093      	lsls	r3, r2
 80004e0:	001e      	movs	r6, r3
 80004e2:	42af      	cmp	r7, r5
 80004e4:	d829      	bhi.n	800053a <__udivmoddi4+0xa2>
 80004e6:	d026      	beq.n	8000536 <__udivmoddi4+0x9e>
 80004e8:	465b      	mov	r3, fp
 80004ea:	1ba4      	subs	r4, r4, r6
 80004ec:	41bd      	sbcs	r5, r7
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	da00      	bge.n	80004f4 <__udivmoddi4+0x5c>
 80004f2:	e079      	b.n	80005e8 <__udivmoddi4+0x150>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	2301      	movs	r3, #1
 80004fe:	465a      	mov	r2, fp
 8000500:	4093      	lsls	r3, r2
 8000502:	9301      	str	r3, [sp, #4]
 8000504:	2301      	movs	r3, #1
 8000506:	4642      	mov	r2, r8
 8000508:	4093      	lsls	r3, r2
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	e019      	b.n	8000542 <__udivmoddi4+0xaa>
 800050e:	4282      	cmp	r2, r0
 8000510:	d9d0      	bls.n	80004b4 <__udivmoddi4+0x1c>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <__udivmoddi4+0x8c>
 8000520:	601c      	str	r4, [r3, #0]
 8000522:	605d      	str	r5, [r3, #4]
 8000524:	9800      	ldr	r0, [sp, #0]
 8000526:	9901      	ldr	r1, [sp, #4]
 8000528:	b003      	add	sp, #12
 800052a:	bc3c      	pop	{r2, r3, r4, r5}
 800052c:	4690      	mov	r8, r2
 800052e:	4699      	mov	r9, r3
 8000530:	46a2      	mov	sl, r4
 8000532:	46ab      	mov	fp, r5
 8000534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000536:	42a3      	cmp	r3, r4
 8000538:	d9d6      	bls.n	80004e8 <__udivmoddi4+0x50>
 800053a:	2200      	movs	r2, #0
 800053c:	2300      	movs	r3, #0
 800053e:	9200      	str	r2, [sp, #0]
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	4643      	mov	r3, r8
 8000544:	2b00      	cmp	r3, #0
 8000546:	d0e8      	beq.n	800051a <__udivmoddi4+0x82>
 8000548:	07fb      	lsls	r3, r7, #31
 800054a:	0872      	lsrs	r2, r6, #1
 800054c:	431a      	orrs	r2, r3
 800054e:	4646      	mov	r6, r8
 8000550:	087b      	lsrs	r3, r7, #1
 8000552:	e00e      	b.n	8000572 <__udivmoddi4+0xda>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d101      	bne.n	800055c <__udivmoddi4+0xc4>
 8000558:	42a2      	cmp	r2, r4
 800055a:	d80c      	bhi.n	8000576 <__udivmoddi4+0xde>
 800055c:	1aa4      	subs	r4, r4, r2
 800055e:	419d      	sbcs	r5, r3
 8000560:	2001      	movs	r0, #1
 8000562:	1924      	adds	r4, r4, r4
 8000564:	416d      	adcs	r5, r5
 8000566:	2100      	movs	r1, #0
 8000568:	3e01      	subs	r6, #1
 800056a:	1824      	adds	r4, r4, r0
 800056c:	414d      	adcs	r5, r1
 800056e:	2e00      	cmp	r6, #0
 8000570:	d006      	beq.n	8000580 <__udivmoddi4+0xe8>
 8000572:	42ab      	cmp	r3, r5
 8000574:	d9ee      	bls.n	8000554 <__udivmoddi4+0xbc>
 8000576:	3e01      	subs	r6, #1
 8000578:	1924      	adds	r4, r4, r4
 800057a:	416d      	adcs	r5, r5
 800057c:	2e00      	cmp	r6, #0
 800057e:	d1f8      	bne.n	8000572 <__udivmoddi4+0xda>
 8000580:	465b      	mov	r3, fp
 8000582:	9800      	ldr	r0, [sp, #0]
 8000584:	9901      	ldr	r1, [sp, #4]
 8000586:	1900      	adds	r0, r0, r4
 8000588:	4169      	adcs	r1, r5
 800058a:	2b00      	cmp	r3, #0
 800058c:	db22      	blt.n	80005d4 <__udivmoddi4+0x13c>
 800058e:	002b      	movs	r3, r5
 8000590:	465a      	mov	r2, fp
 8000592:	40d3      	lsrs	r3, r2
 8000594:	002a      	movs	r2, r5
 8000596:	4644      	mov	r4, r8
 8000598:	40e2      	lsrs	r2, r4
 800059a:	001c      	movs	r4, r3
 800059c:	465b      	mov	r3, fp
 800059e:	0015      	movs	r5, r2
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	db2c      	blt.n	80005fe <__udivmoddi4+0x166>
 80005a4:	0026      	movs	r6, r4
 80005a6:	409e      	lsls	r6, r3
 80005a8:	0033      	movs	r3, r6
 80005aa:	0026      	movs	r6, r4
 80005ac:	4647      	mov	r7, r8
 80005ae:	40be      	lsls	r6, r7
 80005b0:	0032      	movs	r2, r6
 80005b2:	1a80      	subs	r0, r0, r2
 80005b4:	4199      	sbcs	r1, r3
 80005b6:	9000      	str	r0, [sp, #0]
 80005b8:	9101      	str	r1, [sp, #4]
 80005ba:	e7ae      	b.n	800051a <__udivmoddi4+0x82>
 80005bc:	4642      	mov	r2, r8
 80005be:	2320      	movs	r3, #32
 80005c0:	1a9b      	subs	r3, r3, r2
 80005c2:	4652      	mov	r2, sl
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	4641      	mov	r1, r8
 80005c8:	0013      	movs	r3, r2
 80005ca:	464a      	mov	r2, r9
 80005cc:	408a      	lsls	r2, r1
 80005ce:	0017      	movs	r7, r2
 80005d0:	431f      	orrs	r7, r3
 80005d2:	e782      	b.n	80004da <__udivmoddi4+0x42>
 80005d4:	4642      	mov	r2, r8
 80005d6:	2320      	movs	r3, #32
 80005d8:	1a9b      	subs	r3, r3, r2
 80005da:	002a      	movs	r2, r5
 80005dc:	4646      	mov	r6, r8
 80005de:	409a      	lsls	r2, r3
 80005e0:	0023      	movs	r3, r4
 80005e2:	40f3      	lsrs	r3, r6
 80005e4:	4313      	orrs	r3, r2
 80005e6:	e7d5      	b.n	8000594 <__udivmoddi4+0xfc>
 80005e8:	4642      	mov	r2, r8
 80005ea:	2320      	movs	r3, #32
 80005ec:	2100      	movs	r1, #0
 80005ee:	1a9b      	subs	r3, r3, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	9100      	str	r1, [sp, #0]
 80005f4:	9201      	str	r2, [sp, #4]
 80005f6:	2201      	movs	r2, #1
 80005f8:	40da      	lsrs	r2, r3
 80005fa:	9201      	str	r2, [sp, #4]
 80005fc:	e782      	b.n	8000504 <__udivmoddi4+0x6c>
 80005fe:	4642      	mov	r2, r8
 8000600:	2320      	movs	r3, #32
 8000602:	0026      	movs	r6, r4
 8000604:	1a9b      	subs	r3, r3, r2
 8000606:	40de      	lsrs	r6, r3
 8000608:	002f      	movs	r7, r5
 800060a:	46b4      	mov	ip, r6
 800060c:	4097      	lsls	r7, r2
 800060e:	4666      	mov	r6, ip
 8000610:	003b      	movs	r3, r7
 8000612:	4333      	orrs	r3, r6
 8000614:	e7c9      	b.n	80005aa <__udivmoddi4+0x112>
 8000616:	46c0      	nop			; (mov r8, r8)

08000618 <__clzdi2>:
 8000618:	b510      	push	{r4, lr}
 800061a:	2900      	cmp	r1, #0
 800061c:	d103      	bne.n	8000626 <__clzdi2+0xe>
 800061e:	f000 f807 	bl	8000630 <__clzsi2>
 8000622:	3020      	adds	r0, #32
 8000624:	e002      	b.n	800062c <__clzdi2+0x14>
 8000626:	1c08      	adds	r0, r1, #0
 8000628:	f000 f802 	bl	8000630 <__clzsi2>
 800062c:	bd10      	pop	{r4, pc}
 800062e:	46c0      	nop			; (mov r8, r8)

08000630 <__clzsi2>:
 8000630:	211c      	movs	r1, #28
 8000632:	2301      	movs	r3, #1
 8000634:	041b      	lsls	r3, r3, #16
 8000636:	4298      	cmp	r0, r3
 8000638:	d301      	bcc.n	800063e <__clzsi2+0xe>
 800063a:	0c00      	lsrs	r0, r0, #16
 800063c:	3910      	subs	r1, #16
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	4298      	cmp	r0, r3
 8000642:	d301      	bcc.n	8000648 <__clzsi2+0x18>
 8000644:	0a00      	lsrs	r0, r0, #8
 8000646:	3908      	subs	r1, #8
 8000648:	091b      	lsrs	r3, r3, #4
 800064a:	4298      	cmp	r0, r3
 800064c:	d301      	bcc.n	8000652 <__clzsi2+0x22>
 800064e:	0900      	lsrs	r0, r0, #4
 8000650:	3904      	subs	r1, #4
 8000652:	a202      	add	r2, pc, #8	; (adr r2, 800065c <__clzsi2+0x2c>)
 8000654:	5c10      	ldrb	r0, [r2, r0]
 8000656:	1840      	adds	r0, r0, r1
 8000658:	4770      	bx	lr
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	02020304 	.word	0x02020304
 8000660:	01010101 	.word	0x01010101
	...

0800066c <ethAddrFromPubkey>:

static sha3_context g_sha3c = {0};

// Address length = 40, plus '0x' plus NULL termination
int ethAddrFromPubkey(const uint8_t pub_bytes[64], uint8_t addr_str[43])
{
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	0006      	movs	r6, r0
 8000670:	000c      	movs	r4, r1
	addr_str[0] = '0';
 8000672:	2330      	movs	r3, #48	; 0x30
 8000674:	700b      	strb	r3, [r1, #0]
	addr_str[1] = 'x';
 8000676:	3348      	adds	r3, #72	; 0x48
 8000678:	704b      	strb	r3, [r1, #1]
	addr_str[42] = '\0';
 800067a:	2200      	movs	r2, #0
 800067c:	3b4e      	subs	r3, #78	; 0x4e
 800067e:	54ca      	strb	r2, [r1, r3]

	// Create ETH address from key
	sha3_Init256(&g_sha3c);
 8000680:	4d09      	ldr	r5, [pc, #36]	; (80006a8 <ethAddrFromPubkey+0x3c>)
 8000682:	0028      	movs	r0, r5
 8000684:	f000 fdd0 	bl	8001228 <sha3_Init256>
	sha3_Update(&g_sha3c, pub_bytes, 64);
 8000688:	2240      	movs	r2, #64	; 0x40
 800068a:	0031      	movs	r1, r6
 800068c:	0028      	movs	r0, r5
 800068e:	f000 fdd5 	bl	800123c <sha3_Update>
	uint8_t* pub_hash = (uint8_t*)sha3_Finalize(&g_sha3c);
 8000692:	0028      	movs	r0, r5
 8000694:	f000 fecf 	bl	8001436 <sha3_Finalize>
	bin2hex(pub_hash+12, addr_str+2, 20);
 8000698:	1ca1      	adds	r1, r4, #2
 800069a:	300c      	adds	r0, #12
 800069c:	2214      	movs	r2, #20
 800069e:	f000 f805 	bl	80006ac <bin2hex>
	return 1;
}
 80006a2:	2001      	movs	r0, #1
 80006a4:	bd70      	pop	{r4, r5, r6, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	20000030 	.word	0x20000030

080006ac <bin2hex>:
	return ((c>=_T('0') && c<=_T('9')) ||
		(((c>=_T('a') && c<=_T('f'))) ||
			((c>=_T('A') && c<=_T('F')))));
}

unsigned char *bin2hex(unsigned char *bin, unsigned char *hex, int len) {
 80006ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ae:	468c      	mov	ip, r1
	int i;
	for(i = 0; i < len; i++) {
 80006b0:	2a00      	cmp	r2, #0
 80006b2:	dd1c      	ble.n	80006ee <bin2hex+0x42>
 80006b4:	000c      	movs	r4, r1
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	4494      	add	ip, r2
 80006ba:	4661      	mov	r1, ip
		unsigned char byte = *bin++;
		unsigned char hbyte = (byte & 0xF0) >> 4;
		unsigned char lbyte = byte & 0xF;
 80006bc:	270f      	movs	r7, #15
 80006be:	e004      	b.n	80006ca <bin2hex+0x1e>
		*hex++ = byte2hex(hbyte);
		*hex++ = byte2hex(lbyte);
 80006c0:	7072      	strb	r2, [r6, #1]
 80006c2:	3001      	adds	r0, #1
 80006c4:	3402      	adds	r4, #2
	for(i = 0; i < len; i++) {
 80006c6:	428c      	cmp	r4, r1
 80006c8:	d011      	beq.n	80006ee <bin2hex+0x42>
		unsigned char byte = *bin++;
 80006ca:	7803      	ldrb	r3, [r0, #0]
		unsigned char hbyte = (byte & 0xF0) >> 4;
 80006cc:	091a      	lsrs	r2, r3, #4
		unsigned char lbyte = byte & 0xF;
 80006ce:	403b      	ands	r3, r7
	return ((c<10) ? (c)+_T('0') : (c)-10+_T('a'));
 80006d0:	0015      	movs	r5, r2
 80006d2:	3557      	adds	r5, #87	; 0x57
 80006d4:	2a09      	cmp	r2, #9
 80006d6:	d801      	bhi.n	80006dc <bin2hex+0x30>
 80006d8:	3230      	adds	r2, #48	; 0x30
 80006da:	0015      	movs	r5, r2
 80006dc:	0026      	movs	r6, r4
		*hex++ = byte2hex(hbyte);
 80006de:	7025      	strb	r5, [r4, #0]
	return ((c<10) ? (c)+_T('0') : (c)-10+_T('a'));
 80006e0:	001a      	movs	r2, r3
 80006e2:	3257      	adds	r2, #87	; 0x57
 80006e4:	2b09      	cmp	r3, #9
 80006e6:	d8eb      	bhi.n	80006c0 <bin2hex+0x14>
 80006e8:	3330      	adds	r3, #48	; 0x30
 80006ea:	001a      	movs	r2, r3
 80006ec:	e7e8      	b.n	80006c0 <bin2hex+0x14>
	}

	*hex++ = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	4662      	mov	r2, ip
 80006f2:	7013      	strb	r3, [r2, #0]
 80006f4:	1c50      	adds	r0, r2, #1

	return hex;
}
 80006f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080006f8 <hex2bin>:

unsigned char* hex2bin(char *hex, unsigned char *bin, int iLen, int *oLen) {
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	46de      	mov	lr, fp
 80006fc:	4657      	mov	r7, sl
 80006fe:	464e      	mov	r6, r9
 8000700:	4645      	mov	r5, r8
 8000702:	b5e0      	push	{r5, r6, r7, lr}
 8000704:	b083      	sub	sp, #12
 8000706:	0007      	movs	r7, r0
 8000708:	9101      	str	r1, [sp, #4]
 800070a:	1e15      	subs	r5, r2, #0
 800070c:	4698      	mov	r8, r3
	int bLen;
	int i;

	iLen = (iLen <= 0) ? strlen(hex) : iLen;
 800070e:	dd1f      	ble.n	8000750 <hex2bin+0x58>

	if(strncmp(hex, "0x", 2) == 0) {
 8000710:	2202      	movs	r2, #2
 8000712:	4947      	ldr	r1, [pc, #284]	; (8000830 <hex2bin+0x138>)
 8000714:	0038      	movs	r0, r7
 8000716:	f004 f8d8 	bl	80048ca <strncmp>
 800071a:	2800      	cmp	r0, #0
 800071c:	d101      	bne.n	8000722 <hex2bin+0x2a>
		/* hex string has 0x prefix */
		hex = hex + 2;
 800071e:	3702      	adds	r7, #2
		iLen -= 2;
 8000720:	3d02      	subs	r5, #2
	}

	if(iLen%2 != 0) {
 8000722:	07eb      	lsls	r3, r5, #31
 8000724:	d44e      	bmi.n	80007c4 <hex2bin+0xcc>
		/* hex string is not a multiple of 2 in length */
		return NULL;
	}

	bLen = iLen / 2;
 8000726:	0fe8      	lsrs	r0, r5, #31
 8000728:	1945      	adds	r5, r0, r5
 800072a:	106d      	asrs	r5, r5, #1
	memset(bin,0,bLen);
 800072c:	002a      	movs	r2, r5
 800072e:	2100      	movs	r1, #0
 8000730:	9c01      	ldr	r4, [sp, #4]
 8000732:	0020      	movs	r0, r4
 8000734:	f004 f8c1 	bl	80048ba <memset>

	for(i = 0; i < bLen; i++) {
 8000738:	2d00      	cmp	r5, #0
 800073a:	dd3c      	ble.n	80007b6 <hex2bin+0xbe>
 800073c:	0039      	movs	r1, r7
 800073e:	46ac      	mov	ip, r5
 8000740:	46a1      	mov	r9, r4
 8000742:	44cc      	add	ip, r9
 8000744:	0020      	movs	r0, r4
 8000746:	2300      	movs	r3, #0
 8000748:	9300      	str	r3, [sp, #0]
		char hbyte = *hex++;
		char lbyte = *hex++;

		if(!is_hex(hbyte) || !is_hex(lbyte)) {
 800074a:	3320      	adds	r3, #32
 800074c:	4699      	mov	r9, r3
 800074e:	e053      	b.n	80007f8 <hex2bin+0x100>
	iLen = (iLen <= 0) ? strlen(hex) : iLen;
 8000750:	f7ff fcda 	bl	8000108 <strlen>
 8000754:	0005      	movs	r5, r0
 8000756:	e7db      	b.n	8000710 <hex2bin+0x18>
		if(!is_hex(hbyte) || !is_hex(lbyte)) {
 8000758:	003c      	movs	r4, r7
 800075a:	464a      	mov	r2, r9
 800075c:	4394      	bics	r4, r2
 800075e:	46a3      	mov	fp, r4
 8000760:	2241      	movs	r2, #65	; 0x41
 8000762:	4252      	negs	r2, r2
 8000764:	4692      	mov	sl, r2
 8000766:	44d3      	add	fp, sl
 8000768:	465a      	mov	r2, fp
 800076a:	2a05      	cmp	r2, #5
 800076c:	d901      	bls.n	8000772 <hex2bin+0x7a>
			/* invalid character */
			return NULL;
 800076e:	2000      	movs	r0, #0
 8000770:	e050      	b.n	8000814 <hex2bin+0x11c>
		}
		*bin++ = (unsigned char) (hex2byte(hbyte)<<4 | hex2byte(lbyte));
 8000772:	3001      	adds	r0, #1
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 8000774:	2b09      	cmp	r3, #9
 8000776:	d92d      	bls.n	80007d4 <hex2bin+0xdc>
 8000778:	0033      	movs	r3, r6
 800077a:	3b41      	subs	r3, #65	; 0x41
 800077c:	2b05      	cmp	r3, #5
 800077e:	d801      	bhi.n	8000784 <hex2bin+0x8c>
		(c>=_T('A') && c<=_T('F')) ? (c)-_T('A')+10 :
 8000780:	330a      	adds	r3, #10
 8000782:	e029      	b.n	80007d8 <hex2bin+0xe0>
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 8000784:	2300      	movs	r3, #0
 8000786:	2261      	movs	r2, #97	; 0x61
 8000788:	4252      	negs	r2, r2
 800078a:	4693      	mov	fp, r2
 800078c:	44b3      	add	fp, r6
 800078e:	465a      	mov	r2, fp
 8000790:	2a05      	cmp	r2, #5
 8000792:	d821      	bhi.n	80007d8 <hex2bin+0xe0>
		(c>=_T('a') && c<=_T('f')) ? (c)-_T('a')+10 : 0;
 8000794:	0033      	movs	r3, r6
 8000796:	3b57      	subs	r3, #87	; 0x57
 8000798:	e01e      	b.n	80007d8 <hex2bin+0xe0>
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 800079a:	003d      	movs	r5, r7
 800079c:	3d41      	subs	r5, #65	; 0x41
 800079e:	2d05      	cmp	r5, #5
 80007a0:	d801      	bhi.n	80007a6 <hex2bin+0xae>
		(c>=_T('A') && c<=_T('F')) ? (c)-_T('A')+10 :
 80007a2:	350a      	adds	r5, #10
 80007a4:	e01e      	b.n	80007e4 <hex2bin+0xec>
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 80007a6:	2500      	movs	r5, #0
 80007a8:	003e      	movs	r6, r7
 80007aa:	3e61      	subs	r6, #97	; 0x61
 80007ac:	2e05      	cmp	r6, #5
 80007ae:	d819      	bhi.n	80007e4 <hex2bin+0xec>
		(c>=_T('a') && c<=_T('f')) ? (c)-_T('a')+10 : 0;
 80007b0:	003d      	movs	r5, r7
 80007b2:	3d57      	subs	r5, #87	; 0x57
 80007b4:	e016      	b.n	80007e4 <hex2bin+0xec>
	for(i = 0; i < bLen; i++) {
 80007b6:	9801      	ldr	r0, [sp, #4]
 80007b8:	2300      	movs	r3, #0
 80007ba:	9300      	str	r3, [sp, #0]
	}

	*oLen = i;
 80007bc:	4643      	mov	r3, r8
 80007be:	9a00      	ldr	r2, [sp, #0]
 80007c0:	601a      	str	r2, [r3, #0]

	return bin;
 80007c2:	e027      	b.n	8000814 <hex2bin+0x11c>
		return NULL;
 80007c4:	2000      	movs	r0, #0
 80007c6:	e025      	b.n	8000814 <hex2bin+0x11c>
	return ((c>=_T('0') && c<=_T('9')) ||
 80007c8:	003d      	movs	r5, r7
 80007ca:	3d30      	subs	r5, #48	; 0x30
 80007cc:	b2ed      	uxtb	r5, r5
 80007ce:	2d09      	cmp	r5, #9
 80007d0:	d8c2      	bhi.n	8000758 <hex2bin+0x60>
		*bin++ = (unsigned char) (hex2byte(hbyte)<<4 | hex2byte(lbyte));
 80007d2:	3001      	adds	r0, #1
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 80007d4:	0033      	movs	r3, r6
 80007d6:	3b30      	subs	r3, #48	; 0x30
		*bin++ = (unsigned char) (hex2byte(hbyte)<<4 | hex2byte(lbyte));
 80007d8:	011b      	lsls	r3, r3, #4
 80007da:	b25b      	sxtb	r3, r3
	return (c>=_T('0') && c<=_T('9')) ? (c)-_T('0') :
 80007dc:	2d09      	cmp	r5, #9
 80007de:	d8dc      	bhi.n	800079a <hex2bin+0xa2>
 80007e0:	003d      	movs	r5, r7
 80007e2:	3d30      	subs	r5, #48	; 0x30
		*bin++ = (unsigned char) (hex2byte(hbyte)<<4 | hex2byte(lbyte));
 80007e4:	432b      	orrs	r3, r5
 80007e6:	9c01      	ldr	r4, [sp, #4]
 80007e8:	9a00      	ldr	r2, [sp, #0]
 80007ea:	54a3      	strb	r3, [r4, r2]
	for(i = 0; i < bLen; i++) {
 80007ec:	0013      	movs	r3, r2
 80007ee:	3301      	adds	r3, #1
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	3102      	adds	r1, #2
 80007f4:	4584      	cmp	ip, r0
 80007f6:	d0e1      	beq.n	80007bc <hex2bin+0xc4>
		char hbyte = *hex++;
 80007f8:	780e      	ldrb	r6, [r1, #0]
		char lbyte = *hex++;
 80007fa:	784f      	ldrb	r7, [r1, #1]
	return ((c>=_T('0') && c<=_T('9')) ||
 80007fc:	0033      	movs	r3, r6
 80007fe:	3b30      	subs	r3, #48	; 0x30
 8000800:	b2db      	uxtb	r3, r3
 8000802:	2b09      	cmp	r3, #9
 8000804:	d9e0      	bls.n	80007c8 <hex2bin+0xd0>
		if(!is_hex(hbyte) || !is_hex(lbyte)) {
 8000806:	0035      	movs	r5, r6
 8000808:	464c      	mov	r4, r9
 800080a:	43a5      	bics	r5, r4
 800080c:	3d41      	subs	r5, #65	; 0x41
 800080e:	2d05      	cmp	r5, #5
 8000810:	d907      	bls.n	8000822 <hex2bin+0x12a>
			return NULL;
 8000812:	2000      	movs	r0, #0
}
 8000814:	b003      	add	sp, #12
 8000816:	bc3c      	pop	{r2, r3, r4, r5}
 8000818:	4690      	mov	r8, r2
 800081a:	4699      	mov	r9, r3
 800081c:	46a2      	mov	sl, r4
 800081e:	46ab      	mov	fp, r5
 8000820:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return ((c>=_T('0') && c<=_T('9')) ||
 8000822:	003d      	movs	r5, r7
 8000824:	3d30      	subs	r5, #48	; 0x30
 8000826:	b2ed      	uxtb	r5, r5
 8000828:	2d09      	cmp	r5, #9
 800082a:	d895      	bhi.n	8000758 <hex2bin+0x60>
		*bin++ = (unsigned char) (hex2byte(hbyte)<<4 | hex2byte(lbyte));
 800082c:	3001      	adds	r0, #1
 800082e:	e7a3      	b.n	8000778 <hex2bin+0x80>
 8000830:	0800494c 	.word	0x0800494c

08000834 <default_CSPRNG>:
	}
	/* USER CODE END 5 */
}

int default_CSPRNG(uint8_t *dest, unsigned int size)
{
 8000834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000836:	b083      	sub	sp, #12
 8000838:	0005      	movs	r5, r0
	uint32_t num = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	9301      	str	r3, [sp, #4]
	uint32_t remaining_bytes = size;
	uint32_t idx = 0;

	while(remaining_bytes > 0)
 800083e:	2900      	cmp	r1, #0
 8000840:	d017      	beq.n	8000872 <default_CSPRNG+0x3e>
 8000842:	000c      	movs	r4, r1
 8000844:	2600      	movs	r6, #0
	{
		HAL_RNG_GenerateRandomNumber(&hrng, &num);
 8000846:	4f0c      	ldr	r7, [pc, #48]	; (8000878 <default_CSPRNG+0x44>)
 8000848:	a901      	add	r1, sp, #4
 800084a:	0038      	movs	r0, r7
 800084c:	f001 fe67 	bl	800251e <HAL_RNG_GenerateRandomNumber>

		if(remaining_bytes >=4)
 8000850:	2c03      	cmp	r4, #3
 8000852:	d909      	bls.n	8000868 <default_CSPRNG+0x34>
		{
			memcpy(dest+idx, &num, 4);
 8000854:	19a8      	adds	r0, r5, r6
 8000856:	2204      	movs	r2, #4
 8000858:	a901      	add	r1, sp, #4
 800085a:	f004 f825 	bl	80048a8 <memcpy>
			remaining_bytes -= 4;
 800085e:	3c04      	subs	r4, #4
			idx +=4;
 8000860:	3604      	adds	r6, #4
	while(remaining_bytes > 0)
 8000862:	2c00      	cmp	r4, #0
 8000864:	d1f0      	bne.n	8000848 <default_CSPRNG+0x14>
 8000866:	e004      	b.n	8000872 <default_CSPRNG+0x3e>
		}else
		{
			memcpy(dest+idx, &num, remaining_bytes);
 8000868:	19a8      	adds	r0, r5, r6
 800086a:	0022      	movs	r2, r4
 800086c:	a901      	add	r1, sp, #4
 800086e:	f004 f81b 	bl	80048a8 <memcpy>
			remaining_bytes = 0;
			idx += remaining_bytes;
		}
	}
	return 1;
}
 8000872:	2001      	movs	r0, #1
 8000874:	b003      	add	sp, #12
 8000876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000878:	20000f84 	.word	0x20000f84

0800087c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800087c:	b570      	push	{r4, r5, r6, lr}
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2110      	movs	r1, #16
 8000882:	4811      	ldr	r0, [pc, #68]	; (80008c8 <Error_Handler+0x4c>)
 8000884:	f000 ff90 	bl	80017a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2120      	movs	r1, #32
 800088c:	20a0      	movs	r0, #160	; 0xa0
 800088e:	05c0      	lsls	r0, r0, #23
 8000890:	f000 ff8a 	bl	80017a8 <HAL_GPIO_WritePin>
	while(1)
	{
		const GPIO_PinState state = HAL_GPIO_ReadPin(LD_R_GPIO_Port, LD_R_Pin);
 8000894:	24a0      	movs	r4, #160	; 0xa0
 8000896:	05e4      	lsls	r4, r4, #23
			HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_SET);
		}else
		{
			HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
		}
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000898:	25fa      	movs	r5, #250	; 0xfa
 800089a:	00ad      	lsls	r5, r5, #2
 800089c:	e007      	b.n	80008ae <Error_Handler+0x32>
			HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2120      	movs	r1, #32
 80008a2:	0020      	movs	r0, r4
 80008a4:	f000 ff80 	bl	80017a8 <HAL_GPIO_WritePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 80008a8:	0028      	movs	r0, r5
 80008aa:	f003 ff39 	bl	8004720 <vTaskDelay>
		const GPIO_PinState state = HAL_GPIO_ReadPin(LD_R_GPIO_Port, LD_R_Pin);
 80008ae:	2120      	movs	r1, #32
 80008b0:	0020      	movs	r0, r4
 80008b2:	f000 ff73 	bl	800179c <HAL_GPIO_ReadPin>
		if(state == GPIO_PIN_RESET)
 80008b6:	2800      	cmp	r0, #0
 80008b8:	d1f1      	bne.n	800089e <Error_Handler+0x22>
			HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_SET);
 80008ba:	2201      	movs	r2, #1
 80008bc:	2120      	movs	r1, #32
 80008be:	0020      	movs	r0, r4
 80008c0:	f000 ff72 	bl	80017a8 <HAL_GPIO_WritePin>
 80008c4:	e7f0      	b.n	80008a8 <Error_Handler+0x2c>
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	50000400 	.word	0x50000400

080008cc <StartDefaultTask>:
{
 80008cc:	b570      	push	{r4, r5, r6, lr}
 80008ce:	b0be      	sub	sp, #248	; 0xf8
	uECC_set_rng(&default_CSPRNG);
 80008d0:	4824      	ldr	r0, [pc, #144]	; (8000964 <StartDefaultTask+0x98>)
 80008d2:	f002 fafd 	bl	8002ed0 <uECC_set_rng>
	g_curve = uECC_secp256k1();
 80008d6:	f002 fe95 	bl	8003604 <uECC_secp256k1>
 80008da:	4c23      	ldr	r4, [pc, #140]	; (8000968 <StartDefaultTask+0x9c>)
 80008dc:	6020      	str	r0, [r4, #0]
	int len = 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	9325      	str	r3, [sp, #148]	; 0x94
	hex2bin(PRV_KEY, prv_bytes, 0, &len);
 80008e2:	ab25      	add	r3, sp, #148	; 0x94
 80008e4:	2200      	movs	r2, #0
 80008e6:	a926      	add	r1, sp, #152	; 0x98
 80008e8:	4820      	ldr	r0, [pc, #128]	; (800096c <StartDefaultTask+0xa0>)
 80008ea:	f7ff ff05 	bl	80006f8 <hex2bin>
	if(!uECC_compute_public_key(prv_bytes, pub_bytes, g_curve))
 80008ee:	6822      	ldr	r2, [r4, #0]
 80008f0:	a92e      	add	r1, sp, #184	; 0xb8
 80008f2:	a826      	add	r0, sp, #152	; 0x98
 80008f4:	f003 f900 	bl	8003af8 <uECC_compute_public_key>
 80008f8:	2800      	cmp	r0, #0
 80008fa:	d101      	bne.n	8000900 <StartDefaultTask+0x34>
		Error_Handler();
 80008fc:	f7ff ffbe 	bl	800087c <Error_Handler>
	uint8_t addr_str[43] = {0};
 8000900:	222b      	movs	r2, #43	; 0x2b
 8000902:	2100      	movs	r1, #0
 8000904:	a81a      	add	r0, sp, #104	; 0x68
 8000906:	f003 ffd8 	bl	80048ba <memset>
	ethAddrFromPubkey(pub_bytes, addr_str);
 800090a:	a91a      	add	r1, sp, #104	; 0x68
 800090c:	a82e      	add	r0, sp, #184	; 0xb8
 800090e:	f7ff fead 	bl	800066c <ethAddrFromPubkey>
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8000912:	4d17      	ldr	r5, [pc, #92]	; (8000970 <StartDefaultTask+0xa4>)
		HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8000914:	24a0      	movs	r4, #160	; 0xa0
 8000916:	05e4      	lsls	r4, r4, #23
		if(!uECC_sign(prv_bytes, hash, sizeof(hash), sig, g_curve ))
 8000918:	4e13      	ldr	r6, [pc, #76]	; (8000968 <StartDefaultTask+0x9c>)
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	2110      	movs	r1, #16
 800091e:	0028      	movs	r0, r5
 8000920:	f000 ff42 	bl	80017a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	2120      	movs	r1, #32
 8000928:	0020      	movs	r0, r4
 800092a:	f000 ff3d 	bl	80017a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_SET);
 800092e:	2201      	movs	r2, #1
 8000930:	2120      	movs	r1, #32
 8000932:	0020      	movs	r0, r4
 8000934:	f000 ff38 	bl	80017a8 <HAL_GPIO_WritePin>
		if(!uECC_sign(prv_bytes, hash, sizeof(hash), sig, g_curve ))
 8000938:	6833      	ldr	r3, [r6, #0]
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	ab02      	add	r3, sp, #8
 800093e:	2220      	movs	r2, #32
 8000940:	a912      	add	r1, sp, #72	; 0x48
 8000942:	a826      	add	r0, sp, #152	; 0x98
 8000944:	f003 fa23 	bl	8003d8e <uECC_sign>
 8000948:	2800      	cmp	r0, #0
 800094a:	d009      	beq.n	8000960 <StartDefaultTask+0x94>
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_SET);
 800094c:	2201      	movs	r2, #1
 800094e:	2110      	movs	r1, #16
 8000950:	0028      	movs	r0, r5
 8000952:	f000 ff29 	bl	80017a8 <HAL_GPIO_WritePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8000956:	20fa      	movs	r0, #250	; 0xfa
 8000958:	0040      	lsls	r0, r0, #1
 800095a:	f003 fee1 	bl	8004720 <vTaskDelay>
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 800095e:	e7dc      	b.n	800091a <StartDefaultTask+0x4e>
			Error_Handler();
 8000960:	f7ff ff8c 	bl	800087c <Error_Handler>
 8000964:	08000835 	.word	0x08000835
 8000968:	20000efc 	.word	0x20000efc
 800096c:	08004908 	.word	0x08004908
 8000970:	50000400 	.word	0x50000400

08000974 <SystemClock_Config>:
{
 8000974:	b500      	push	{lr}
 8000976:	b09d      	sub	sp, #116	; 0x74
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000978:	2238      	movs	r2, #56	; 0x38
 800097a:	2100      	movs	r1, #0
 800097c:	a80e      	add	r0, sp, #56	; 0x38
 800097e:	f003 ff9c 	bl	80048ba <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000982:	2214      	movs	r2, #20
 8000984:	2100      	movs	r1, #0
 8000986:	a809      	add	r0, sp, #36	; 0x24
 8000988:	f003 ff97 	bl	80048ba <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800098c:	2224      	movs	r2, #36	; 0x24
 800098e:	2100      	movs	r1, #0
 8000990:	4668      	mov	r0, sp
 8000992:	f003 ff92 	bl	80048ba <memset>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000996:	4921      	ldr	r1, [pc, #132]	; (8000a1c <SystemClock_Config+0xa8>)
 8000998:	680b      	ldr	r3, [r1, #0]
 800099a:	4a21      	ldr	r2, [pc, #132]	; (8000a20 <SystemClock_Config+0xac>)
 800099c:	401a      	ands	r2, r3
 800099e:	2380      	movs	r3, #128	; 0x80
 80009a0:	011b      	lsls	r3, r3, #4
 80009a2:	4313      	orrs	r3, r2
 80009a4:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 80009a6:	2321      	movs	r3, #33	; 0x21
 80009a8:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009aa:	23a0      	movs	r3, #160	; 0xa0
 80009ac:	02db      	lsls	r3, r3, #11
 80009ae:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80009b0:	2301      	movs	r3, #1
 80009b2:	9314      	str	r3, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b4:	3301      	adds	r3, #1
 80009b6:	9318      	str	r3, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	025b      	lsls	r3, r3, #9
 80009bc:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	035b      	lsls	r3, r3, #13
 80009c2:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	041b      	lsls	r3, r3, #16
 80009c8:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ca:	a80e      	add	r0, sp, #56	; 0x38
 80009cc:	f001 f890 	bl	8001af0 <HAL_RCC_OscConfig>
 80009d0:	2800      	cmp	r0, #0
 80009d2:	d11c      	bne.n	8000a0e <SystemClock_Config+0x9a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d4:	230f      	movs	r3, #15
 80009d6:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d8:	3b0c      	subs	r3, #12
 80009da:	930a      	str	r3, [sp, #40]	; 0x28
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e0:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e2:	930d      	str	r3, [sp, #52]	; 0x34
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009e4:	2101      	movs	r1, #1
 80009e6:	a809      	add	r0, sp, #36	; 0x24
 80009e8:	f001 fb6a 	bl	80020c0 <HAL_RCC_ClockConfig>
 80009ec:	2800      	cmp	r0, #0
 80009ee:	d110      	bne.n	8000a12 <SystemClock_Config+0x9e>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80009f0:	2349      	movs	r3, #73	; 0x49
 80009f2:	9300      	str	r3, [sp, #0]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009f4:	2300      	movs	r3, #0
 80009f6:	9303      	str	r3, [sp, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80009f8:	9306      	str	r3, [sp, #24]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80009fa:	2380      	movs	r3, #128	; 0x80
 80009fc:	04db      	lsls	r3, r3, #19
 80009fe:	9308      	str	r3, [sp, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a00:	4668      	mov	r0, sp
 8000a02:	f001 fc5f 	bl	80022c4 <HAL_RCCEx_PeriphCLKConfig>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	d105      	bne.n	8000a16 <SystemClock_Config+0xa2>
}
 8000a0a:	b01d      	add	sp, #116	; 0x74
 8000a0c:	bd00      	pop	{pc}
		Error_Handler();
 8000a0e:	f7ff ff35 	bl	800087c <Error_Handler>
		Error_Handler();
 8000a12:	f7ff ff33 	bl	800087c <Error_Handler>
		Error_Handler();
 8000a16:	f7ff ff31 	bl	800087c <Error_Handler>
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	40007000 	.word	0x40007000
 8000a20:	ffffe7ff 	.word	0xffffe7ff

08000a24 <main>:
{
 8000a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a26:	b08d      	sub	sp, #52	; 0x34
	HAL_Init();
 8000a28:	f000 fd66 	bl	80014f8 <HAL_Init>
	SystemClock_Config();
 8000a2c:	f7ff ffa2 	bl	8000974 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	2214      	movs	r2, #20
 8000a32:	2100      	movs	r1, #0
 8000a34:	a807      	add	r0, sp, #28
 8000a36:	f003 ff40 	bl	80048ba <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b8e      	ldr	r3, [pc, #568]	; (8000c74 <main+0x250>)
 8000a3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a3e:	2204      	movs	r2, #4
 8000a40:	4311      	orrs	r1, r2
 8000a42:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000a44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a46:	400a      	ands	r2, r1
 8000a48:	9203      	str	r2, [sp, #12]
 8000a4a:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a4e:	2280      	movs	r2, #128	; 0x80
 8000a50:	4311      	orrs	r1, r2
 8000a52:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000a54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a56:	400a      	ands	r2, r1
 8000a58:	9204      	str	r2, [sp, #16]
 8000a5a:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a5e:	2501      	movs	r5, #1
 8000a60:	432a      	orrs	r2, r5
 8000a62:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a66:	402a      	ands	r2, r5
 8000a68:	9205      	str	r2, [sp, #20]
 8000a6a:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a6e:	2202      	movs	r2, #2
 8000a70:	4311      	orrs	r1, r2
 8000a72:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a76:	401a      	ands	r2, r3
 8000a78:	9206      	str	r2, [sp, #24]
 8000a7a:	9b06      	ldr	r3, [sp, #24]
	HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8000a7c:	26a0      	movs	r6, #160	; 0xa0
 8000a7e:	05f6      	lsls	r6, r6, #23
 8000a80:	2200      	movs	r2, #0
 8000a82:	2120      	movs	r1, #32
 8000a84:	0030      	movs	r0, r6
 8000a86:	f000 fe8f 	bl	80017a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 8000a8a:	4f7b      	ldr	r7, [pc, #492]	; (8000c78 <main+0x254>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	0039      	movs	r1, r7
 8000a90:	487a      	ldr	r0, [pc, #488]	; (8000c7c <main+0x258>)
 8000a92:	f000 fe89 	bl	80017a8 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000a96:	2380      	movs	r3, #128	; 0x80
 8000a98:	019b      	lsls	r3, r3, #6
 8000a9a:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a9c:	4b78      	ldr	r3, [pc, #480]	; (8000c80 <main+0x25c>)
 8000a9e:	9308      	str	r3, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000aa4:	a907      	add	r1, sp, #28
 8000aa6:	4877      	ldr	r0, [pc, #476]	; (8000c84 <main+0x260>)
 8000aa8:	f000 fd98 	bl	80015dc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	9507      	str	r5, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000aae:	4b76      	ldr	r3, [pc, #472]	; (8000c88 <main+0x264>)
 8000ab0:	9308      	str	r3, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	a907      	add	r1, sp, #28
 8000ab6:	0030      	movs	r0, r6
 8000ab8:	f000 fd90 	bl	80015dc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 8000abc:	2381      	movs	r3, #129	; 0x81
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac2:	9408      	str	r4, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	a907      	add	r1, sp, #28
 8000ac8:	0030      	movs	r0, r6
 8000aca:	f000 fd87 	bl	80015dc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LD_R_Pin;
 8000ace:	2320      	movs	r3, #32
 8000ad0:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	9508      	str	r5, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	9409      	str	r4, [sp, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	940a      	str	r4, [sp, #40]	; 0x28
	HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	a907      	add	r1, sp, #28
 8000ada:	0030      	movs	r0, r6
 8000adc:	f000 fd7e 	bl	80015dc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8000ae0:	9707      	str	r7, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	9508      	str	r5, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	9409      	str	r4, [sp, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	940a      	str	r4, [sp, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae8:	a907      	add	r1, sp, #28
 8000aea:	4864      	ldr	r0, [pc, #400]	; (8000c7c <main+0x258>)
 8000aec:	f000 fd76 	bl	80015dc <HAL_GPIO_Init>
	hi2c1.Instance = I2C1;
 8000af0:	4866      	ldr	r0, [pc, #408]	; (8000c8c <main+0x268>)
 8000af2:	4b67      	ldr	r3, [pc, #412]	; (8000c90 <main+0x26c>)
 8000af4:	6003      	str	r3, [r0, #0]
	hi2c1.Init.Timing = 0x00000708;
 8000af6:	23e1      	movs	r3, #225	; 0xe1
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	6043      	str	r3, [r0, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000afc:	6084      	str	r4, [r0, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000afe:	60c5      	str	r5, [r0, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b00:	6104      	str	r4, [r0, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000b02:	6144      	str	r4, [r0, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b04:	6184      	str	r4, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b06:	61c4      	str	r4, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b08:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b0a:	f000 fe53 	bl	80017b4 <HAL_I2C_Init>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d000      	beq.n	8000b14 <main+0xf0>
 8000b12:	e097      	b.n	8000c44 <main+0x220>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b14:	2100      	movs	r1, #0
 8000b16:	485d      	ldr	r0, [pc, #372]	; (8000c8c <main+0x268>)
 8000b18:	f000 feb2 	bl	8001880 <HAL_I2CEx_ConfigAnalogFilter>
 8000b1c:	2800      	cmp	r0, #0
 8000b1e:	d000      	beq.n	8000b22 <main+0xfe>
 8000b20:	e092      	b.n	8000c48 <main+0x224>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4859      	ldr	r0, [pc, #356]	; (8000c8c <main+0x268>)
 8000b26:	f000 fed7 	bl	80018d8 <HAL_I2CEx_ConfigDigitalFilter>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d000      	beq.n	8000b30 <main+0x10c>
 8000b2e:	e08d      	b.n	8000c4c <main+0x228>
	hspi1.Instance = SPI1;
 8000b30:	4858      	ldr	r0, [pc, #352]	; (8000c94 <main+0x270>)
 8000b32:	4b59      	ldr	r3, [pc, #356]	; (8000c98 <main+0x274>)
 8000b34:	6003      	str	r3, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b36:	2382      	movs	r3, #130	; 0x82
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	6043      	str	r3, [r0, #4]
	hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	021b      	lsls	r3, r3, #8
 8000b40:	6083      	str	r3, [r0, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b42:	2300      	movs	r3, #0
 8000b44:	60c3      	str	r3, [r0, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b46:	6103      	str	r3, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b48:	6143      	str	r3, [r0, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000b4a:	6183      	str	r3, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b4c:	61c3      	str	r3, [r0, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b4e:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b50:	6243      	str	r3, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b52:	6283      	str	r3, [r0, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000b54:	3307      	adds	r3, #7
 8000b56:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b58:	f001 fd12 	bl	8002580 <HAL_SPI_Init>
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	d177      	bne.n	8000c50 <main+0x22c>
	hspi2.Instance = SPI2;
 8000b60:	484e      	ldr	r0, [pc, #312]	; (8000c9c <main+0x278>)
 8000b62:	4b4f      	ldr	r3, [pc, #316]	; (8000ca0 <main+0x27c>)
 8000b64:	6003      	str	r3, [r0, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b66:	2382      	movs	r3, #130	; 0x82
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	6043      	str	r3, [r0, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	6083      	str	r3, [r0, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b70:	60c3      	str	r3, [r0, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b72:	6103      	str	r3, [r0, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b74:	6143      	str	r3, [r0, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000b76:	6183      	str	r3, [r0, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b78:	61c3      	str	r3, [r0, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b7a:	6203      	str	r3, [r0, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b7c:	6243      	str	r3, [r0, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7e:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000b80:	3307      	adds	r3, #7
 8000b82:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b84:	f001 fcfc 	bl	8002580 <HAL_SPI_Init>
 8000b88:	2800      	cmp	r0, #0
 8000b8a:	d163      	bne.n	8000c54 <main+0x230>
	htsc.Instance = TSC;
 8000b8c:	4845      	ldr	r0, [pc, #276]	; (8000ca4 <main+0x280>)
 8000b8e:	4b46      	ldr	r3, [pc, #280]	; (8000ca8 <main+0x284>)
 8000b90:	6003      	str	r3, [r0, #0]
	htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000b92:	2380      	movs	r3, #128	; 0x80
 8000b94:	055b      	lsls	r3, r3, #21
 8000b96:	6043      	str	r3, [r0, #4]
	htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000b98:	2380      	movs	r3, #128	; 0x80
 8000b9a:	045b      	lsls	r3, r3, #17
 8000b9c:	6083      	str	r3, [r0, #8]
	htsc.Init.SpreadSpectrum = DISABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60c3      	str	r3, [r0, #12]
	htsc.Init.SpreadSpectrumDeviation = 1;
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	6102      	str	r2, [r0, #16]
	htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000ba6:	6143      	str	r3, [r0, #20]
	htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000ba8:	2280      	movs	r2, #128	; 0x80
 8000baa:	0192      	lsls	r2, r2, #6
 8000bac:	6182      	str	r2, [r0, #24]
	htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000bae:	22a0      	movs	r2, #160	; 0xa0
 8000bb0:	61c2      	str	r2, [r0, #28]
	htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000bb2:	6203      	str	r3, [r0, #32]
	htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000bb4:	6243      	str	r3, [r0, #36]	; 0x24
	htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000bb6:	6283      	str	r3, [r0, #40]	; 0x28
	htsc.Init.MaxCountInterrupt = DISABLE;
 8000bb8:	62c3      	str	r3, [r0, #44]	; 0x2c
	htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000bba:	32a5      	adds	r2, #165	; 0xa5
 8000bbc:	32ff      	adds	r2, #255	; 0xff
 8000bbe:	6302      	str	r2, [r0, #48]	; 0x30
	htsc.Init.ShieldIOs = 0;
 8000bc0:	6343      	str	r3, [r0, #52]	; 0x34
	htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000bc2:	2391      	movs	r3, #145	; 0x91
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	6383      	str	r3, [r0, #56]	; 0x38
	if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000bc8:	f001 fd32 	bl	8002630 <HAL_TSC_Init>
 8000bcc:	2800      	cmp	r0, #0
 8000bce:	d143      	bne.n	8000c58 <main+0x234>
	huart1.Instance = USART1;
 8000bd0:	4836      	ldr	r0, [pc, #216]	; (8000cac <main+0x288>)
 8000bd2:	4b37      	ldr	r3, [pc, #220]	; (8000cb0 <main+0x28c>)
 8000bd4:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 115200;
 8000bd6:	23e1      	movs	r3, #225	; 0xe1
 8000bd8:	025b      	lsls	r3, r3, #9
 8000bda:	6043      	str	r3, [r0, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	6083      	str	r3, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000be0:	60c3      	str	r3, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000be2:	6103      	str	r3, [r0, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000be4:	220c      	movs	r2, #12
 8000be6:	6142      	str	r2, [r0, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be8:	6183      	str	r3, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bea:	61c3      	str	r3, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bec:	6203      	str	r3, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bee:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bf0:	f001 fff8 	bl	8002be4 <HAL_UART_Init>
 8000bf4:	2800      	cmp	r0, #0
 8000bf6:	d131      	bne.n	8000c5c <main+0x238>
	hpcd_USB_FS.Instance = USB;
 8000bf8:	482e      	ldr	r0, [pc, #184]	; (8000cb4 <main+0x290>)
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <main+0x294>)
 8000bfc:	6003      	str	r3, [r0, #0]
	hpcd_USB_FS.Init.dev_endpoints = 8;
 8000bfe:	2308      	movs	r3, #8
 8000c00:	6043      	str	r3, [r0, #4]
	hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000c02:	2202      	movs	r2, #2
 8000c04:	6082      	str	r2, [r0, #8]
	hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60c3      	str	r3, [r0, #12]
	hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c0a:	6102      	str	r2, [r0, #16]
	hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000c0c:	6183      	str	r3, [r0, #24]
	hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000c0e:	61c3      	str	r3, [r0, #28]
	hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000c10:	6203      	str	r3, [r0, #32]
	if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000c12:	f000 fe8b 	bl	800192c <HAL_PCD_Init>
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d122      	bne.n	8000c60 <main+0x23c>
	hrng.Instance = RNG;
 8000c1a:	4828      	ldr	r0, [pc, #160]	; (8000cbc <main+0x298>)
 8000c1c:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <main+0x29c>)
 8000c1e:	6003      	str	r3, [r0, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000c20:	f001 fc64 	bl	80024ec <HAL_RNG_Init>
 8000c24:	2800      	cmp	r0, #0
 8000c26:	d11d      	bne.n	8000c64 <main+0x240>
	result =  xTaskCreate(StartDefaultTask, "start task", 512, NULL, 5, &g_taskHandle);
 8000c28:	4b26      	ldr	r3, [pc, #152]	; (8000cc4 <main+0x2a0>)
 8000c2a:	9301      	str	r3, [sp, #4]
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	2300      	movs	r3, #0
 8000c32:	2280      	movs	r2, #128	; 0x80
 8000c34:	0092      	lsls	r2, r2, #2
 8000c36:	4924      	ldr	r1, [pc, #144]	; (8000cc8 <main+0x2a4>)
 8000c38:	4824      	ldr	r0, [pc, #144]	; (8000ccc <main+0x2a8>)
 8000c3a:	f003 fb6b 	bl	8004314 <xTaskCreate>
	if(result != pdPASS)
 8000c3e:	2801      	cmp	r0, #1
 8000c40:	d012      	beq.n	8000c68 <main+0x244>
 8000c42:	e7fe      	b.n	8000c42 <main+0x21e>
		Error_Handler();
 8000c44:	f7ff fe1a 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c48:	f7ff fe18 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c4c:	f7ff fe16 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c50:	f7ff fe14 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c54:	f7ff fe12 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c58:	f7ff fe10 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c5c:	f7ff fe0e 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c60:	f7ff fe0c 	bl	800087c <Error_Handler>
		Error_Handler();
 8000c64:	f7ff fe0a 	bl	800087c <Error_Handler>
	vTaskStartScheduler();
 8000c68:	f003 fc28 	bl	80044bc <vTaskStartScheduler>
}
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	b00d      	add	sp, #52	; 0x34
 8000c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	40021000 	.word	0x40021000
 8000c78:	00000c14 	.word	0x00000c14
 8000c7c:	50000400 	.word	0x50000400
 8000c80:	10110000 	.word	0x10110000
 8000c84:	50000800 	.word	0x50000800
 8000c88:	10120000 	.word	0x10120000
 8000c8c:	20000eb0 	.word	0x20000eb0
 8000c90:	40005400 	.word	0x40005400
 8000c94:	20000f94 	.word	0x20000f94
 8000c98:	40013000 	.word	0x40013000
 8000c9c:	20000e58 	.word	0x20000e58
 8000ca0:	40003800 	.word	0x40003800
 8000ca4:	20001260 	.word	0x20001260
 8000ca8:	40024000 	.word	0x40024000
 8000cac:	20000f04 	.word	0x20000f04
 8000cb0:	40013800 	.word	0x40013800
 8000cb4:	20000fec 	.word	0x20000fec
 8000cb8:	40005c00 	.word	0x40005c00
 8000cbc:	20000f84 	.word	0x20000f84
 8000cc0:	40025000 	.word	0x40025000
 8000cc4:	20000f00 	.word	0x20000f00
 8000cc8:	08004950 	.word	0x08004950
 8000ccc:	080008cd 	.word	0x080008cd

08000cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <HAL_MspInit+0x24>)
 8000cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cdc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000cde:	2280      	movs	r2, #128	; 0x80
 8000ce0:	0552      	lsls	r2, r2, #21
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2103      	movs	r1, #3
 8000cea:	2002      	movs	r0, #2
 8000cec:	4240      	negs	r0, r0
 8000cee:	f000 fc25 	bl	800153c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf2:	bd10      	pop	{r4, pc}
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cf8:	b510      	push	{r4, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfe:	2214      	movs	r2, #20
 8000d00:	2100      	movs	r1, #0
 8000d02:	a801      	add	r0, sp, #4
 8000d04:	f003 fdd9 	bl	80048ba <memset>
  if(hi2c->Instance==I2C1)
 8000d08:	4b11      	ldr	r3, [pc, #68]	; (8000d50 <HAL_I2C_MspInit+0x58>)
 8000d0a:	6822      	ldr	r2, [r4, #0]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d001      	beq.n	8000d14 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d10:	b006      	add	sp, #24
 8000d12:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d14:	4c0f      	ldr	r4, [pc, #60]	; (8000d54 <HAL_I2C_MspInit+0x5c>)
 8000d16:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d18:	2302      	movs	r3, #2
 8000d1a:	431a      	orrs	r2, r3
 8000d1c:	62e2      	str	r2, [r4, #44]	; 0x2c
 8000d1e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d20:	4013      	ands	r3, r2
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 8000d26:	23c0      	movs	r3, #192	; 0xc0
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d2c:	2312      	movs	r3, #18
 8000d2e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d30:	3b11      	subs	r3, #17
 8000d32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	3302      	adds	r3, #2
 8000d36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d38:	3301      	adds	r3, #1
 8000d3a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3c:	a901      	add	r1, sp, #4
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <HAL_I2C_MspInit+0x60>)
 8000d40:	f000 fc4c 	bl	80015dc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d44:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000d46:	2380      	movs	r3, #128	; 0x80
 8000d48:	039b      	lsls	r3, r3, #14
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8000d4e:	e7df      	b.n	8000d10 <HAL_I2C_MspInit+0x18>
 8000d50:	40005400 	.word	0x40005400
 8000d54:	40021000 	.word	0x40021000
 8000d58:	50000400 	.word	0x50000400

08000d5c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000d5c:	b082      	sub	sp, #8

  if(hrng->Instance==RNG)
 8000d5e:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <HAL_RNG_MspInit+0x24>)
 8000d60:	6802      	ldr	r2, [r0, #0]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d001      	beq.n	8000d6a <HAL_RNG_MspInit+0xe>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000d66:	b002      	add	sp, #8
 8000d68:	4770      	bx	lr
    __HAL_RCC_RNG_CLK_ENABLE();
 8000d6a:	4a06      	ldr	r2, [pc, #24]	; (8000d84 <HAL_RNG_MspInit+0x28>)
 8000d6c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000d6e:	2080      	movs	r0, #128	; 0x80
 8000d70:	0340      	lsls	r0, r0, #13
 8000d72:	4301      	orrs	r1, r0
 8000d74:	6311      	str	r1, [r2, #48]	; 0x30
 8000d76:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000d78:	4003      	ands	r3, r0
 8000d7a:	9301      	str	r3, [sp, #4]
 8000d7c:	9b01      	ldr	r3, [sp, #4]
}
 8000d7e:	e7f2      	b.n	8000d66 <HAL_RNG_MspInit+0xa>
 8000d80:	40025000 	.word	0x40025000
 8000d84:	40021000 	.word	0x40021000

08000d88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d88:	b510      	push	{r4, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8e:	2214      	movs	r2, #20
 8000d90:	2100      	movs	r1, #0
 8000d92:	a803      	add	r0, sp, #12
 8000d94:	f003 fd91 	bl	80048ba <memset>
  if(hspi->Instance==SPI1)
 8000d98:	6823      	ldr	r3, [r4, #0]
 8000d9a:	4a26      	ldr	r2, [pc, #152]	; (8000e34 <HAL_SPI_MspInit+0xac>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d004      	beq.n	8000daa <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 8000da0:	4a25      	ldr	r2, [pc, #148]	; (8000e38 <HAL_SPI_MspInit+0xb0>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d02c      	beq.n	8000e00 <HAL_SPI_MspInit+0x78>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000da6:	b008      	add	sp, #32
 8000da8:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000daa:	4b24      	ldr	r3, [pc, #144]	; (8000e3c <HAL_SPI_MspInit+0xb4>)
 8000dac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000dae:	2280      	movs	r2, #128	; 0x80
 8000db0:	0152      	lsls	r2, r2, #5
 8000db2:	430a      	orrs	r2, r1
 8000db4:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000db8:	2201      	movs	r2, #1
 8000dba:	4311      	orrs	r1, r2
 8000dbc:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000dbe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000dc0:	400a      	ands	r2, r1
 8000dc2:	9200      	str	r2, [sp, #0]
 8000dc4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dc8:	2402      	movs	r4, #2
 8000dca:	4322      	orrs	r2, r4
 8000dcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd0:	4023      	ands	r3, r4
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 8000dd6:	2380      	movs	r3, #128	; 0x80
 8000dd8:	021b      	lsls	r3, r3, #8
 8000dda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 8000dde:	a903      	add	r1, sp, #12
 8000de0:	20a0      	movs	r0, #160	; 0xa0
 8000de2:	05c0      	lsls	r0, r0, #23
 8000de4:	f000 fbfa 	bl	80015dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 8000de8:	2328      	movs	r3, #40	; 0x28
 8000dea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000df4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	a903      	add	r1, sp, #12
 8000df8:	4811      	ldr	r0, [pc, #68]	; (8000e40 <HAL_SPI_MspInit+0xb8>)
 8000dfa:	f000 fbef 	bl	80015dc <HAL_GPIO_Init>
 8000dfe:	e7d2      	b.n	8000da6 <HAL_SPI_MspInit+0x1e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_SPI_MspInit+0xb4>)
 8000e02:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000e04:	2280      	movs	r2, #128	; 0x80
 8000e06:	01d2      	lsls	r2, r2, #7
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e0e:	2202      	movs	r2, #2
 8000e10:	4311      	orrs	r1, r2
 8000e12:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e16:	4013      	ands	r3, r2
 8000e18:	9302      	str	r3, [sp, #8]
 8000e1a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8000e1c:	23f0      	movs	r3, #240	; 0xf0
 8000e1e:	021b      	lsls	r3, r3, #8
 8000e20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e22:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e24:	2303      	movs	r3, #3
 8000e26:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	a903      	add	r1, sp, #12
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <HAL_SPI_MspInit+0xb8>)
 8000e2c:	f000 fbd6 	bl	80015dc <HAL_GPIO_Init>
}
 8000e30:	e7b9      	b.n	8000da6 <HAL_SPI_MspInit+0x1e>
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	40013000 	.word	0x40013000
 8000e38:	40003800 	.word	0x40003800
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	50000400 	.word	0x50000400

08000e44 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e46:	46ce      	mov	lr, r9
 8000e48:	b500      	push	{lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4e:	2214      	movs	r2, #20
 8000e50:	2100      	movs	r1, #0
 8000e52:	a803      	add	r0, sp, #12
 8000e54:	f003 fd31 	bl	80048ba <memset>
  if(htsc->Instance==TSC)
 8000e58:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <HAL_TSC_MspInit+0xb4>)
 8000e5a:	6822      	ldr	r2, [r4, #0]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d003      	beq.n	8000e68 <HAL_TSC_MspInit+0x24>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8000e60:	b008      	add	sp, #32
 8000e62:	bc04      	pop	{r2}
 8000e64:	4691      	mov	r9, r2
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TSC_CLK_ENABLE();
 8000e68:	4b24      	ldr	r3, [pc, #144]	; (8000efc <HAL_TSC_MspInit+0xb8>)
 8000e6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e6c:	2080      	movs	r0, #128	; 0x80
 8000e6e:	0240      	lsls	r0, r0, #9
 8000e70:	4301      	orrs	r1, r0
 8000e72:	6319      	str	r1, [r3, #48]	; 0x30
 8000e74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e76:	4002      	ands	r2, r0
 8000e78:	9200      	str	r2, [sp, #0]
 8000e7a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e7e:	2701      	movs	r7, #1
 8000e80:	433a      	orrs	r2, r7
 8000e82:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e86:	403a      	ands	r2, r7
 8000e88:	9201      	str	r2, [sp, #4]
 8000e8a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e8e:	2502      	movs	r5, #2
 8000e90:	432a      	orrs	r2, r5
 8000e92:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e96:	402b      	ands	r3, r5
 8000e98:	9302      	str	r3, [sp, #8]
 8000e9a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000e9c:	2344      	movs	r3, #68	; 0x44
 8000e9e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ea2:	2603      	movs	r6, #3
 8000ea4:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	a903      	add	r1, sp, #12
 8000ea8:	20a0      	movs	r0, #160	; 0xa0
 8000eaa:	05c0      	lsls	r0, r0, #23
 8000eac:	f000 fb96 	bl	80015dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000eb0:	2388      	movs	r3, #136	; 0x88
 8000eb2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eb4:	3b76      	subs	r3, #118	; 0x76
 8000eb6:	4699      	mov	r9, r3
 8000eb8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2400      	movs	r4, #0
 8000ebc:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ec0:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec2:	a903      	add	r1, sp, #12
 8000ec4:	20a0      	movs	r0, #160	; 0xa0
 8000ec6:	05c0      	lsls	r0, r0, #23
 8000ec8:	f000 fb88 	bl	80015dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ecc:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ed4:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	4f0a      	ldr	r7, [pc, #40]	; (8000f00 <HAL_TSC_MspInit+0xbc>)
 8000ed8:	a903      	add	r1, sp, #12
 8000eda:	0038      	movs	r0, r7
 8000edc:	f000 fb7e 	bl	80015dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ee0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000eea:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	a903      	add	r1, sp, #12
 8000eee:	0038      	movs	r0, r7
 8000ef0:	f000 fb74 	bl	80015dc <HAL_GPIO_Init>
}
 8000ef4:	e7b4      	b.n	8000e60 <HAL_TSC_MspInit+0x1c>
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	40024000 	.word	0x40024000
 8000efc:	40021000 	.word	0x40021000
 8000f00:	50000400 	.word	0x50000400

08000f04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f04:	b510      	push	{r4, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	2214      	movs	r2, #20
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	a801      	add	r0, sp, #4
 8000f10:	f003 fcd3 	bl	80048ba <memset>
  if(huart->Instance==USART1)
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <HAL_UART_MspInit+0x58>)
 8000f16:	6822      	ldr	r2, [r4, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d001      	beq.n	8000f20 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f1c:	b006      	add	sp, #24
 8000f1e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <HAL_UART_MspInit+0x5c>)
 8000f22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000f24:	2280      	movs	r2, #128	; 0x80
 8000f26:	01d2      	lsls	r2, r2, #7
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000f2e:	2201      	movs	r2, #1
 8000f30:	4311      	orrs	r1, r2
 8000f32:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f36:	401a      	ands	r2, r3
 8000f38:	9200      	str	r2, [sp, #0]
 8000f3a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f3c:	23c0      	movs	r3, #192	; 0xc0
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f46:	3301      	adds	r3, #1
 8000f48:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	a901      	add	r1, sp, #4
 8000f50:	20a0      	movs	r0, #160	; 0xa0
 8000f52:	05c0      	lsls	r0, r0, #23
 8000f54:	f000 fb42 	bl	80015dc <HAL_GPIO_Init>
}
 8000f58:	e7e0      	b.n	8000f1c <HAL_UART_MspInit+0x18>
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	40013800 	.word	0x40013800
 8000f60:	40021000 	.word	0x40021000

08000f64 <HAL_PCD_MspInit>:
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{

  if(hpcd->Instance==USB)
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <HAL_PCD_MspInit+0x18>)
 8000f66:	6802      	ldr	r2, [r0, #0]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d000      	beq.n	8000f6e <HAL_PCD_MspInit+0xa>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000f6c:	4770      	bx	lr
    __HAL_RCC_USB_CLK_ENABLE();
 8000f6e:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_PCD_MspInit+0x1c>)
 8000f70:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	041b      	lsls	r3, r3, #16
 8000f76:	430b      	orrs	r3, r1
 8000f78:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000f7a:	e7f7      	b.n	8000f6c <HAL_PCD_MspInit+0x8>
 8000f7c:	40005c00 	.word	0x40005c00
 8000f80:	40021000 	.word	0x40021000

08000f84 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f84:	4770      	bx	lr

08000f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f86:	e7fe      	b.n	8000f86 <HardFault_Handler>

08000f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f88:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8a:	f000 fac9 	bl	8001520 <HAL_IncTick>
  osSystickHandler();
 8000f8e:	f002 ff35 	bl	8003dfc <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f92:	bd10      	pop	{r4, pc}

08000f94 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000f94:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <SystemInit+0x44>)
 8000f96:	6819      	ldr	r1, [r3, #0]
 8000f98:	2280      	movs	r2, #128	; 0x80
 8000f9a:	0052      	lsls	r2, r2, #1
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000fa0:	68da      	ldr	r2, [r3, #12]
 8000fa2:	490e      	ldr	r1, [pc, #56]	; (8000fdc <SystemInit+0x48>)
 8000fa4:	400a      	ands	r2, r1
 8000fa6:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	490d      	ldr	r1, [pc, #52]	; (8000fe0 <SystemInit+0x4c>)
 8000fac:	400a      	ands	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000fb0:	689a      	ldr	r2, [r3, #8]
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	438a      	bics	r2, r1
 8000fb6:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	490a      	ldr	r1, [pc, #40]	; (8000fe4 <SystemInit+0x50>)
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	4909      	ldr	r1, [pc, #36]	; (8000fe8 <SystemInit+0x54>)
 8000fc4:	400a      	ands	r2, r1
 8000fc6:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fcc:	2280      	movs	r2, #128	; 0x80
 8000fce:	0512      	lsls	r2, r2, #20
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <SystemInit+0x58>)
 8000fd2:	609a      	str	r2, [r3, #8]
#endif
}
 8000fd4:	4770      	bx	lr
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	88ff400c 	.word	0x88ff400c
 8000fe0:	fef6fff6 	.word	0xfef6fff6
 8000fe4:	fffbffff 	.word	0xfffbffff
 8000fe8:	ff02ffff 	.word	0xff02ffff
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <keccakf>:
/* generally called after SHA3_KECCAK_SPONGE_WORDS-ctx->capacityWords words 
 * are XORed into the state s 
 */
static void
keccakf(uint64_t s[25])
{
 8000ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ff2:	46de      	mov	lr, fp
 8000ff4:	4657      	mov	r7, sl
 8000ff6:	464e      	mov	r6, r9
 8000ff8:	4645      	mov	r5, r8
 8000ffa:	b5e0      	push	{r5, r6, r7, lr}
 8000ffc:	b093      	sub	sp, #76	; 0x4c
 8000ffe:	4682      	mov	sl, r0
 8001000:	4b85      	ldr	r3, [pc, #532]	; (8001218 <keccakf+0x228>)
 8001002:	9305      	str	r3, [sp, #20]
 8001004:	2328      	movs	r3, #40	; 0x28
 8001006:	4453      	add	r3, sl
 8001008:	9307      	str	r3, [sp, #28]
        }

        /* Rho Pi */
        t = s[1];
        for(i = 0; i < 24; i++) {
            j = keccakf_piln[i];
 800100a:	4b84      	ldr	r3, [pc, #528]	; (800121c <keccakf+0x22c>)
 800100c:	469b      	mov	fp, r3
            bc[0] = s[j];
            s[j] = SHA3_ROTL64(t, keccakf_rotc[i]);
 800100e:	4f84      	ldr	r7, [pc, #528]	; (8001220 <keccakf+0x230>)
 8001010:	233f      	movs	r3, #63	; 0x3f
 8001012:	4698      	mov	r8, r3
 8001014:	9004      	str	r0, [sp, #16]
 8001016:	e0d3      	b.n	80011c0 <keccakf+0x1d0>
 8001018:	3608      	adds	r6, #8
        for(i = 0; i < 5; i++) {
 800101a:	2d05      	cmp	r5, #5
 800101c:	d02b      	beq.n	8001076 <keccakf+0x86>
            t = bc[(i + 4) % 5] ^ SHA3_ROTL64(bc[(i + 1) % 5], 1);
 800101e:	1d28      	adds	r0, r5, #4
 8001020:	2105      	movs	r1, #5
 8001022:	f7ff f9e9 	bl	80003f8 <__aeabi_idivmod>
 8001026:	00c9      	lsls	r1, r1, #3
 8001028:	ab08      	add	r3, sp, #32
 800102a:	469c      	mov	ip, r3
 800102c:	4461      	add	r1, ip
 800102e:	680b      	ldr	r3, [r1, #0]
 8001030:	469a      	mov	sl, r3
 8001032:	684c      	ldr	r4, [r1, #4]
 8001034:	3501      	adds	r5, #1
 8001036:	2105      	movs	r1, #5
 8001038:	0028      	movs	r0, r5
 800103a:	f7ff f9dd 	bl	80003f8 <__aeabi_idivmod>
 800103e:	00cb      	lsls	r3, r1, #3
 8001040:	aa08      	add	r2, sp, #32
 8001042:	4694      	mov	ip, r2
 8001044:	4463      	add	r3, ip
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	0fd0      	lsrs	r0, r2, #31
 800104a:	6859      	ldr	r1, [r3, #4]
 800104c:	004b      	lsls	r3, r1, #1
 800104e:	4318      	orrs	r0, r3
 8001050:	0fc9      	lsrs	r1, r1, #31
 8001052:	0052      	lsls	r2, r2, #1
 8001054:	4311      	orrs	r1, r2
 8001056:	4653      	mov	r3, sl
 8001058:	4059      	eors	r1, r3
 800105a:	4060      	eors	r0, r4
 800105c:	0034      	movs	r4, r6
 800105e:	34c8      	adds	r4, #200	; 0xc8
 8001060:	0033      	movs	r3, r6
                s[j + i] ^= t;
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	404a      	eors	r2, r1
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	4042      	eors	r2, r0
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	3328      	adds	r3, #40	; 0x28
            for(j = 0; j < 25; j += 5)
 8001070:	42a3      	cmp	r3, r4
 8001072:	d1f6      	bne.n	8001062 <keccakf+0x72>
 8001074:	e7d0      	b.n	8001018 <keccakf+0x28>
 8001076:	464c      	mov	r4, r9
        t = s[1];
 8001078:	9b04      	ldr	r3, [sp, #16]
 800107a:	689a      	ldr	r2, [r3, #8]
 800107c:	68d9      	ldr	r1, [r3, #12]
 800107e:	2500      	movs	r5, #0
 8001080:	9406      	str	r4, [sp, #24]
 8001082:	4699      	mov	r9, r3
 8001084:	0010      	movs	r0, r2
 8001086:	e028      	b.n	80010da <keccakf+0xea>
            s[j] = SHA3_ROTL64(t, keccakf_rotc[i]);
 8001088:	2220      	movs	r2, #32
 800108a:	59ec      	ldr	r4, [r5, r7]
 800108c:	1b14      	subs	r4, r2, r4
 800108e:	0002      	movs	r2, r0
 8001090:	40e2      	lsrs	r2, r4
 8001092:	000c      	movs	r4, r1
 8001094:	59ee      	ldr	r6, [r5, r7]
 8001096:	40b4      	lsls	r4, r6
 8001098:	4314      	orrs	r4, r2
 800109a:	e02d      	b.n	80010f8 <keccakf+0x108>
 800109c:	59ea      	ldr	r2, [r5, r7]
 800109e:	4252      	negs	r2, r2
 80010a0:	4646      	mov	r6, r8
 80010a2:	4032      	ands	r2, r6
 80010a4:	2620      	movs	r6, #32
 80010a6:	9203      	str	r2, [sp, #12]
 80010a8:	1ab6      	subs	r6, r6, r2
 80010aa:	46b2      	mov	sl, r6
 80010ac:	000e      	movs	r6, r1
 80010ae:	4652      	mov	r2, sl
 80010b0:	4096      	lsls	r6, r2
 80010b2:	9a03      	ldr	r2, [sp, #12]
 80010b4:	40d0      	lsrs	r0, r2
 80010b6:	4330      	orrs	r0, r6
 80010b8:	6018      	str	r0, [r3, #0]
 80010ba:	59ea      	ldr	r2, [r5, r7]
 80010bc:	4252      	negs	r2, r2
 80010be:	4640      	mov	r0, r8
 80010c0:	4002      	ands	r2, r0
 80010c2:	40d1      	lsrs	r1, r2
 80010c4:	4662      	mov	r2, ip
 80010c6:	6818      	ldr	r0, [r3, #0]
 80010c8:	4302      	orrs	r2, r0
 80010ca:	430c      	orrs	r4, r1
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605c      	str	r4, [r3, #4]
 80010d0:	3504      	adds	r5, #4
            t = bc[0];
 80010d2:	9801      	ldr	r0, [sp, #4]
 80010d4:	9902      	ldr	r1, [sp, #8]
        for(i = 0; i < 24; i++) {
 80010d6:	2d60      	cmp	r5, #96	; 0x60
 80010d8:	d01b      	beq.n	8001112 <keccakf+0x122>
            bc[0] = s[j];
 80010da:	465b      	mov	r3, fp
 80010dc:	58eb      	ldr	r3, [r5, r3]
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	444b      	add	r3, r9
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	9201      	str	r2, [sp, #4]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	9202      	str	r2, [sp, #8]
            s[j] = SHA3_ROTL64(t, keccakf_rotc[i]);
 80010ea:	59ea      	ldr	r2, [r5, r7]
 80010ec:	2420      	movs	r4, #32
 80010ee:	4264      	negs	r4, r4
 80010f0:	1912      	adds	r2, r2, r4
 80010f2:	d4c9      	bmi.n	8001088 <keccakf+0x98>
 80010f4:	0004      	movs	r4, r0
 80010f6:	4094      	lsls	r4, r2
 80010f8:	59ea      	ldr	r2, [r5, r7]
 80010fa:	0006      	movs	r6, r0
 80010fc:	4096      	lsls	r6, r2
 80010fe:	46b4      	mov	ip, r6
 8001100:	4252      	negs	r2, r2
 8001102:	4646      	mov	r6, r8
 8001104:	4032      	ands	r2, r6
 8001106:	3a20      	subs	r2, #32
 8001108:	d4c8      	bmi.n	800109c <keccakf+0xac>
 800110a:	0008      	movs	r0, r1
 800110c:	40d0      	lsrs	r0, r2
 800110e:	6018      	str	r0, [r3, #0]
 8001110:	e7d3      	b.n	80010ba <keccakf+0xca>
 8001112:	9c06      	ldr	r4, [sp, #24]
 8001114:	9008      	str	r0, [sp, #32]
 8001116:	9109      	str	r1, [sp, #36]	; 0x24
 8001118:	9b04      	ldr	r3, [sp, #16]
 800111a:	33c8      	adds	r3, #200	; 0xc8
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	e003      	b.n	8001128 <keccakf+0x138>
 8001120:	4654      	mov	r4, sl
        }

        /* Chi */
        for(j = 0; j < 25; j += 5) {
 8001122:	9b01      	ldr	r3, [sp, #4]
 8001124:	4553      	cmp	r3, sl
 8001126:	d033      	beq.n	8001190 <keccakf+0x1a0>
 8001128:	2328      	movs	r3, #40	; 0x28
 800112a:	469a      	mov	sl, r3
 800112c:	44a2      	add	sl, r4
        t = s[1];
 800112e:	aa08      	add	r2, sp, #32
 8001130:	0023      	movs	r3, r4
 8001132:	4655      	mov	r5, sl
            for(i = 0; i < 5; i++)
                bc[i] = s[j + i];
 8001134:	cb03      	ldmia	r3!, {r0, r1}
 8001136:	c203      	stmia	r2!, {r0, r1}
            for(i = 0; i < 5; i++)
 8001138:	42ab      	cmp	r3, r5
 800113a:	d1fb      	bne.n	8001134 <keccakf+0x144>
 800113c:	46aa      	mov	sl, r5
 800113e:	2300      	movs	r3, #0
 8001140:	4699      	mov	r9, r3
            for(i = 0; i < 5; i++)
                s[j + i] ^= (~bc[(i + 1) % 5]) & bc[(i + 2) % 5];
 8001142:	2301      	movs	r3, #1
 8001144:	469c      	mov	ip, r3
 8001146:	44e1      	add	r9, ip
 8001148:	2105      	movs	r1, #5
 800114a:	4648      	mov	r0, r9
 800114c:	f7ff f954 	bl	80003f8 <__aeabi_idivmod>
 8001150:	00c9      	lsls	r1, r1, #3
 8001152:	ab08      	add	r3, sp, #32
 8001154:	469c      	mov	ip, r3
 8001156:	4461      	add	r1, ip
 8001158:	680b      	ldr	r3, [r1, #0]
 800115a:	43de      	mvns	r6, r3
 800115c:	684d      	ldr	r5, [r1, #4]
 800115e:	43ed      	mvns	r5, r5
 8001160:	464b      	mov	r3, r9
 8001162:	1c58      	adds	r0, r3, #1
 8001164:	2105      	movs	r1, #5
 8001166:	f7ff f947 	bl	80003f8 <__aeabi_idivmod>
 800116a:	00c9      	lsls	r1, r1, #3
 800116c:	ab08      	add	r3, sp, #32
 800116e:	469c      	mov	ip, r3
 8001170:	4461      	add	r1, ip
 8001172:	680b      	ldr	r3, [r1, #0]
 8001174:	401e      	ands	r6, r3
 8001176:	684b      	ldr	r3, [r1, #4]
 8001178:	401d      	ands	r5, r3
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	405e      	eors	r6, r3
 800117e:	6026      	str	r6, [r4, #0]
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	405d      	eors	r5, r3
 8001184:	6065      	str	r5, [r4, #4]
 8001186:	3408      	adds	r4, #8
            for(i = 0; i < 5; i++)
 8001188:	464b      	mov	r3, r9
 800118a:	2b05      	cmp	r3, #5
 800118c:	d1d9      	bne.n	8001142 <keccakf+0x152>
 800118e:	e7c7      	b.n	8001120 <keccakf+0x130>
        }

        /* Iota */
        s[0] ^= keccakf_rndc[round];
 8001190:	9904      	ldr	r1, [sp, #16]
 8001192:	680b      	ldr	r3, [r1, #0]
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	9a05      	ldr	r2, [sp, #20]
 8001198:	6813      	ldr	r3, [r2, #0]
 800119a:	9302      	str	r3, [sp, #8]
 800119c:	9b01      	ldr	r3, [sp, #4]
 800119e:	9802      	ldr	r0, [sp, #8]
 80011a0:	4043      	eors	r3, r0
 80011a2:	600b      	str	r3, [r1, #0]
 80011a4:	684b      	ldr	r3, [r1, #4]
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	6853      	ldr	r3, [r2, #4]
 80011aa:	9302      	str	r3, [sp, #8]
 80011ac:	9b01      	ldr	r3, [sp, #4]
 80011ae:	9802      	ldr	r0, [sp, #8]
 80011b0:	4043      	eors	r3, r0
 80011b2:	604b      	str	r3, [r1, #4]
 80011b4:	0013      	movs	r3, r2
 80011b6:	3308      	adds	r3, #8
 80011b8:	9305      	str	r3, [sp, #20]
    for(round = 0; round < KECCAK_ROUNDS; round++) {
 80011ba:	4a1a      	ldr	r2, [pc, #104]	; (8001224 <keccakf+0x234>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d024      	beq.n	800120a <keccakf+0x21a>
 80011c0:	9a04      	ldr	r2, [sp, #16]
{
 80011c2:	a908      	add	r1, sp, #32
 80011c4:	4694      	mov	ip, r2
 80011c6:	9d07      	ldr	r5, [sp, #28]
            bc[i] = s[i] ^ s[i + 5] ^ s[i + 10] ^ s[i + 15] ^ s[i + 20];
 80011c8:	6813      	ldr	r3, [r2, #0]
 80011ca:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80011cc:	4043      	eors	r3, r0
 80011ce:	6850      	ldr	r0, [r2, #4]
 80011d0:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80011d2:	4070      	eors	r0, r6
 80011d4:	6d16      	ldr	r6, [r2, #80]	; 0x50
 80011d6:	4073      	eors	r3, r6
 80011d8:	6d56      	ldr	r6, [r2, #84]	; 0x54
 80011da:	4070      	eors	r0, r6
 80011dc:	6f96      	ldr	r6, [r2, #120]	; 0x78
 80011de:	4073      	eors	r3, r6
 80011e0:	6fd6      	ldr	r6, [r2, #124]	; 0x7c
 80011e2:	4070      	eors	r0, r6
 80011e4:	0016      	movs	r6, r2
 80011e6:	36a0      	adds	r6, #160	; 0xa0
 80011e8:	6834      	ldr	r4, [r6, #0]
 80011ea:	4063      	eors	r3, r4
 80011ec:	600b      	str	r3, [r1, #0]
 80011ee:	6873      	ldr	r3, [r6, #4]
 80011f0:	4043      	eors	r3, r0
 80011f2:	604b      	str	r3, [r1, #4]
 80011f4:	3208      	adds	r2, #8
 80011f6:	3108      	adds	r1, #8
        for(i = 0; i < 5; i++)
 80011f8:	42aa      	cmp	r2, r5
 80011fa:	d1e5      	bne.n	80011c8 <keccakf+0x1d8>
 80011fc:	9b04      	ldr	r3, [sp, #16]
 80011fe:	469a      	mov	sl, r3
 8001200:	2300      	movs	r3, #0
 8001202:	001d      	movs	r5, r3
 8001204:	46e1      	mov	r9, ip
 8001206:	4656      	mov	r6, sl
 8001208:	e709      	b.n	800101e <keccakf+0x2e>
    }
}
 800120a:	b013      	add	sp, #76	; 0x4c
 800120c:	bc3c      	pop	{r2, r3, r4, r5}
 800120e:	4690      	mov	r8, r2
 8001210:	4699      	mov	r9, r3
 8001212:	46a2      	mov	sl, r4
 8001214:	46ab      	mov	fp, r5
 8001216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001218:	080049e0 	.word	0x080049e0
 800121c:	08004980 	.word	0x08004980
 8001220:	08004aa0 	.word	0x08004aa0
 8001224:	08004aa0 	.word	0x08004aa0

08001228 <sha3_Init256>:
/* *************************** Public Inteface ************************ */

/* For Init or Reset call these: */
void
sha3_Init256(void *priv)
{
 8001228:	b510      	push	{r4, lr}
 800122a:	0004      	movs	r4, r0
    sha3_context *ctx = (sha3_context *) priv;
    memset(ctx, 0, sizeof(*ctx));
 800122c:	22e0      	movs	r2, #224	; 0xe0
 800122e:	2100      	movs	r1, #0
 8001230:	f003 fb43 	bl	80048ba <memset>
    ctx->capacityWords = 2 * 256 / (8 * sizeof(uint64_t));
 8001234:	2208      	movs	r2, #8
 8001236:	23d8      	movs	r3, #216	; 0xd8
 8001238:	50e2      	str	r2, [r4, r3]
}
 800123a:	bd10      	pop	{r4, pc}

0800123c <sha3_Update>:
    ctx->capacityWords = 2 * 512 / (8 * sizeof(uint64_t));
}

void
sha3_Update(void *priv, void const *bufIn, size_t len)
{
 800123c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800123e:	46de      	mov	lr, fp
 8001240:	4657      	mov	r7, sl
 8001242:	464e      	mov	r6, r9
 8001244:	4645      	mov	r5, r8
 8001246:	b5e0      	push	{r5, r6, r7, lr}
 8001248:	b083      	sub	sp, #12
 800124a:	0004      	movs	r4, r0
 800124c:	0016      	movs	r6, r2
    sha3_context *ctx = (sha3_context *) priv;

    /* 0...7 -- how much is needed to have a word */
    unsigned old_tail = (8 - ctx->byteIndex) & 7;
 800124e:	23d0      	movs	r3, #208	; 0xd0
 8001250:	58c3      	ldr	r3, [r0, r3]
 8001252:	425b      	negs	r3, r3
 8001254:	2507      	movs	r5, #7
 8001256:	401d      	ands	r5, r3
    SHA3_TRACE_BUF("called to update with:", buf, len);

    SHA3_ASSERT(ctx->byteIndex < 8);
    SHA3_ASSERT(ctx->wordIndex < sizeof(ctx->s) / sizeof(ctx->s[0]));

    if(len < old_tail) {        /* have no complete word or haven't started 
 8001258:	4295      	cmp	r5, r2
 800125a:	d925      	bls.n	80012a8 <sha3_Update+0x6c>
                                 * the word yet */
        SHA3_TRACE("because %d<%d, store it and return", (unsigned)len,
                (unsigned)old_tail);
        /* endian-independent code follows: */
        while (len--)
 800125c:	2a00      	cmp	r2, #0
 800125e:	d100      	bne.n	8001262 <sha3_Update+0x26>
 8001260:	e0e2      	b.n	8001428 <sha3_Update+0x1ec>
 8001262:	000a      	movs	r2, r1
 8001264:	198e      	adds	r6, r1, r6
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 8001266:	27d0      	movs	r7, #208	; 0xd0
 8001268:	2320      	movs	r3, #32
 800126a:	469c      	mov	ip, r3
 800126c:	e00f      	b.n	800128e <sha3_Update+0x52>
 800126e:	4660      	mov	r0, ip
 8001270:	1ac0      	subs	r0, r0, r3
 8001272:	000d      	movs	r5, r1
 8001274:	40c5      	lsrs	r5, r0
 8001276:	0028      	movs	r0, r5
 8001278:	4099      	lsls	r1, r3
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	4319      	orrs	r1, r3
 800127e:	6021      	str	r1, [r4, #0]
 8001280:	6863      	ldr	r3, [r4, #4]
 8001282:	4318      	orrs	r0, r3
 8001284:	6060      	str	r0, [r4, #4]
 8001286:	3201      	adds	r2, #1
        while (len--)
 8001288:	4296      	cmp	r6, r2
 800128a:	d100      	bne.n	800128e <sha3_Update+0x52>
 800128c:	e0cc      	b.n	8001428 <sha3_Update+0x1ec>
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 800128e:	7811      	ldrb	r1, [r2, #0]
 8001290:	59e3      	ldr	r3, [r4, r7]
 8001292:	1c58      	adds	r0, r3, #1
 8001294:	51e0      	str	r0, [r4, r7]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	2020      	movs	r0, #32
 800129a:	4240      	negs	r0, r0
 800129c:	1818      	adds	r0, r3, r0
 800129e:	d4e6      	bmi.n	800126e <sha3_Update+0x32>
 80012a0:	000d      	movs	r5, r1
 80012a2:	4085      	lsls	r5, r0
 80012a4:	0028      	movs	r0, r5
 80012a6:	e7e7      	b.n	8001278 <sha3_Update+0x3c>
    const uint8_t *buf = bufIn;
 80012a8:	9100      	str	r1, [sp, #0]
        SHA3_ASSERT(ctx->byteIndex < 8);
        return;
    }

    if(old_tail) {              /* will have one word to process */
 80012aa:	2d00      	cmp	r5, #0
 80012ac:	d041      	beq.n	8001332 <sha3_Update+0xf6>
        SHA3_TRACE("completing one word with %d bytes", (unsigned)old_tail);
        /* endian-independent code follows: */
        len -= old_tail;
 80012ae:	1b56      	subs	r6, r2, r5
 80012b0:	0008      	movs	r0, r1
 80012b2:	194b      	adds	r3, r1, r5
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	001f      	movs	r7, r3
        while (old_tail--)
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 80012b8:	21d0      	movs	r1, #208	; 0xd0
 80012ba:	2320      	movs	r3, #32
 80012bc:	469c      	mov	ip, r3
 80012be:	46b0      	mov	r8, r6
 80012c0:	e00e      	b.n	80012e0 <sha3_Update+0xa4>
 80012c2:	4662      	mov	r2, ip
 80012c4:	1b52      	subs	r2, r2, r5
 80012c6:	001e      	movs	r6, r3
 80012c8:	40d6      	lsrs	r6, r2
 80012ca:	0032      	movs	r2, r6
 80012cc:	40ab      	lsls	r3, r5
 80012ce:	6825      	ldr	r5, [r4, #0]
 80012d0:	432b      	orrs	r3, r5
 80012d2:	6865      	ldr	r5, [r4, #4]
 80012d4:	432a      	orrs	r2, r5
 80012d6:	6023      	str	r3, [r4, #0]
 80012d8:	6062      	str	r2, [r4, #4]
 80012da:	3001      	adds	r0, #1
        while (old_tail--)
 80012dc:	4287      	cmp	r7, r0
 80012de:	d00c      	beq.n	80012fa <sha3_Update+0xbe>
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 80012e0:	7803      	ldrb	r3, [r0, #0]
 80012e2:	5865      	ldr	r5, [r4, r1]
 80012e4:	1c6a      	adds	r2, r5, #1
 80012e6:	5062      	str	r2, [r4, r1]
 80012e8:	00ed      	lsls	r5, r5, #3
 80012ea:	2220      	movs	r2, #32
 80012ec:	4252      	negs	r2, r2
 80012ee:	18aa      	adds	r2, r5, r2
 80012f0:	d4e7      	bmi.n	80012c2 <sha3_Update+0x86>
 80012f2:	001e      	movs	r6, r3
 80012f4:	4096      	lsls	r6, r2
 80012f6:	0032      	movs	r2, r6
 80012f8:	e7e8      	b.n	80012cc <sha3_Update+0x90>
 80012fa:	4646      	mov	r6, r8

        /* now ready to add saved to the sponge */
        ctx->s[ctx->wordIndex] ^= ctx->saved;
 80012fc:	27d4      	movs	r7, #212	; 0xd4
 80012fe:	59e0      	ldr	r0, [r4, r7]
 8001300:	00c1      	lsls	r1, r0, #3
 8001302:	1861      	adds	r1, r4, r1
 8001304:	688d      	ldr	r5, [r1, #8]
 8001306:	406b      	eors	r3, r5
 8001308:	608b      	str	r3, [r1, #8]
 800130a:	68cb      	ldr	r3, [r1, #12]
 800130c:	405a      	eors	r2, r3
 800130e:	60ca      	str	r2, [r1, #12]
        SHA3_ASSERT(ctx->byteIndex == 8);
        ctx->byteIndex = 0;
 8001310:	2200      	movs	r2, #0
 8001312:	23d0      	movs	r3, #208	; 0xd0
 8001314:	50e2      	str	r2, [r4, r3]
        ctx->saved = 0;
 8001316:	2200      	movs	r2, #0
 8001318:	2300      	movs	r3, #0
 800131a:	6022      	str	r2, [r4, #0]
 800131c:	6063      	str	r3, [r4, #4]
        if(++ctx->wordIndex ==
 800131e:	3001      	adds	r0, #1
 8001320:	51e0      	str	r0, [r4, r7]
                (SHA3_KECCAK_SPONGE_WORDS - ctx->capacityWords)) {
 8001322:	32d8      	adds	r2, #216	; 0xd8
 8001324:	58a1      	ldr	r1, [r4, r2]
 8001326:	3abf      	subs	r2, #191	; 0xbf
 8001328:	1a52      	subs	r2, r2, r1
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 800132a:	9b01      	ldr	r3, [sp, #4]
 800132c:	9300      	str	r3, [sp, #0]
        if(++ctx->wordIndex ==
 800132e:	4290      	cmp	r0, r2
 8001330:	d00d      	beq.n	800134e <sha3_Update+0x112>

    /* now work in full words directly from input */

    SHA3_ASSERT(ctx->byteIndex == 0);

    words = len / sizeof(uint64_t);
 8001332:	08f3      	lsrs	r3, r6, #3
 8001334:	4699      	mov	r9, r3
 8001336:	2107      	movs	r1, #7
 8001338:	4031      	ands	r1, r6
 800133a:	4688      	mov	r8, r1
    tail = len - words * sizeof(uint64_t);

    SHA3_TRACE("have %d full words to process", (unsigned)words);

    for(i = 0; i < words; i++, buf += sizeof(uint64_t)) {
 800133c:	2b00      	cmp	r3, #0
 800133e:	d04c      	beq.n	80013da <sha3_Update+0x19e>
 8001340:	9d00      	ldr	r5, [sp, #0]
 8001342:	2600      	movs	r6, #0
#if defined(__x86_64__ ) || defined(__i386__)
        SHA3_ASSERT(memcmp(&t, buf, 8) == 0);
#endif
        ctx->s[ctx->wordIndex] ^= t;
        if(++ctx->wordIndex ==
                (SHA3_KECCAK_SPONGE_WORDS - ctx->capacityWords)) {
 8001344:	23d8      	movs	r3, #216	; 0xd8
 8001346:	469b      	mov	fp, r3
 8001348:	3bbf      	subs	r3, #191	; 0xbf
 800134a:	469a      	mov	sl, r3
 800134c:	e00d      	b.n	800136a <sha3_Update+0x12e>
            keccakf(ctx->s);
 800134e:	0020      	movs	r0, r4
 8001350:	3008      	adds	r0, #8
 8001352:	f7ff fe4d 	bl	8000ff0 <keccakf>
            ctx->wordIndex = 0;
 8001356:	2200      	movs	r2, #0
 8001358:	23d4      	movs	r3, #212	; 0xd4
 800135a:	50e2      	str	r2, [r4, r3]
            ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 800135c:	9b01      	ldr	r3, [sp, #4]
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	e7e7      	b.n	8001332 <sha3_Update+0xf6>
    for(i = 0; i < words; i++, buf += sizeof(uint64_t)) {
 8001362:	3601      	adds	r6, #1
 8001364:	3508      	adds	r5, #8
 8001366:	45b1      	cmp	r9, r6
 8001368:	d031      	beq.n	80013ce <sha3_Update+0x192>
        ctx->s[ctx->wordIndex] ^= t;
 800136a:	23d4      	movs	r3, #212	; 0xd4
 800136c:	58e0      	ldr	r0, [r4, r3]
 800136e:	00c1      	lsls	r1, r0, #3
 8001370:	1861      	adds	r1, r4, r1
                ((uint64_t) (buf[1]) << 8 * 1) |
 8001372:	786b      	ldrb	r3, [r5, #1]
 8001374:	021a      	lsls	r2, r3, #8
                ((uint64_t) (buf[2]) << 8 * 2) |
 8001376:	78af      	ldrb	r7, [r5, #2]
 8001378:	0e1b      	lsrs	r3, r3, #24
 800137a:	043f      	lsls	r7, r7, #16
                ((uint64_t) (buf[1]) << 8 * 1) |
 800137c:	433a      	orrs	r2, r7
        const uint64_t t = (uint64_t) (buf[0]) |
 800137e:	782f      	ldrb	r7, [r5, #0]
                ((uint64_t) (buf[1]) << 8 * 1) |
 8001380:	433a      	orrs	r2, r7
                ((uint64_t) (buf[3]) << 8 * 3) |
 8001382:	78ef      	ldrb	r7, [r5, #3]
 8001384:	063f      	lsls	r7, r7, #24
                ((uint64_t) (buf[2]) << 8 * 2) |
 8001386:	433a      	orrs	r2, r7
 8001388:	425b      	negs	r3, r3
                ((uint64_t) (buf[4]) << 8 * 4) |
 800138a:	792f      	ldrb	r7, [r5, #4]
                ((uint64_t) (buf[3]) << 8 * 3) |
 800138c:	433b      	orrs	r3, r7
                ((uint64_t) (buf[5]) << 8 * 5) |
 800138e:	796f      	ldrb	r7, [r5, #5]
 8001390:	023f      	lsls	r7, r7, #8
                ((uint64_t) (buf[4]) << 8 * 4) |
 8001392:	433b      	orrs	r3, r7
                ((uint64_t) (buf[6]) << 8 * 6) |
 8001394:	79af      	ldrb	r7, [r5, #6]
 8001396:	043f      	lsls	r7, r7, #16
                ((uint64_t) (buf[5]) << 8 * 5) |
 8001398:	433b      	orrs	r3, r7
                ((uint64_t) (buf[7]) << 8 * 7);
 800139a:	79ef      	ldrb	r7, [r5, #7]
 800139c:	063f      	lsls	r7, r7, #24
        const uint64_t t = (uint64_t) (buf[0]) |
 800139e:	433b      	orrs	r3, r7
        ctx->s[ctx->wordIndex] ^= t;
 80013a0:	688f      	ldr	r7, [r1, #8]
 80013a2:	407a      	eors	r2, r7
 80013a4:	608a      	str	r2, [r1, #8]
 80013a6:	68ca      	ldr	r2, [r1, #12]
 80013a8:	4053      	eors	r3, r2
 80013aa:	60cb      	str	r3, [r1, #12]
        if(++ctx->wordIndex ==
 80013ac:	3001      	adds	r0, #1
 80013ae:	23d4      	movs	r3, #212	; 0xd4
 80013b0:	50e0      	str	r0, [r4, r3]
                (SHA3_KECCAK_SPONGE_WORDS - ctx->capacityWords)) {
 80013b2:	465b      	mov	r3, fp
 80013b4:	4652      	mov	r2, sl
 80013b6:	58e3      	ldr	r3, [r4, r3]
 80013b8:	1ad2      	subs	r2, r2, r3
        if(++ctx->wordIndex ==
 80013ba:	4290      	cmp	r0, r2
 80013bc:	d1d1      	bne.n	8001362 <sha3_Update+0x126>
            keccakf(ctx->s);
 80013be:	0020      	movs	r0, r4
 80013c0:	3008      	adds	r0, #8
 80013c2:	f7ff fe15 	bl	8000ff0 <keccakf>
            ctx->wordIndex = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	22d4      	movs	r2, #212	; 0xd4
 80013ca:	50a3      	str	r3, [r4, r2]
 80013cc:	e7c9      	b.n	8001362 <sha3_Update+0x126>
 80013ce:	00f6      	lsls	r6, r6, #3
 80013d0:	9b00      	ldr	r3, [sp, #0]
 80013d2:	469c      	mov	ip, r3
 80013d4:	44b4      	add	ip, r6
 80013d6:	4663      	mov	r3, ip
 80013d8:	9300      	str	r3, [sp, #0]

    SHA3_TRACE("have %d bytes left to process, save them", (unsigned)tail);

    /* finally, save the partial word */
    SHA3_ASSERT(ctx->byteIndex == 0 && tail < 8);
    while (tail--) {
 80013da:	4643      	mov	r3, r8
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d023      	beq.n	8001428 <sha3_Update+0x1ec>
 80013e0:	9b00      	ldr	r3, [sp, #0]
 80013e2:	001d      	movs	r5, r3
 80013e4:	4443      	add	r3, r8
 80013e6:	0019      	movs	r1, r3
        SHA3_TRACE("Store byte %02x '%c'", *buf, *buf);
        ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 80013e8:	26d0      	movs	r6, #208	; 0xd0
 80013ea:	2320      	movs	r3, #32
 80013ec:	469c      	mov	ip, r3
 80013ee:	e00e      	b.n	800140e <sha3_Update+0x1d2>
 80013f0:	4660      	mov	r0, ip
 80013f2:	1ac0      	subs	r0, r0, r3
 80013f4:	0017      	movs	r7, r2
 80013f6:	40c7      	lsrs	r7, r0
 80013f8:	0038      	movs	r0, r7
 80013fa:	409a      	lsls	r2, r3
 80013fc:	6823      	ldr	r3, [r4, #0]
 80013fe:	431a      	orrs	r2, r3
 8001400:	6022      	str	r2, [r4, #0]
 8001402:	6863      	ldr	r3, [r4, #4]
 8001404:	4318      	orrs	r0, r3
 8001406:	6060      	str	r0, [r4, #4]
 8001408:	3501      	adds	r5, #1
    while (tail--) {
 800140a:	428d      	cmp	r5, r1
 800140c:	d00c      	beq.n	8001428 <sha3_Update+0x1ec>
        ctx->saved |= (uint64_t) (*(buf++)) << ((ctx->byteIndex++) * 8);
 800140e:	782a      	ldrb	r2, [r5, #0]
 8001410:	59a3      	ldr	r3, [r4, r6]
 8001412:	1c58      	adds	r0, r3, #1
 8001414:	51a0      	str	r0, [r4, r6]
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	2020      	movs	r0, #32
 800141a:	4240      	negs	r0, r0
 800141c:	1818      	adds	r0, r3, r0
 800141e:	d4e7      	bmi.n	80013f0 <sha3_Update+0x1b4>
 8001420:	0017      	movs	r7, r2
 8001422:	4087      	lsls	r7, r0
 8001424:	0038      	movs	r0, r7
 8001426:	e7e8      	b.n	80013fa <sha3_Update+0x1be>
    }
    SHA3_ASSERT(ctx->byteIndex < 8);
    SHA3_TRACE("Have saved=0x%016" PRIx64 " at the end", ctx->saved);
}
 8001428:	b003      	add	sp, #12
 800142a:	bc3c      	pop	{r2, r3, r4, r5}
 800142c:	4690      	mov	r8, r2
 800142e:	4699      	mov	r9, r3
 8001430:	46a2      	mov	sl, r4
 8001432:	46ab      	mov	fp, r5
 8001434:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001436 <sha3_Finalize>:
 * The padding block is 0x01 || 0x00* || 0x80. First 0x01 and last 0x80 
 * bytes are always present, but they can be the same byte.
 */
void const *
sha3_Finalize(void *priv)
{
 8001436:	b570      	push	{r4, r5, r6, lr}
 8001438:	0005      	movs	r5, r0
    ctx->s[ctx->wordIndex] ^=
            (ctx->saved ^ ((uint64_t) ((uint64_t) (0x02 | (1 << 2)) <<
                            ((ctx->byteIndex) * 8))));
#else
    /* For testing the "pure" Keccak version */
    ctx->s[ctx->wordIndex] ^=
 800143a:	23d4      	movs	r3, #212	; 0xd4
 800143c:	58c3      	ldr	r3, [r0, r3]
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	18c3      	adds	r3, r0, r3
 8001442:	689c      	ldr	r4, [r3, #8]
 8001444:	6802      	ldr	r2, [r0, #0]
 8001446:	4054      	eors	r4, r2
 8001448:	68d8      	ldr	r0, [r3, #12]
 800144a:	686a      	ldr	r2, [r5, #4]
 800144c:	4050      	eors	r0, r2
            (ctx->saved ^ ((uint64_t) ((uint64_t) 1 << (ctx->byteIndex *
 800144e:	22d0      	movs	r2, #208	; 0xd0
 8001450:	58aa      	ldr	r2, [r5, r2]
 8001452:	00d2      	lsls	r2, r2, #3
 8001454:	2120      	movs	r1, #32
 8001456:	4249      	negs	r1, r1
 8001458:	1851      	adds	r1, r2, r1
 800145a:	d430      	bmi.n	80014be <sha3_Finalize+0x88>
 800145c:	2601      	movs	r6, #1
 800145e:	408e      	lsls	r6, r1
 8001460:	2101      	movs	r1, #1
 8001462:	4091      	lsls	r1, r2
 8001464:	000a      	movs	r2, r1
    ctx->s[ctx->wordIndex] ^=
 8001466:	4062      	eors	r2, r4
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	4070      	eors	r0, r6
 800146c:	60d8      	str	r0, [r3, #12]
                                    8))));
#endif

    ctx->s[SHA3_KECCAK_SPONGE_WORDS - ctx->capacityWords - 1] ^=
 800146e:	23d8      	movs	r3, #216	; 0xd8
 8001470:	58ea      	ldr	r2, [r5, r3]
 8001472:	3bc0      	subs	r3, #192	; 0xc0
 8001474:	1a9b      	subs	r3, r3, r2
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	18eb      	adds	r3, r5, r3
 800147a:	68da      	ldr	r2, [r3, #12]
 800147c:	2180      	movs	r1, #128	; 0x80
 800147e:	0609      	lsls	r1, r1, #24
 8001480:	468c      	mov	ip, r1
 8001482:	4462      	add	r2, ip
 8001484:	60da      	str	r2, [r3, #12]
            SHA3_CONST(0x8000000000000000UL);
    keccakf(ctx->s);
 8001486:	002c      	movs	r4, r5
 8001488:	3408      	adds	r4, #8
 800148a:	0020      	movs	r0, r4
 800148c:	f7ff fdb0 	bl	8000ff0 <keccakf>
 8001490:	0023      	movs	r3, r4
 8001492:	35d0      	adds	r5, #208	; 0xd0
     *    ... the conversion below ...
     * #endif */
    {
        unsigned i;
        for(i = 0; i < SHA3_KECCAK_SPONGE_WORDS; i++) {
            const unsigned t1 = (uint32_t) ctx->s[i];
 8001494:	6819      	ldr	r1, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
            const unsigned t2 = (uint32_t) ((ctx->s[i] >> 16) >> 16);
            ctx->sb[i * 8 + 0] = (uint8_t) (t1);
 8001498:	7019      	strb	r1, [r3, #0]
            ctx->sb[i * 8 + 1] = (uint8_t) (t1 >> 8);
 800149a:	0a08      	lsrs	r0, r1, #8
 800149c:	7058      	strb	r0, [r3, #1]
            ctx->sb[i * 8 + 2] = (uint8_t) (t1 >> 16);
 800149e:	0c08      	lsrs	r0, r1, #16
 80014a0:	7098      	strb	r0, [r3, #2]
            ctx->sb[i * 8 + 3] = (uint8_t) (t1 >> 24);
 80014a2:	0e09      	lsrs	r1, r1, #24
 80014a4:	70d9      	strb	r1, [r3, #3]
            ctx->sb[i * 8 + 4] = (uint8_t) (t2);
 80014a6:	711a      	strb	r2, [r3, #4]
            ctx->sb[i * 8 + 5] = (uint8_t) (t2 >> 8);
 80014a8:	0a11      	lsrs	r1, r2, #8
 80014aa:	7159      	strb	r1, [r3, #5]
            ctx->sb[i * 8 + 6] = (uint8_t) (t2 >> 16);
 80014ac:	0c11      	lsrs	r1, r2, #16
 80014ae:	7199      	strb	r1, [r3, #6]
            ctx->sb[i * 8 + 7] = (uint8_t) (t2 >> 24);
 80014b0:	0e12      	lsrs	r2, r2, #24
 80014b2:	71da      	strb	r2, [r3, #7]
 80014b4:	3308      	adds	r3, #8
        for(i = 0; i < SHA3_KECCAK_SPONGE_WORDS; i++) {
 80014b6:	42ab      	cmp	r3, r5
 80014b8:	d1ec      	bne.n	8001494 <sha3_Finalize+0x5e>
    }

    SHA3_TRACE_BUF("Hash: (first 32 bytes)", ctx->sb, 256 / 8);

    return (ctx->sb);
}
 80014ba:	0020      	movs	r0, r4
 80014bc:	bd70      	pop	{r4, r5, r6, pc}
            (ctx->saved ^ ((uint64_t) ((uint64_t) 1 << (ctx->byteIndex *
 80014be:	2120      	movs	r1, #32
 80014c0:	1a89      	subs	r1, r1, r2
 80014c2:	2601      	movs	r6, #1
 80014c4:	40ce      	lsrs	r6, r1
 80014c6:	e7cb      	b.n	8001460 <sha3_Finalize+0x2a>

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b510      	push	{r4, lr}
 80014ca:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80014cc:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <HAL_InitTick+0x2c>)
 80014ce:	6818      	ldr	r0, [r3, #0]
 80014d0:	21fa      	movs	r1, #250	; 0xfa
 80014d2:	0089      	lsls	r1, r1, #2
 80014d4:	f7fe fe20 	bl	8000118 <__udivsi3>
 80014d8:	f000 f864 	bl	80015a4 <HAL_SYSTICK_Config>
  {
    status = HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80014de:	2800      	cmp	r0, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_InitTick+0x1e>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
  }

  /* Return function status */
  return status;
}
 80014e2:	0018      	movs	r0, r3
 80014e4:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	0021      	movs	r1, r4
 80014ea:	3801      	subs	r0, #1
 80014ec:	f000 f826 	bl	800153c <HAL_NVIC_SetPriority>
  HAL_StatusTypeDef  status = HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e7f6      	b.n	80014e2 <HAL_InitTick+0x1a>
 80014f4:	20000000 	.word	0x20000000

080014f8 <HAL_Init>:
{
 80014f8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80014fa:	4a08      	ldr	r2, [pc, #32]	; (800151c <HAL_Init+0x24>)
 80014fc:	6813      	ldr	r3, [r2, #0]
 80014fe:	2140      	movs	r1, #64	; 0x40
 8001500:	430b      	orrs	r3, r1
 8001502:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001504:	2003      	movs	r0, #3
 8001506:	f7ff ffdf 	bl	80014c8 <HAL_InitTick>
 800150a:	1e04      	subs	r4, r0, #0
 800150c:	d002      	beq.n	8001514 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800150e:	2401      	movs	r4, #1
}
 8001510:	0020      	movs	r0, r4
 8001512:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8001514:	f7ff fbdc 	bl	8000cd0 <HAL_MspInit>
 8001518:	e7fa      	b.n	8001510 <HAL_Init+0x18>
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	40022000 	.word	0x40022000

08001520 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001520:	4a02      	ldr	r2, [pc, #8]	; (800152c <HAL_IncTick+0xc>)
 8001522:	6813      	ldr	r3, [r2, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	4770      	bx	lr
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	200012a4 	.word	0x200012a4

08001530 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001530:	4b01      	ldr	r3, [pc, #4]	; (8001538 <HAL_GetTick+0x8>)
 8001532:	6818      	ldr	r0, [r3, #0]
}
 8001534:	4770      	bx	lr
 8001536:	46c0      	nop			; (mov r8, r8)
 8001538:	200012a4 	.word	0x200012a4

0800153c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800153c:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800153e:	2800      	cmp	r0, #0
 8001540:	db14      	blt.n	800156c <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001542:	0883      	lsrs	r3, r0, #2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4a15      	ldr	r2, [pc, #84]	; (800159c <HAL_NVIC_SetPriority+0x60>)
 8001548:	4694      	mov	ip, r2
 800154a:	4463      	add	r3, ip
 800154c:	26c0      	movs	r6, #192	; 0xc0
 800154e:	00b6      	lsls	r6, r6, #2
 8001550:	599d      	ldr	r5, [r3, r6]
 8001552:	2403      	movs	r4, #3
 8001554:	4020      	ands	r0, r4
 8001556:	00c0      	lsls	r0, r0, #3
 8001558:	22ff      	movs	r2, #255	; 0xff
 800155a:	0014      	movs	r4, r2
 800155c:	4084      	lsls	r4, r0
 800155e:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001560:	0189      	lsls	r1, r1, #6
 8001562:	400a      	ands	r2, r1
 8001564:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001566:	432a      	orrs	r2, r5
 8001568:	519a      	str	r2, [r3, r6]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800156a:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800156c:	b2c0      	uxtb	r0, r0
 800156e:	230f      	movs	r3, #15
 8001570:	4003      	ands	r3, r0
 8001572:	3b08      	subs	r3, #8
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4a09      	ldr	r2, [pc, #36]	; (80015a0 <HAL_NVIC_SetPriority+0x64>)
 800157a:	4694      	mov	ip, r2
 800157c:	4463      	add	r3, ip
 800157e:	69dd      	ldr	r5, [r3, #28]
 8001580:	2203      	movs	r2, #3
 8001582:	4010      	ands	r0, r2
 8001584:	00c0      	lsls	r0, r0, #3
 8001586:	24ff      	movs	r4, #255	; 0xff
 8001588:	0022      	movs	r2, r4
 800158a:	4082      	lsls	r2, r0
 800158c:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800158e:	0189      	lsls	r1, r1, #6
 8001590:	400c      	ands	r4, r1
 8001592:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001594:	432c      	orrs	r4, r5
 8001596:	61dc      	str	r4, [r3, #28]
 8001598:	e7e7      	b.n	800156a <HAL_NVIC_SetPriority+0x2e>
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	e000e100 	.word	0xe000e100
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a4:	1e43      	subs	r3, r0, #1
 80015a6:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <HAL_SYSTICK_Config+0x2c>)
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a8:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d80e      	bhi.n	80015cc <HAL_SYSTICK_Config+0x28>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ae:	4a09      	ldr	r2, [pc, #36]	; (80015d4 <HAL_SYSTICK_Config+0x30>)
 80015b0:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015b2:	4809      	ldr	r0, [pc, #36]	; (80015d8 <HAL_SYSTICK_Config+0x34>)
 80015b4:	6a03      	ldr	r3, [r0, #32]
 80015b6:	021b      	lsls	r3, r3, #8
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	21c0      	movs	r1, #192	; 0xc0
 80015bc:	0609      	lsls	r1, r1, #24
 80015be:	430b      	orrs	r3, r1
 80015c0:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c2:	2300      	movs	r3, #0
 80015c4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015c6:	3307      	adds	r3, #7
 80015c8:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015ca:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80015cc:	4770      	bx	lr
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	00ffffff 	.word	0x00ffffff
 80015d4:	e000e010 	.word	0xe000e010
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015de:	46de      	mov	lr, fp
 80015e0:	4657      	mov	r7, sl
 80015e2:	464e      	mov	r6, r9
 80015e4:	4645      	mov	r5, r8
 80015e6:	b5e0      	push	{r5, r6, r7, lr}
 80015e8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80015ea:	680b      	ldr	r3, [r1, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d100      	bne.n	80015f2 <HAL_GPIO_Init+0x16>
 80015f0:	e0be      	b.n	8001770 <HAL_GPIO_Init+0x194>
 80015f2:	2400      	movs	r4, #0
 80015f4:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80015f6:	2501      	movs	r5, #1
 80015f8:	46a8      	mov	r8, r5
    
    if(iocurrent)
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80015fa:	350f      	adds	r5, #15
 80015fc:	46aa      	mov	sl, r5
        GPIOx->OTYPER = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015fe:	3d0d      	subs	r5, #13
 8001600:	46a9      	mov	r9, r5
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001602:	4d5f      	ldr	r5, [pc, #380]	; (8001780 <HAL_GPIO_Init+0x1a4>)
 8001604:	1945      	adds	r5, r0, r5
 8001606:	1e6e      	subs	r6, r5, #1
 8001608:	41b5      	sbcs	r5, r6
 800160a:	3505      	adds	r5, #5
 800160c:	9503      	str	r5, [sp, #12]
 800160e:	e046      	b.n	800169e <HAL_GPIO_Init+0xc2>
        temp = GPIOx->AFR[position >> 3U];
 8001610:	08d5      	lsrs	r5, r2, #3
 8001612:	00ad      	lsls	r5, r5, #2
 8001614:	1943      	adds	r3, r0, r5
 8001616:	9302      	str	r3, [sp, #8]
 8001618:	6a1b      	ldr	r3, [r3, #32]
 800161a:	469c      	mov	ip, r3
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800161c:	2707      	movs	r7, #7
 800161e:	4017      	ands	r7, r2
 8001620:	00bf      	lsls	r7, r7, #2
 8001622:	230f      	movs	r3, #15
 8001624:	40bb      	lsls	r3, r7
 8001626:	469b      	mov	fp, r3
 8001628:	4663      	mov	r3, ip
 800162a:	465d      	mov	r5, fp
 800162c:	43ab      	bics	r3, r5
 800162e:	469c      	mov	ip, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001630:	690b      	ldr	r3, [r1, #16]
 8001632:	40bb      	lsls	r3, r7
 8001634:	001f      	movs	r7, r3
 8001636:	4663      	mov	r3, ip
 8001638:	431f      	orrs	r7, r3
        GPIOx->AFR[position >> 3U] = temp;
 800163a:	9b02      	ldr	r3, [sp, #8]
 800163c:	621f      	str	r7, [r3, #32]
 800163e:	e038      	b.n	80016b2 <HAL_GPIO_Init+0xd6>
        temp = GPIOx->OSPEEDR;
 8001640:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001642:	464f      	mov	r7, r9
 8001644:	40a7      	lsls	r7, r4
 8001646:	43bd      	bics	r5, r7
 8001648:	002f      	movs	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800164a:	68cd      	ldr	r5, [r1, #12]
 800164c:	40a5      	lsls	r5, r4
 800164e:	433d      	orrs	r5, r7
        GPIOx->OSPEEDR = temp;
 8001650:	6085      	str	r5, [r0, #8]
        temp= GPIOx->OTYPER;
 8001652:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001654:	43b5      	bics	r5, r6
 8001656:	002e      	movs	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001658:	684b      	ldr	r3, [r1, #4]
 800165a:	091d      	lsrs	r5, r3, #4
 800165c:	4643      	mov	r3, r8
 800165e:	401d      	ands	r5, r3
 8001660:	4095      	lsls	r5, r2
 8001662:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001664:	6045      	str	r5, [r0, #4]
 8001666:	e02a      	b.n	80016be <HAL_GPIO_Init+0xe2>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001668:	2600      	movs	r6, #0
 800166a:	e05e      	b.n	800172a <HAL_GPIO_Init+0x14e>
 800166c:	4646      	mov	r6, r8
 800166e:	e05c      	b.n	800172a <HAL_GPIO_Init+0x14e>
 8001670:	2602      	movs	r6, #2
 8001672:	e05a      	b.n	800172a <HAL_GPIO_Init+0x14e>
 8001674:	464e      	mov	r6, r9
 8001676:	e058      	b.n	800172a <HAL_GPIO_Init+0x14e>
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001678:	9b01      	ldr	r3, [sp, #4]
 800167a:	431d      	orrs	r5, r3
 800167c:	e061      	b.n	8001742 <HAL_GPIO_Init+0x166>

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800167e:	9b01      	ldr	r3, [sp, #4]
 8001680:	431d      	orrs	r5, r3
 8001682:	e065      	b.n	8001750 <HAL_GPIO_Init+0x174>
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001684:	9b01      	ldr	r3, [sp, #4]
 8001686:	431d      	orrs	r5, r3
 8001688:	e069      	b.n	800175e <HAL_GPIO_Init+0x182>

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 800168a:	9b01      	ldr	r3, [sp, #4]
 800168c:	432b      	orrs	r3, r5
        }
        EXTI->FTSR = temp;
 800168e:	4d3d      	ldr	r5, [pc, #244]	; (8001784 <HAL_GPIO_Init+0x1a8>)
 8001690:	60eb      	str	r3, [r5, #12]
      }
    }
    position++;
 8001692:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8001694:	680b      	ldr	r3, [r1, #0]
 8001696:	3402      	adds	r4, #2
 8001698:	001d      	movs	r5, r3
 800169a:	40d5      	lsrs	r5, r2
 800169c:	d068      	beq.n	8001770 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800169e:	4646      	mov	r6, r8
 80016a0:	4096      	lsls	r6, r2
 80016a2:	4033      	ands	r3, r6
 80016a4:	9301      	str	r3, [sp, #4]
    if(iocurrent)
 80016a6:	d0f4      	beq.n	8001692 <HAL_GPIO_Init+0xb6>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80016a8:	684d      	ldr	r5, [r1, #4]
 80016aa:	4657      	mov	r7, sl
 80016ac:	43bd      	bics	r5, r7
 80016ae:	2d02      	cmp	r5, #2
 80016b0:	d0ae      	beq.n	8001610 <HAL_GPIO_Init+0x34>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016b2:	684d      	ldr	r5, [r1, #4]
 80016b4:	4657      	mov	r7, sl
 80016b6:	43bd      	bics	r5, r7
 80016b8:	3d01      	subs	r5, #1
 80016ba:	2d01      	cmp	r5, #1
 80016bc:	d9c0      	bls.n	8001640 <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 80016be:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016c0:	464e      	mov	r6, r9
 80016c2:	40a6      	lsls	r6, r4
 80016c4:	43f6      	mvns	r6, r6
 80016c6:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016c8:	684d      	ldr	r5, [r1, #4]
 80016ca:	464b      	mov	r3, r9
 80016cc:	401d      	ands	r5, r3
 80016ce:	40a5      	lsls	r5, r4
 80016d0:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 80016d2:	6005      	str	r5, [r0, #0]
      temp = GPIOx->PUPDR;
 80016d4:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016d6:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80016d8:	688d      	ldr	r5, [r1, #8]
 80016da:	40a5      	lsls	r5, r4
 80016dc:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80016de:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80016e0:	684b      	ldr	r3, [r1, #4]
 80016e2:	2580      	movs	r5, #128	; 0x80
 80016e4:	056d      	lsls	r5, r5, #21
 80016e6:	422b      	tst	r3, r5
 80016e8:	d0d3      	beq.n	8001692 <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	4e27      	ldr	r6, [pc, #156]	; (8001788 <HAL_GPIO_Init+0x1ac>)
 80016ec:	6b75      	ldr	r5, [r6, #52]	; 0x34
 80016ee:	4643      	mov	r3, r8
 80016f0:	431d      	orrs	r5, r3
 80016f2:	6375      	str	r5, [r6, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80016f4:	0895      	lsrs	r5, r2, #2
 80016f6:	00ad      	lsls	r5, r5, #2
 80016f8:	4b24      	ldr	r3, [pc, #144]	; (800178c <HAL_GPIO_Init+0x1b0>)
 80016fa:	469c      	mov	ip, r3
 80016fc:	4465      	add	r5, ip
 80016fe:	68ab      	ldr	r3, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001700:	464f      	mov	r7, r9
 8001702:	4017      	ands	r7, r2
 8001704:	00bf      	lsls	r7, r7, #2
 8001706:	260f      	movs	r6, #15
 8001708:	40be      	lsls	r6, r7
 800170a:	43b3      	bics	r3, r6
 800170c:	469c      	mov	ip, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800170e:	26a0      	movs	r6, #160	; 0xa0
 8001710:	05f6      	lsls	r6, r6, #23
 8001712:	42b0      	cmp	r0, r6
 8001714:	d0a8      	beq.n	8001668 <HAL_GPIO_Init+0x8c>
 8001716:	4e1e      	ldr	r6, [pc, #120]	; (8001790 <HAL_GPIO_Init+0x1b4>)
 8001718:	42b0      	cmp	r0, r6
 800171a:	d0a7      	beq.n	800166c <HAL_GPIO_Init+0x90>
 800171c:	4e1d      	ldr	r6, [pc, #116]	; (8001794 <HAL_GPIO_Init+0x1b8>)
 800171e:	42b0      	cmp	r0, r6
 8001720:	d0a6      	beq.n	8001670 <HAL_GPIO_Init+0x94>
 8001722:	4e1d      	ldr	r6, [pc, #116]	; (8001798 <HAL_GPIO_Init+0x1bc>)
 8001724:	42b0      	cmp	r0, r6
 8001726:	d0a5      	beq.n	8001674 <HAL_GPIO_Init+0x98>
 8001728:	9e03      	ldr	r6, [sp, #12]
 800172a:	40be      	lsls	r6, r7
 800172c:	4663      	mov	r3, ip
 800172e:	431e      	orrs	r6, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001730:	60ae      	str	r6, [r5, #8]
        temp = EXTI->IMR;
 8001732:	4d14      	ldr	r5, [pc, #80]	; (8001784 <HAL_GPIO_Init+0x1a8>)
 8001734:	682d      	ldr	r5, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
 8001736:	9b01      	ldr	r3, [sp, #4]
 8001738:	43de      	mvns	r6, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800173a:	684b      	ldr	r3, [r1, #4]
 800173c:	03db      	lsls	r3, r3, #15
 800173e:	d49b      	bmi.n	8001678 <HAL_GPIO_Init+0x9c>
        temp &= ~((uint32_t)iocurrent);
 8001740:	4035      	ands	r5, r6
        EXTI->IMR = temp;
 8001742:	4f10      	ldr	r7, [pc, #64]	; (8001784 <HAL_GPIO_Init+0x1a8>)
 8001744:	603d      	str	r5, [r7, #0]
        temp = EXTI->EMR;
 8001746:	687d      	ldr	r5, [r7, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001748:	684b      	ldr	r3, [r1, #4]
 800174a:	039b      	lsls	r3, r3, #14
 800174c:	d497      	bmi.n	800167e <HAL_GPIO_Init+0xa2>
        temp &= ~((uint32_t)iocurrent);
 800174e:	4035      	ands	r5, r6
        EXTI->EMR = temp;
 8001750:	4f0c      	ldr	r7, [pc, #48]	; (8001784 <HAL_GPIO_Init+0x1a8>)
 8001752:	607d      	str	r5, [r7, #4]
        temp = EXTI->RTSR;
 8001754:	68bd      	ldr	r5, [r7, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001756:	684b      	ldr	r3, [r1, #4]
 8001758:	02db      	lsls	r3, r3, #11
 800175a:	d493      	bmi.n	8001684 <HAL_GPIO_Init+0xa8>
        temp &= ~((uint32_t)iocurrent);
 800175c:	4035      	ands	r5, r6
        EXTI->RTSR = temp;
 800175e:	4f09      	ldr	r7, [pc, #36]	; (8001784 <HAL_GPIO_Init+0x1a8>)
 8001760:	60bd      	str	r5, [r7, #8]
        temp = EXTI->FTSR;
 8001762:	68fd      	ldr	r5, [r7, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001764:	684b      	ldr	r3, [r1, #4]
 8001766:	029b      	lsls	r3, r3, #10
 8001768:	d48f      	bmi.n	800168a <HAL_GPIO_Init+0xae>
        temp &= ~((uint32_t)iocurrent);
 800176a:	002b      	movs	r3, r5
 800176c:	4033      	ands	r3, r6
 800176e:	e78e      	b.n	800168e <HAL_GPIO_Init+0xb2>
  }
}
 8001770:	b005      	add	sp, #20
 8001772:	bc3c      	pop	{r2, r3, r4, r5}
 8001774:	4690      	mov	r8, r2
 8001776:	4699      	mov	r9, r3
 8001778:	46a2      	mov	sl, r4
 800177a:	46ab      	mov	fp, r5
 800177c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	afffe400 	.word	0xafffe400
 8001784:	40010400 	.word	0x40010400
 8001788:	40021000 	.word	0x40021000
 800178c:	40010000 	.word	0x40010000
 8001790:	50000400 	.word	0x50000400
 8001794:	50000800 	.word	0x50000800
 8001798:	50000c00 	.word	0x50000c00

0800179c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800179c:	6900      	ldr	r0, [r0, #16]
 800179e:	4008      	ands	r0, r1
 80017a0:	1e41      	subs	r1, r0, #1
 80017a2:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80017a4:	b2c0      	uxtb	r0, r0
}
 80017a6:	4770      	bx	lr

080017a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80017a8:	2a00      	cmp	r2, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80017ac:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80017ae:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80017b0:	6181      	str	r1, [r0, #24]
 80017b2:	e7fc      	b.n	80017ae <HAL_GPIO_WritePin+0x6>

080017b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017b4:	b510      	push	{r4, lr}
 80017b6:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017b8:	d059      	beq.n	800186e <HAL_I2C_Init+0xba>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017ba:	2341      	movs	r3, #65	; 0x41
 80017bc:	5cc3      	ldrb	r3, [r0, r3]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d043      	beq.n	800184a <HAL_I2C_Init+0x96>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017c2:	2224      	movs	r2, #36	; 0x24
 80017c4:	2341      	movs	r3, #65	; 0x41
 80017c6:	54e2      	strb	r2, [r4, r3]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017c8:	6822      	ldr	r2, [r4, #0]
 80017ca:	6813      	ldr	r3, [r2, #0]
 80017cc:	2101      	movs	r1, #1
 80017ce:	438b      	bics	r3, r1
 80017d0:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017d2:	6822      	ldr	r2, [r4, #0]
 80017d4:	4b27      	ldr	r3, [pc, #156]	; (8001874 <HAL_I2C_Init+0xc0>)
 80017d6:	6861      	ldr	r1, [r4, #4]
 80017d8:	400b      	ands	r3, r1
 80017da:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017dc:	6822      	ldr	r2, [r4, #0]
 80017de:	6893      	ldr	r3, [r2, #8]
 80017e0:	4925      	ldr	r1, [pc, #148]	; (8001878 <HAL_I2C_Init+0xc4>)
 80017e2:	400b      	ands	r3, r1
 80017e4:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017e6:	68e3      	ldr	r3, [r4, #12]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d034      	beq.n	8001856 <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017ec:	6822      	ldr	r2, [r4, #0]
 80017ee:	2384      	movs	r3, #132	; 0x84
 80017f0:	021b      	lsls	r3, r3, #8
 80017f2:	68a1      	ldr	r1, [r4, #8]
 80017f4:	430b      	orrs	r3, r1
 80017f6:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017f8:	68e3      	ldr	r3, [r4, #12]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d032      	beq.n	8001864 <HAL_I2C_Init+0xb0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017fe:	6822      	ldr	r2, [r4, #0]
 8001800:	6851      	ldr	r1, [r2, #4]
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <HAL_I2C_Init+0xc8>)
 8001804:	430b      	orrs	r3, r1
 8001806:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001808:	6822      	ldr	r2, [r4, #0]
 800180a:	68d3      	ldr	r3, [r2, #12]
 800180c:	491a      	ldr	r1, [pc, #104]	; (8001878 <HAL_I2C_Init+0xc4>)
 800180e:	400b      	ands	r3, r1
 8001810:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001812:	6821      	ldr	r1, [r4, #0]
 8001814:	6923      	ldr	r3, [r4, #16]
 8001816:	6962      	ldr	r2, [r4, #20]
 8001818:	4313      	orrs	r3, r2
 800181a:	69a2      	ldr	r2, [r4, #24]
 800181c:	0212      	lsls	r2, r2, #8
 800181e:	4313      	orrs	r3, r2
 8001820:	60cb      	str	r3, [r1, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001822:	6822      	ldr	r2, [r4, #0]
 8001824:	69e3      	ldr	r3, [r4, #28]
 8001826:	6a21      	ldr	r1, [r4, #32]
 8001828:	430b      	orrs	r3, r1
 800182a:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800182c:	6822      	ldr	r2, [r4, #0]
 800182e:	6813      	ldr	r3, [r2, #0]
 8001830:	2101      	movs	r1, #1
 8001832:	430b      	orrs	r3, r1
 8001834:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001836:	2300      	movs	r3, #0
 8001838:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800183a:	311f      	adds	r1, #31
 800183c:	2241      	movs	r2, #65	; 0x41
 800183e:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001840:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001842:	3201      	adds	r2, #1
 8001844:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 8001846:	2000      	movs	r0, #0
}
 8001848:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800184a:	2200      	movs	r2, #0
 800184c:	3340      	adds	r3, #64	; 0x40
 800184e:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8001850:	f7ff fa52 	bl	8000cf8 <HAL_I2C_MspInit>
 8001854:	e7b5      	b.n	80017c2 <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001856:	6822      	ldr	r2, [r4, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	68a1      	ldr	r1, [r4, #8]
 800185e:	430b      	orrs	r3, r1
 8001860:	6093      	str	r3, [r2, #8]
 8001862:	e7c9      	b.n	80017f8 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001864:	6823      	ldr	r3, [r4, #0]
 8001866:	2280      	movs	r2, #128	; 0x80
 8001868:	0112      	lsls	r2, r2, #4
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	e7c7      	b.n	80017fe <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800186e:	2001      	movs	r0, #1
 8001870:	e7ea      	b.n	8001848 <HAL_I2C_Init+0x94>
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	f0ffffff 	.word	0xf0ffffff
 8001878:	ffff7fff 	.word	0xffff7fff
 800187c:	02008000 	.word	0x02008000

08001880 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001880:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001882:	2341      	movs	r3, #65	; 0x41
 8001884:	5cc2      	ldrb	r2, [r0, r3]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001886:	3b3f      	subs	r3, #63	; 0x3f
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001888:	2a20      	cmp	r2, #32
 800188a:	d001      	beq.n	8001890 <HAL_I2CEx_ConfigAnalogFilter+0x10>
  }
}
 800188c:	0018      	movs	r0, r3
 800188e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8001890:	333e      	adds	r3, #62	; 0x3e
 8001892:	5cc2      	ldrb	r2, [r0, r3]
 8001894:	3b3e      	subs	r3, #62	; 0x3e
 8001896:	2a01      	cmp	r2, #1
 8001898:	d0f8      	beq.n	800188c <HAL_I2CEx_ConfigAnalogFilter+0xc>
 800189a:	2440      	movs	r4, #64	; 0x40
 800189c:	2201      	movs	r2, #1
 800189e:	5502      	strb	r2, [r0, r4]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80018a0:	2541      	movs	r5, #65	; 0x41
 80018a2:	3322      	adds	r3, #34	; 0x22
 80018a4:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 80018a6:	6806      	ldr	r6, [r0, #0]
 80018a8:	6833      	ldr	r3, [r6, #0]
 80018aa:	4393      	bics	r3, r2
 80018ac:	6033      	str	r3, [r6, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018ae:	6806      	ldr	r6, [r0, #0]
 80018b0:	6833      	ldr	r3, [r6, #0]
 80018b2:	4f08      	ldr	r7, [pc, #32]	; (80018d4 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 80018b4:	403b      	ands	r3, r7
 80018b6:	6033      	str	r3, [r6, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80018b8:	6806      	ldr	r6, [r0, #0]
 80018ba:	6833      	ldr	r3, [r6, #0]
 80018bc:	4319      	orrs	r1, r3
 80018be:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 80018c0:	6801      	ldr	r1, [r0, #0]
 80018c2:	680b      	ldr	r3, [r1, #0]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80018c8:	2320      	movs	r3, #32
 80018ca:	5543      	strb	r3, [r0, r5]
    __HAL_UNLOCK(hi2c);
 80018cc:	2300      	movs	r3, #0
 80018ce:	5503      	strb	r3, [r0, r4]
    return HAL_OK;
 80018d0:	e7dc      	b.n	800188c <HAL_I2CEx_ConfigAnalogFilter+0xc>
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	ffffefff 	.word	0xffffefff

080018d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018d8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018da:	2341      	movs	r3, #65	; 0x41
 80018dc:	5cc2      	ldrb	r2, [r0, r3]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80018de:	3b3f      	subs	r3, #63	; 0x3f
  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e0:	2a20      	cmp	r2, #32
 80018e2:	d001      	beq.n	80018e8 <HAL_I2CEx_ConfigDigitalFilter+0x10>
  }
}
 80018e4:	0018      	movs	r0, r3
 80018e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80018e8:	333e      	adds	r3, #62	; 0x3e
 80018ea:	5cc2      	ldrb	r2, [r0, r3]
 80018ec:	3b3e      	subs	r3, #62	; 0x3e
 80018ee:	2a01      	cmp	r2, #1
 80018f0:	d0f8      	beq.n	80018e4 <HAL_I2CEx_ConfigDigitalFilter+0xc>
 80018f2:	2440      	movs	r4, #64	; 0x40
 80018f4:	2201      	movs	r2, #1
 80018f6:	5502      	strb	r2, [r0, r4]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80018f8:	2541      	movs	r5, #65	; 0x41
 80018fa:	3322      	adds	r3, #34	; 0x22
 80018fc:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 80018fe:	6806      	ldr	r6, [r0, #0]
 8001900:	6833      	ldr	r3, [r6, #0]
 8001902:	4393      	bics	r3, r2
 8001904:	6033      	str	r3, [r6, #0]
    tmpreg = hi2c->Instance->CR1;
 8001906:	6806      	ldr	r6, [r0, #0]
 8001908:	6833      	ldr	r3, [r6, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800190a:	4f07      	ldr	r7, [pc, #28]	; (8001928 <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 800190c:	403b      	ands	r3, r7
    tmpreg |= DigitalFilter << 8U;
 800190e:	0209      	lsls	r1, r1, #8
 8001910:	4319      	orrs	r1, r3
    hi2c->Instance->CR1 = tmpreg;
 8001912:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001914:	6801      	ldr	r1, [r0, #0]
 8001916:	680b      	ldr	r3, [r1, #0]
 8001918:	4313      	orrs	r3, r2
 800191a:	600b      	str	r3, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800191c:	2320      	movs	r3, #32
 800191e:	5543      	strb	r3, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8001920:	2300      	movs	r3, #0
 8001922:	5503      	strb	r3, [r0, r4]
    return HAL_OK;
 8001924:	e7de      	b.n	80018e4 <HAL_I2CEx_ConfigDigitalFilter+0xc>
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	fffff0ff 	.word	0xfffff0ff

0800192c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800192c:	b570      	push	{r4, r5, r6, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	1e04      	subs	r4, r0, #0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001932:	d100      	bne.n	8001936 <HAL_PCD_Init+0xa>
 8001934:	e06d      	b.n	8001a12 <HAL_PCD_Init+0xe6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001936:	4b38      	ldr	r3, [pc, #224]	; (8001a18 <HAL_PCD_Init+0xec>)
 8001938:	5cc3      	ldrb	r3, [r0, r3]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d055      	beq.n	80019ea <HAL_PCD_Init+0xbe>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800193e:	2203      	movs	r2, #3
 8001940:	4b35      	ldr	r3, [pc, #212]	; (8001a18 <HAL_PCD_Init+0xec>)
 8001942:	54e2      	strb	r2, [r4, r3]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001944:	6820      	ldr	r0, [r4, #0]
 8001946:	f001 f983 	bl	8002c50 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800194a:	6860      	ldr	r0, [r4, #4]
 800194c:	2800      	cmp	r0, #0
 800194e:	d02e      	beq.n	80019ae <HAL_PCD_Init+0x82>
 8001950:	2300      	movs	r3, #0
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001952:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001954:	2100      	movs	r1, #0
    hpcd->IN_ep[i].is_in = 1U;
 8001956:	015a      	lsls	r2, r3, #5
 8001958:	18a2      	adds	r2, r4, r2
 800195a:	0015      	movs	r5, r2
 800195c:	3529      	adds	r5, #41	; 0x29
 800195e:	702e      	strb	r6, [r5, #0]
    hpcd->IN_ep[i].num = i;
 8001960:	3d01      	subs	r5, #1
 8001962:	702b      	strb	r3, [r5, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001964:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001966:	3503      	adds	r5, #3
 8001968:	7029      	strb	r1, [r5, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800196a:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 800196c:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 800196e:	1c9a      	adds	r2, r3, #2
 8001970:	0152      	lsls	r2, r2, #5
 8001972:	5111      	str	r1, [r2, r4]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001974:	3301      	adds	r3, #1
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4283      	cmp	r3, r0
 800197a:	d3ec      	bcc.n	8001956 <HAL_PCD_Init+0x2a>
 800197c:	2200      	movs	r2, #0
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800197e:	2100      	movs	r1, #0
 8001980:	0153      	lsls	r3, r2, #5
 8001982:	18e3      	adds	r3, r4, r3
 8001984:	001d      	movs	r5, r3
 8001986:	352a      	adds	r5, #42	; 0x2a
 8001988:	35ff      	adds	r5, #255	; 0xff
 800198a:	7029      	strb	r1, [r5, #0]
    hpcd->OUT_ep[i].num = i;
 800198c:	3d01      	subs	r5, #1
 800198e:	702a      	strb	r2, [r5, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001990:	3503      	adds	r5, #3
 8001992:	7029      	strb	r1, [r5, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001994:	350d      	adds	r5, #13
 8001996:	6029      	str	r1, [r5, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001998:	333d      	adds	r3, #61	; 0x3d
 800199a:	33ff      	adds	r3, #255	; 0xff
 800199c:	6019      	str	r1, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800199e:	0013      	movs	r3, r2
 80019a0:	330a      	adds	r3, #10
 80019a2:	015b      	lsls	r3, r3, #5
 80019a4:	5119      	str	r1, [r3, r4]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019a6:	3201      	adds	r2, #1
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	4282      	cmp	r2, r0
 80019ac:	d3e8      	bcc.n	8001980 <HAL_PCD_Init+0x54>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019ae:	0023      	movs	r3, r4
 80019b0:	3310      	adds	r3, #16
 80019b2:	466a      	mov	r2, sp
 80019b4:	cb23      	ldmia	r3!, {r0, r1, r5}
 80019b6:	c223      	stmia	r2!, {r0, r1, r5}
 80019b8:	cb03      	ldmia	r3!, {r0, r1}
 80019ba:	c203      	stmia	r2!, {r0, r1}
 80019bc:	6861      	ldr	r1, [r4, #4]
 80019be:	68a2      	ldr	r2, [r4, #8]
 80019c0:	68e3      	ldr	r3, [r4, #12]
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	f001 f94e 	bl	8002c64 <USB_DevInit>
 80019c8:	1e05      	subs	r5, r0, #0
 80019ca:	d115      	bne.n	80019f8 <HAL_PCD_Init+0xcc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 80019cc:	2200      	movs	r2, #0
 80019ce:	2324      	movs	r3, #36	; 0x24
 80019d0:	54e2      	strb	r2, [r4, r3]
  hpcd->State = HAL_PCD_STATE_READY;
 80019d2:	3201      	adds	r2, #1
 80019d4:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <HAL_PCD_Init+0xec>)
 80019d6:	54e2      	strb	r2, [r4, r3]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80019d8:	69e3      	ldr	r3, [r4, #28]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d011      	beq.n	8001a02 <HAL_PCD_Init+0xd6>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }


  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 80019de:	6a23      	ldr	r3, [r4, #32]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d012      	beq.n	8001a0a <HAL_PCD_Init+0xde>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
  }

  return HAL_OK;
}
 80019e4:	0028      	movs	r0, r5
 80019e6:	b006      	add	sp, #24
 80019e8:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80019ea:	2200      	movs	r2, #0
 80019ec:	238a      	movs	r3, #138	; 0x8a
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 80019f2:	f7ff fab7 	bl	8000f64 <HAL_PCD_MspInit>
 80019f6:	e7a2      	b.n	800193e <HAL_PCD_Init+0x12>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019f8:	2202      	movs	r2, #2
 80019fa:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <HAL_PCD_Init+0xec>)
 80019fc:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 80019fe:	2501      	movs	r5, #1
 8001a00:	e7f0      	b.n	80019e4 <HAL_PCD_Init+0xb8>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001a02:	0020      	movs	r0, r4
 8001a04:	f000 f81a 	bl	8001a3c <HAL_PCDEx_ActivateLPM>
 8001a08:	e7e9      	b.n	80019de <HAL_PCD_Init+0xb2>
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 8001a0a:	0020      	movs	r0, r4
 8001a0c:	f000 f806 	bl	8001a1c <HAL_PCDEx_ActivateBCD>
 8001a10:	e7e8      	b.n	80019e4 <HAL_PCD_Init+0xb8>
    return HAL_ERROR;
 8001a12:	2501      	movs	r5, #1
 8001a14:	e7e6      	b.n	80019e4 <HAL_PCD_Init+0xb8>
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	00000229 	.word	0x00000229

08001a1c <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_TypeDef *USBx = hpcd->Instance;
 8001a1c:	6802      	ldr	r2, [r0, #0]
  hpcd->battery_charging_active = 1U;
 8001a1e:	2101      	movs	r1, #1
 8001a20:	239b      	movs	r3, #155	; 0x9b
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	50c1      	str	r1, [r0, r3]

  USBx->BCDR |= (USB_BCDR_BCDEN);
 8001a26:	2358      	movs	r3, #88	; 0x58
 8001a28:	5ad1      	ldrh	r1, [r2, r3]
 8001a2a:	2001      	movs	r0, #1
 8001a2c:	4301      	orrs	r1, r0
 8001a2e:	52d1      	strh	r1, [r2, r3]
  /* Enable DCD : Data Contact Detect */
  USBx->BCDR |= (USB_BCDR_DCDEN);
 8001a30:	5ad1      	ldrh	r1, [r2, r3]
 8001a32:	3001      	adds	r0, #1
 8001a34:	4301      	orrs	r1, r0
 8001a36:	52d1      	strh	r1, [r2, r3]

  return HAL_OK;
}
 8001a38:	2000      	movs	r0, #0
 8001a3a:	4770      	bx	lr

08001a3c <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8001a3c:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8001a3e:	2101      	movs	r1, #1
 8001a40:	239a      	movs	r3, #154	; 0x9a
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	50c1      	str	r1, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 8001a46:	2100      	movs	r1, #0
 8001a48:	3b08      	subs	r3, #8
 8001a4a:	54c1      	strb	r1, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001a4c:	2354      	movs	r3, #84	; 0x54
 8001a4e:	5ad1      	ldrh	r1, [r2, r3]
 8001a50:	2001      	movs	r0, #1
 8001a52:	4301      	orrs	r1, r0
 8001a54:	52d1      	strh	r1, [r2, r3]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001a56:	5ad1      	ldrh	r1, [r2, r3]
 8001a58:	3001      	adds	r0, #1
 8001a5a:	4301      	orrs	r1, r0
 8001a5c:	52d1      	strh	r1, [r2, r3]

  return HAL_OK;
}
 8001a5e:	2000      	movs	r0, #0
 8001a60:	4770      	bx	lr
	...

08001a64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a64:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001a66:	4b1d      	ldr	r3, [pc, #116]	; (8001adc <HAL_RCC_GetSysClockFreq+0x78>)
 8001a68:	68d9      	ldr	r1, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a6a:	230c      	movs	r3, #12
 8001a6c:	400b      	ands	r3, r1
 8001a6e:	2b08      	cmp	r3, #8
 8001a70:	d030      	beq.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x70>
 8001a72:	2b0c      	cmp	r3, #12
 8001a74:	d010      	beq.n	8001a98 <HAL_RCC_GetSysClockFreq+0x34>
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d008      	beq.n	8001a8c <HAL_RCC_GetSysClockFreq+0x28>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_RCC_GetSysClockFreq+0x78>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	041b      	lsls	r3, r3, #16
 8001a80:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001a82:	3301      	adds	r3, #1
 8001a84:	2080      	movs	r0, #128	; 0x80
 8001a86:	0200      	lsls	r0, r0, #8
 8001a88:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 8001a8a:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a8c:	4b13      	ldr	r3, [pc, #76]	; (8001adc <HAL_RCC_GetSysClockFreq+0x78>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	06db      	lsls	r3, r3, #27
 8001a92:	d421      	bmi.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x74>
        sysclockfreq =  HSI_VALUE;
 8001a94:	4812      	ldr	r0, [pc, #72]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001a96:	e7f8      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001a98:	028b      	lsls	r3, r1, #10
 8001a9a:	0f1b      	lsrs	r3, r3, #28
 8001a9c:	4a11      	ldr	r2, [pc, #68]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x80>)
 8001a9e:	5cd0      	ldrb	r0, [r2, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001aa0:	0209      	lsls	r1, r1, #8
 8001aa2:	0f89      	lsrs	r1, r1, #30
 8001aa4:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	; (8001adc <HAL_RCC_GetSysClockFreq+0x78>)
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	03db      	lsls	r3, r3, #15
 8001aac:	d408      	bmi.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x5c>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_RCC_GetSysClockFreq+0x78>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	06db      	lsls	r3, r3, #27
 8001ab4:	d509      	bpl.n	8001aca <HAL_RCC_GetSysClockFreq+0x66>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x84>)
 8001ab8:	4358      	muls	r0, r3
 8001aba:	f7fe fb2d 	bl	8000118 <__udivsi3>
 8001abe:	e7e4      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
        pllvco = (HSE_VALUE * pllm) / plld;
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <HAL_RCC_GetSysClockFreq+0x88>)
 8001ac2:	4358      	muls	r0, r3
 8001ac4:	f7fe fb28 	bl	8000118 <__udivsi3>
 8001ac8:	e7df      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
         pllvco = (HSI_VALUE * pllm) / plld;
 8001aca:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001acc:	4358      	muls	r0, r3
 8001ace:	f7fe fb23 	bl	8000118 <__udivsi3>
 8001ad2:	e7da      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
      sysclockfreq = HSE_VALUE;
 8001ad4:	4805      	ldr	r0, [pc, #20]	; (8001aec <HAL_RCC_GetSysClockFreq+0x88>)
 8001ad6:	e7d8      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ad8:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x84>)
  return sysclockfreq;
 8001ada:	e7d6      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x26>
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	00f42400 	.word	0x00f42400
 8001ae4:	08004974 	.word	0x08004974
 8001ae8:	003d0900 	.word	0x003d0900
 8001aec:	007a1200 	.word	0x007a1200

08001af0 <HAL_RCC_OscConfig>:
{
 8001af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001af2:	46d6      	mov	lr, sl
 8001af4:	464f      	mov	r7, r9
 8001af6:	4646      	mov	r6, r8
 8001af8:	b5c0      	push	{r6, r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 8001afe:	d100      	bne.n	8001b02 <HAL_RCC_OscConfig+0x12>
 8001b00:	e2c2      	b.n	8002088 <HAL_RCC_OscConfig+0x598>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b02:	4bbb      	ldr	r3, [pc, #748]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001b04:	68da      	ldr	r2, [r3, #12]
 8001b06:	250c      	movs	r5, #12
 8001b08:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b0a:	68de      	ldr	r6, [r3, #12]
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	025b      	lsls	r3, r3, #9
 8001b10:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b12:	6803      	ldr	r3, [r0, #0]
 8001b14:	07db      	lsls	r3, r3, #31
 8001b16:	d53c      	bpl.n	8001b92 <HAL_RCC_OscConfig+0xa2>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b18:	2d08      	cmp	r5, #8
 8001b1a:	d031      	beq.n	8001b80 <HAL_RCC_OscConfig+0x90>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b1c:	2d0c      	cmp	r5, #12
 8001b1e:	d02d      	beq.n	8001b7c <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b20:	6863      	ldr	r3, [r4, #4]
 8001b22:	2280      	movs	r2, #128	; 0x80
 8001b24:	0252      	lsls	r2, r2, #9
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d055      	beq.n	8001bd6 <HAL_RCC_OscConfig+0xe6>
 8001b2a:	22a0      	movs	r2, #160	; 0xa0
 8001b2c:	02d2      	lsls	r2, r2, #11
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d058      	beq.n	8001be4 <HAL_RCC_OscConfig+0xf4>
 8001b32:	49af      	ldr	r1, [pc, #700]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001b34:	680b      	ldr	r3, [r1, #0]
 8001b36:	4aaf      	ldr	r2, [pc, #700]	; (8001df4 <HAL_RCC_OscConfig+0x304>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	600b      	str	r3, [r1, #0]
 8001b3c:	680b      	ldr	r3, [r1, #0]
 8001b3e:	2280      	movs	r2, #128	; 0x80
 8001b40:	0252      	lsls	r2, r2, #9
 8001b42:	4013      	ands	r3, r2
 8001b44:	9301      	str	r3, [sp, #4]
 8001b46:	9b01      	ldr	r3, [sp, #4]
 8001b48:	680b      	ldr	r3, [r1, #0]
 8001b4a:	4aab      	ldr	r2, [pc, #684]	; (8001df8 <HAL_RCC_OscConfig+0x308>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	600b      	str	r3, [r1, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b50:	6863      	ldr	r3, [r4, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d052      	beq.n	8001bfc <HAL_RCC_OscConfig+0x10c>
        tickstart = HAL_GetTick();
 8001b56:	f7ff fceb 	bl	8001530 <HAL_GetTick>
 8001b5a:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b5c:	4ba4      	ldr	r3, [pc, #656]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001b5e:	4698      	mov	r8, r3
 8001b60:	2780      	movs	r7, #128	; 0x80
 8001b62:	02bf      	lsls	r7, r7, #10
 8001b64:	4643      	mov	r3, r8
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	423b      	tst	r3, r7
 8001b6a:	d112      	bne.n	8001b92 <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b6c:	f7ff fce0 	bl	8001530 <HAL_GetTick>
 8001b70:	464b      	mov	r3, r9
 8001b72:	1ac0      	subs	r0, r0, r3
 8001b74:	2864      	cmp	r0, #100	; 0x64
 8001b76:	d9f5      	bls.n	8001b64 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b78:	2003      	movs	r0, #3
 8001b7a:	e286      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b7c:	2e00      	cmp	r6, #0
 8001b7e:	d0cf      	beq.n	8001b20 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b80:	4b9b      	ldr	r3, [pc, #620]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	039b      	lsls	r3, r3, #14
 8001b86:	d504      	bpl.n	8001b92 <HAL_RCC_OscConfig+0xa2>
        return HAL_ERROR;
 8001b88:	2001      	movs	r0, #1
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8a:	6863      	ldr	r3, [r4, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d100      	bne.n	8001b92 <HAL_RCC_OscConfig+0xa2>
 8001b90:	e27b      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b92:	6823      	ldr	r3, [r4, #0]
 8001b94:	079b      	lsls	r3, r3, #30
 8001b96:	d56b      	bpl.n	8001c70 <HAL_RCC_OscConfig+0x180>
    hsi_state = RCC_OscInitStruct->HSIState;
 8001b98:	68e3      	ldr	r3, [r4, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b9a:	2d04      	cmp	r5, #4
 8001b9c:	d043      	beq.n	8001c26 <HAL_RCC_OscConfig+0x136>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b9e:	2d0c      	cmp	r5, #12
 8001ba0:	d03f      	beq.n	8001c22 <HAL_RCC_OscConfig+0x132>
      if(hsi_state != RCC_HSI_OFF)
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d100      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xb8>
 8001ba6:	e0b9      	b.n	8001d1c <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ba8:	4991      	ldr	r1, [pc, #580]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001baa:	680a      	ldr	r2, [r1, #0]
 8001bac:	2009      	movs	r0, #9
 8001bae:	4382      	bics	r2, r0
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fcbc 	bl	8001530 <HAL_GetTick>
 8001bb8:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bba:	4f8d      	ldr	r7, [pc, #564]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001bbc:	2604      	movs	r6, #4
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	421e      	tst	r6, r3
 8001bc2:	d000      	beq.n	8001bc6 <HAL_RCC_OscConfig+0xd6>
 8001bc4:	e0a1      	b.n	8001d0a <HAL_RCC_OscConfig+0x21a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bc6:	f7ff fcb3 	bl	8001530 <HAL_GetTick>
 8001bca:	4643      	mov	r3, r8
 8001bcc:	1ac0      	subs	r0, r0, r3
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d9f5      	bls.n	8001bbe <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	e259      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd6:	4a86      	ldr	r2, [pc, #536]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001bd8:	6811      	ldr	r1, [r2, #0]
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	025b      	lsls	r3, r3, #9
 8001bde:	430b      	orrs	r3, r1
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	e7b5      	b.n	8001b50 <HAL_RCC_OscConfig+0x60>
 8001be4:	4b82      	ldr	r3, [pc, #520]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001be6:	6819      	ldr	r1, [r3, #0]
 8001be8:	2280      	movs	r2, #128	; 0x80
 8001bea:	02d2      	lsls	r2, r2, #11
 8001bec:	430a      	orrs	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	6819      	ldr	r1, [r3, #0]
 8001bf2:	2280      	movs	r2, #128	; 0x80
 8001bf4:	0252      	lsls	r2, r2, #9
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	e7a9      	b.n	8001b50 <HAL_RCC_OscConfig+0x60>
        tickstart = HAL_GetTick();
 8001bfc:	f7ff fc98 	bl	8001530 <HAL_GetTick>
 8001c00:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c02:	4b7b      	ldr	r3, [pc, #492]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001c04:	4698      	mov	r8, r3
 8001c06:	2780      	movs	r7, #128	; 0x80
 8001c08:	02bf      	lsls	r7, r7, #10
 8001c0a:	4643      	mov	r3, r8
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	423b      	tst	r3, r7
 8001c10:	d0bf      	beq.n	8001b92 <HAL_RCC_OscConfig+0xa2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c12:	f7ff fc8d 	bl	8001530 <HAL_GetTick>
 8001c16:	464b      	mov	r3, r9
 8001c18:	1ac0      	subs	r0, r0, r3
 8001c1a:	2864      	cmp	r0, #100	; 0x64
 8001c1c:	d9f5      	bls.n	8001c0a <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8001c1e:	2003      	movs	r0, #3
 8001c20:	e233      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c22:	2e00      	cmp	r6, #0
 8001c24:	d1bd      	bne.n	8001ba2 <HAL_RCC_OscConfig+0xb2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001c26:	4a72      	ldr	r2, [pc, #456]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001c28:	6812      	ldr	r2, [r2, #0]
 8001c2a:	0752      	lsls	r2, r2, #29
 8001c2c:	d503      	bpl.n	8001c36 <HAL_RCC_OscConfig+0x146>
        return HAL_ERROR;
 8001c2e:	2001      	movs	r0, #1
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d100      	bne.n	8001c36 <HAL_RCC_OscConfig+0x146>
 8001c34:	e229      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c36:	4e6e      	ldr	r6, [pc, #440]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001c38:	6871      	ldr	r1, [r6, #4]
 8001c3a:	6922      	ldr	r2, [r4, #16]
 8001c3c:	0212      	lsls	r2, r2, #8
 8001c3e:	486f      	ldr	r0, [pc, #444]	; (8001dfc <HAL_RCC_OscConfig+0x30c>)
 8001c40:	4001      	ands	r1, r0
 8001c42:	430a      	orrs	r2, r1
 8001c44:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c46:	6832      	ldr	r2, [r6, #0]
 8001c48:	2109      	movs	r1, #9
 8001c4a:	438a      	bics	r2, r1
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c50:	f7ff ff08 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 8001c54:	68f3      	ldr	r3, [r6, #12]
 8001c56:	061b      	lsls	r3, r3, #24
 8001c58:	0f1b      	lsrs	r3, r3, #28
 8001c5a:	4a69      	ldr	r2, [pc, #420]	; (8001e00 <HAL_RCC_OscConfig+0x310>)
 8001c5c:	5cd3      	ldrb	r3, [r2, r3]
 8001c5e:	40d8      	lsrs	r0, r3
 8001c60:	4b68      	ldr	r3, [pc, #416]	; (8001e04 <HAL_RCC_OscConfig+0x314>)
 8001c62:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f7ff fc2f 	bl	80014c8 <HAL_InitTick>
      if(status != HAL_OK)
 8001c6a:	2800      	cmp	r0, #0
 8001c6c:	d000      	beq.n	8001c70 <HAL_RCC_OscConfig+0x180>
 8001c6e:	e20c      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	06db      	lsls	r3, r3, #27
 8001c74:	d52c      	bpl.n	8001cd0 <HAL_RCC_OscConfig+0x1e0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001c76:	2d00      	cmp	r5, #0
 8001c78:	d165      	bne.n	8001d46 <HAL_RCC_OscConfig+0x256>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c7a:	4b5d      	ldr	r3, [pc, #372]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	059b      	lsls	r3, r3, #22
 8001c80:	d504      	bpl.n	8001c8c <HAL_RCC_OscConfig+0x19c>
        return HAL_ERROR;
 8001c82:	2001      	movs	r0, #1
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c84:	69e3      	ldr	r3, [r4, #28]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d100      	bne.n	8001c8c <HAL_RCC_OscConfig+0x19c>
 8001c8a:	e1fe      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c8c:	4b58      	ldr	r3, [pc, #352]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	495d      	ldr	r1, [pc, #372]	; (8001e08 <HAL_RCC_OscConfig+0x318>)
 8001c92:	400a      	ands	r2, r1
 8001c94:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001c96:	430a      	orrs	r2, r1
 8001c98:	605a      	str	r2, [r3, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c9a:	6859      	ldr	r1, [r3, #4]
 8001c9c:	6a22      	ldr	r2, [r4, #32]
 8001c9e:	0612      	lsls	r2, r2, #24
 8001ca0:	0209      	lsls	r1, r1, #8
 8001ca2:	0a09      	lsrs	r1, r1, #8
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	605a      	str	r2, [r3, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ca8:	68da      	ldr	r2, [r3, #12]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001caa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cac:	0b59      	lsrs	r1, r3, #13
 8001cae:	3101      	adds	r1, #1
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	021b      	lsls	r3, r3, #8
 8001cb4:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001cb6:	0612      	lsls	r2, r2, #24
 8001cb8:	0f12      	lsrs	r2, r2, #28
 8001cba:	4951      	ldr	r1, [pc, #324]	; (8001e00 <HAL_RCC_OscConfig+0x310>)
 8001cbc:	5c8a      	ldrb	r2, [r1, r2]
 8001cbe:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cc0:	4a50      	ldr	r2, [pc, #320]	; (8001e04 <HAL_RCC_OscConfig+0x314>)
 8001cc2:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001cc4:	2003      	movs	r0, #3
 8001cc6:	f7ff fbff 	bl	80014c8 <HAL_InitTick>
        if(status != HAL_OK)
 8001cca:	2800      	cmp	r0, #0
 8001ccc:	d000      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1e0>
 8001cce:	e1dc      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	071b      	lsls	r3, r3, #28
 8001cd4:	d400      	bmi.n	8001cd8 <HAL_RCC_OscConfig+0x1e8>
 8001cd6:	e09b      	b.n	8001e10 <HAL_RCC_OscConfig+0x320>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cd8:	6963      	ldr	r3, [r4, #20]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d072      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x2d4>
      __HAL_RCC_LSI_ENABLE();
 8001cde:	4a44      	ldr	r2, [pc, #272]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001ce0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	430b      	orrs	r3, r1
 8001ce6:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001ce8:	f7ff fc22 	bl	8001530 <HAL_GetTick>
 8001cec:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cee:	4f40      	ldr	r7, [pc, #256]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001cf0:	2602      	movs	r6, #2
 8001cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cf4:	421e      	tst	r6, r3
 8001cf6:	d000      	beq.n	8001cfa <HAL_RCC_OscConfig+0x20a>
 8001cf8:	e08a      	b.n	8001e10 <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fc19 	bl	8001530 <HAL_GetTick>
 8001cfe:	4643      	mov	r3, r8
 8001d00:	1ac0      	subs	r0, r0, r3
 8001d02:	2802      	cmp	r0, #2
 8001d04:	d9f5      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x202>
          return HAL_TIMEOUT;
 8001d06:	2003      	movs	r0, #3
 8001d08:	e1bf      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0a:	4939      	ldr	r1, [pc, #228]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d0c:	684a      	ldr	r2, [r1, #4]
 8001d0e:	6923      	ldr	r3, [r4, #16]
 8001d10:	021b      	lsls	r3, r3, #8
 8001d12:	483a      	ldr	r0, [pc, #232]	; (8001dfc <HAL_RCC_OscConfig+0x30c>)
 8001d14:	4002      	ands	r2, r0
 8001d16:	4313      	orrs	r3, r2
 8001d18:	604b      	str	r3, [r1, #4]
 8001d1a:	e7a9      	b.n	8001c70 <HAL_RCC_OscConfig+0x180>
        __HAL_RCC_HSI_DISABLE();
 8001d1c:	4a34      	ldr	r2, [pc, #208]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d1e:	6813      	ldr	r3, [r2, #0]
 8001d20:	2101      	movs	r1, #1
 8001d22:	438b      	bics	r3, r1
 8001d24:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d26:	f7ff fc03 	bl	8001530 <HAL_GetTick>
 8001d2a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d2c:	4f30      	ldr	r7, [pc, #192]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d2e:	2604      	movs	r6, #4
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	421e      	tst	r6, r3
 8001d34:	d09c      	beq.n	8001c70 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d36:	f7ff fbfb 	bl	8001530 <HAL_GetTick>
 8001d3a:	4643      	mov	r3, r8
 8001d3c:	1ac0      	subs	r0, r0, r3
 8001d3e:	2802      	cmp	r0, #2
 8001d40:	d9f6      	bls.n	8001d30 <HAL_RCC_OscConfig+0x240>
            return HAL_TIMEOUT;
 8001d42:	2003      	movs	r0, #3
 8001d44:	e1a1      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d46:	69e3      	ldr	r3, [r4, #28]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d025      	beq.n	8001d98 <HAL_RCC_OscConfig+0x2a8>
        __HAL_RCC_MSI_ENABLE();
 8001d4c:	4a28      	ldr	r2, [pc, #160]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d4e:	6811      	ldr	r1, [r2, #0]
 8001d50:	2380      	movs	r3, #128	; 0x80
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	430b      	orrs	r3, r1
 8001d56:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d58:	f7ff fbea 	bl	8001530 <HAL_GetTick>
 8001d5c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d5e:	4f24      	ldr	r7, [pc, #144]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d60:	2680      	movs	r6, #128	; 0x80
 8001d62:	00b6      	lsls	r6, r6, #2
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	4233      	tst	r3, r6
 8001d68:	d107      	bne.n	8001d7a <HAL_RCC_OscConfig+0x28a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d6a:	f7ff fbe1 	bl	8001530 <HAL_GetTick>
 8001d6e:	4643      	mov	r3, r8
 8001d70:	1ac0      	subs	r0, r0, r3
 8001d72:	2802      	cmp	r0, #2
 8001d74:	d9f6      	bls.n	8001d64 <HAL_RCC_OscConfig+0x274>
            return HAL_TIMEOUT;
 8001d76:	2003      	movs	r0, #3
 8001d78:	e187      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d7a:	491d      	ldr	r1, [pc, #116]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d7c:	684b      	ldr	r3, [r1, #4]
 8001d7e:	4a22      	ldr	r2, [pc, #136]	; (8001e08 <HAL_RCC_OscConfig+0x318>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d88:	684a      	ldr	r2, [r1, #4]
 8001d8a:	6a23      	ldr	r3, [r4, #32]
 8001d8c:	061b      	lsls	r3, r3, #24
 8001d8e:	0212      	lsls	r2, r2, #8
 8001d90:	0a12      	lsrs	r2, r2, #8
 8001d92:	4313      	orrs	r3, r2
 8001d94:	604b      	str	r3, [r1, #4]
 8001d96:	e79b      	b.n	8001cd0 <HAL_RCC_OscConfig+0x1e0>
        __HAL_RCC_MSI_DISABLE();
 8001d98:	4a15      	ldr	r2, [pc, #84]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001d9a:	6813      	ldr	r3, [r2, #0]
 8001d9c:	491b      	ldr	r1, [pc, #108]	; (8001e0c <HAL_RCC_OscConfig+0x31c>)
 8001d9e:	400b      	ands	r3, r1
 8001da0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001da2:	f7ff fbc5 	bl	8001530 <HAL_GetTick>
 8001da6:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001da8:	4f11      	ldr	r7, [pc, #68]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001daa:	2680      	movs	r6, #128	; 0x80
 8001dac:	00b6      	lsls	r6, r6, #2
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	4233      	tst	r3, r6
 8001db2:	d08d      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1e0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001db4:	f7ff fbbc 	bl	8001530 <HAL_GetTick>
 8001db8:	4643      	mov	r3, r8
 8001dba:	1ac0      	subs	r0, r0, r3
 8001dbc:	2802      	cmp	r0, #2
 8001dbe:	d9f6      	bls.n	8001dae <HAL_RCC_OscConfig+0x2be>
            return HAL_TIMEOUT;
 8001dc0:	2003      	movs	r0, #3
 8001dc2:	e162      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      __HAL_RCC_LSI_DISABLE();
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001dc6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001dc8:	2101      	movs	r1, #1
 8001dca:	438b      	bics	r3, r1
 8001dcc:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001dce:	f7ff fbaf 	bl	8001530 <HAL_GetTick>
 8001dd2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dd4:	4f06      	ldr	r7, [pc, #24]	; (8001df0 <HAL_RCC_OscConfig+0x300>)
 8001dd6:	2602      	movs	r6, #2
 8001dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dda:	421e      	tst	r6, r3
 8001ddc:	d018      	beq.n	8001e10 <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dde:	f7ff fba7 	bl	8001530 <HAL_GetTick>
 8001de2:	4643      	mov	r3, r8
 8001de4:	1ac0      	subs	r0, r0, r3
 8001de6:	2802      	cmp	r0, #2
 8001de8:	d9f6      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x2e8>
          return HAL_TIMEOUT;
 8001dea:	2003      	movs	r0, #3
 8001dec:	e14d      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	40021000 	.word	0x40021000
 8001df4:	fffeffff 	.word	0xfffeffff
 8001df8:	fffbffff 	.word	0xfffbffff
 8001dfc:	ffffe0ff 	.word	0xffffe0ff
 8001e00:	0800495c 	.word	0x0800495c
 8001e04:	20000000 	.word	0x20000000
 8001e08:	ffff1fff 	.word	0xffff1fff
 8001e0c:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	075b      	lsls	r3, r3, #29
 8001e14:	d400      	bmi.n	8001e18 <HAL_RCC_OscConfig+0x328>
 8001e16:	e085      	b.n	8001f24 <HAL_RCC_OscConfig+0x434>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e18:	4b9f      	ldr	r3, [pc, #636]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	d407      	bmi.n	8001e34 <HAL_RCC_OscConfig+0x344>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e24:	4a9c      	ldr	r2, [pc, #624]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001e26:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	055b      	lsls	r3, r3, #21
 8001e2c:	430b      	orrs	r3, r1
 8001e2e:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001e30:	2301      	movs	r3, #1
 8001e32:	469a      	mov	sl, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e34:	4b99      	ldr	r3, [pc, #612]	; (800209c <HAL_RCC_OscConfig+0x5ac>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	05db      	lsls	r3, r3, #23
 8001e3a:	d525      	bpl.n	8001e88 <HAL_RCC_OscConfig+0x398>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e3c:	68a3      	ldr	r3, [r4, #8]
 8001e3e:	2280      	movs	r2, #128	; 0x80
 8001e40:	0052      	lsls	r2, r2, #1
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d037      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x3c6>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d13c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x3d4>
 8001e4a:	4b93      	ldr	r3, [pc, #588]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001e4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e4e:	4994      	ldr	r1, [pc, #592]	; (80020a0 <HAL_RCC_OscConfig+0x5b0>)
 8001e50:	400a      	ands	r2, r1
 8001e52:	651a      	str	r2, [r3, #80]	; 0x50
 8001e54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e56:	4993      	ldr	r1, [pc, #588]	; (80020a4 <HAL_RCC_OscConfig+0x5b4>)
 8001e58:	400a      	ands	r2, r1
 8001e5a:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5c:	68a3      	ldr	r3, [r4, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d04a      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x408>
      tickstart = HAL_GetTick();
 8001e62:	f7ff fb65 	bl	8001530 <HAL_GetTick>
 8001e66:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e68:	4f8b      	ldr	r7, [pc, #556]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001e6a:	2680      	movs	r6, #128	; 0x80
 8001e6c:	00b6      	lsls	r6, r6, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	4b8e      	ldr	r3, [pc, #568]	; (80020a8 <HAL_RCC_OscConfig+0x5b8>)
 8001e70:	4698      	mov	r8, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e74:	4233      	tst	r3, r6
 8001e76:	d152      	bne.n	8001f1e <HAL_RCC_OscConfig+0x42e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e78:	f7ff fb5a 	bl	8001530 <HAL_GetTick>
 8001e7c:	464b      	mov	r3, r9
 8001e7e:	1ac0      	subs	r0, r0, r3
 8001e80:	4540      	cmp	r0, r8
 8001e82:	d9f6      	bls.n	8001e72 <HAL_RCC_OscConfig+0x382>
          return HAL_TIMEOUT;
 8001e84:	2003      	movs	r0, #3
 8001e86:	e100      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e88:	4a84      	ldr	r2, [pc, #528]	; (800209c <HAL_RCC_OscConfig+0x5ac>)
 8001e8a:	6811      	ldr	r1, [r2, #0]
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	430b      	orrs	r3, r1
 8001e92:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001e94:	f7ff fb4c 	bl	8001530 <HAL_GetTick>
 8001e98:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9a:	4f80      	ldr	r7, [pc, #512]	; (800209c <HAL_RCC_OscConfig+0x5ac>)
 8001e9c:	2680      	movs	r6, #128	; 0x80
 8001e9e:	0076      	lsls	r6, r6, #1
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	4233      	tst	r3, r6
 8001ea4:	d1ca      	bne.n	8001e3c <HAL_RCC_OscConfig+0x34c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea6:	f7ff fb43 	bl	8001530 <HAL_GetTick>
 8001eaa:	4643      	mov	r3, r8
 8001eac:	1ac0      	subs	r0, r0, r3
 8001eae:	2864      	cmp	r0, #100	; 0x64
 8001eb0:	d9f6      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x3b0>
          return HAL_TIMEOUT;
 8001eb2:	2003      	movs	r0, #3
 8001eb4:	e0e9      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb6:	4a78      	ldr	r2, [pc, #480]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001eb8:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001eba:	2380      	movs	r3, #128	; 0x80
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	6513      	str	r3, [r2, #80]	; 0x50
 8001ec2:	e7cb      	b.n	8001e5c <HAL_RCC_OscConfig+0x36c>
 8001ec4:	22a0      	movs	r2, #160	; 0xa0
 8001ec6:	00d2      	lsls	r2, r2, #3
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d009      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x3f0>
 8001ecc:	4b72      	ldr	r3, [pc, #456]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001ece:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ed0:	4973      	ldr	r1, [pc, #460]	; (80020a0 <HAL_RCC_OscConfig+0x5b0>)
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ed6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ed8:	4972      	ldr	r1, [pc, #456]	; (80020a4 <HAL_RCC_OscConfig+0x5b4>)
 8001eda:	400a      	ands	r2, r1
 8001edc:	651a      	str	r2, [r3, #80]	; 0x50
 8001ede:	e7bd      	b.n	8001e5c <HAL_RCC_OscConfig+0x36c>
 8001ee0:	4b6d      	ldr	r3, [pc, #436]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001ee2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ee4:	3a01      	subs	r2, #1
 8001ee6:	3aff      	subs	r2, #255	; 0xff
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	651a      	str	r2, [r3, #80]	; 0x50
 8001eec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001eee:	2280      	movs	r2, #128	; 0x80
 8001ef0:	0052      	lsls	r2, r2, #1
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ef6:	e7b1      	b.n	8001e5c <HAL_RCC_OscConfig+0x36c>
      tickstart = HAL_GetTick();
 8001ef8:	f7ff fb1a 	bl	8001530 <HAL_GetTick>
 8001efc:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001efe:	4f66      	ldr	r7, [pc, #408]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f00:	2680      	movs	r6, #128	; 0x80
 8001f02:	00b6      	lsls	r6, r6, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f04:	4b68      	ldr	r3, [pc, #416]	; (80020a8 <HAL_RCC_OscConfig+0x5b8>)
 8001f06:	4698      	mov	r8, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f0a:	4233      	tst	r3, r6
 8001f0c:	d007      	beq.n	8001f1e <HAL_RCC_OscConfig+0x42e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0e:	f7ff fb0f 	bl	8001530 <HAL_GetTick>
 8001f12:	464b      	mov	r3, r9
 8001f14:	1ac0      	subs	r0, r0, r3
 8001f16:	4540      	cmp	r0, r8
 8001f18:	d9f6      	bls.n	8001f08 <HAL_RCC_OscConfig+0x418>
          return HAL_TIMEOUT;
 8001f1a:	2003      	movs	r0, #3
 8001f1c:	e0b5      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
    if(pwrclkchanged == SET)
 8001f1e:	4653      	mov	r3, sl
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d023      	beq.n	8001f6c <HAL_RCC_OscConfig+0x47c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f24:	6823      	ldr	r3, [r4, #0]
 8001f26:	069b      	lsls	r3, r3, #26
 8001f28:	d540      	bpl.n	8001fac <HAL_RCC_OscConfig+0x4bc>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f2a:	69a3      	ldr	r3, [r4, #24]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d023      	beq.n	8001f78 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_HSI48_ENABLE();
 8001f30:	4b59      	ldr	r3, [pc, #356]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f32:	6899      	ldr	r1, [r3, #8]
 8001f34:	2001      	movs	r0, #1
 8001f36:	4301      	orrs	r1, r0
 8001f38:	6099      	str	r1, [r3, #8]
 8001f3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f3c:	4302      	orrs	r2, r0
 8001f3e:	635a      	str	r2, [r3, #52]	; 0x34
 8001f40:	4a5a      	ldr	r2, [pc, #360]	; (80020ac <HAL_RCC_OscConfig+0x5bc>)
 8001f42:	6a11      	ldr	r1, [r2, #32]
 8001f44:	2380      	movs	r3, #128	; 0x80
 8001f46:	019b      	lsls	r3, r3, #6
 8001f48:	430b      	orrs	r3, r1
 8001f4a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001f4c:	f7ff faf0 	bl	8001530 <HAL_GetTick>
 8001f50:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f52:	4f51      	ldr	r7, [pc, #324]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f54:	2602      	movs	r6, #2
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	421e      	tst	r6, r3
 8001f5a:	d127      	bne.n	8001fac <HAL_RCC_OscConfig+0x4bc>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f5c:	f7ff fae8 	bl	8001530 <HAL_GetTick>
 8001f60:	4643      	mov	r3, r8
 8001f62:	1ac0      	subs	r0, r0, r3
 8001f64:	2802      	cmp	r0, #2
 8001f66:	d9f6      	bls.n	8001f56 <HAL_RCC_OscConfig+0x466>
            return HAL_TIMEOUT;
 8001f68:	2003      	movs	r0, #3
 8001f6a:	e08e      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f6c:	4a4a      	ldr	r2, [pc, #296]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f6e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001f70:	494f      	ldr	r1, [pc, #316]	; (80020b0 <HAL_RCC_OscConfig+0x5c0>)
 8001f72:	400b      	ands	r3, r1
 8001f74:	6393      	str	r3, [r2, #56]	; 0x38
 8001f76:	e7d5      	b.n	8001f24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_HSI48_DISABLE();
 8001f78:	4a47      	ldr	r2, [pc, #284]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f7a:	6893      	ldr	r3, [r2, #8]
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	438b      	bics	r3, r1
 8001f80:	6093      	str	r3, [r2, #8]
 8001f82:	4a4a      	ldr	r2, [pc, #296]	; (80020ac <HAL_RCC_OscConfig+0x5bc>)
 8001f84:	6a13      	ldr	r3, [r2, #32]
 8001f86:	494b      	ldr	r1, [pc, #300]	; (80020b4 <HAL_RCC_OscConfig+0x5c4>)
 8001f88:	400b      	ands	r3, r1
 8001f8a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fad0 	bl	8001530 <HAL_GetTick>
 8001f90:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f92:	4f41      	ldr	r7, [pc, #260]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001f94:	2602      	movs	r6, #2
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	421e      	tst	r6, r3
 8001f9a:	d007      	beq.n	8001fac <HAL_RCC_OscConfig+0x4bc>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f9c:	f7ff fac8 	bl	8001530 <HAL_GetTick>
 8001fa0:	4643      	mov	r3, r8
 8001fa2:	1ac0      	subs	r0, r0, r3
 8001fa4:	2802      	cmp	r0, #2
 8001fa6:	d9f6      	bls.n	8001f96 <HAL_RCC_OscConfig+0x4a6>
            return HAL_TIMEOUT;
 8001fa8:	2003      	movs	r0, #3
 8001faa:	e06e      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  return HAL_OK;
 8001fae:	2000      	movs	r0, #0
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d06a      	beq.n	800208a <HAL_RCC_OscConfig+0x59a>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb4:	2d0c      	cmp	r5, #12
 8001fb6:	d04f      	beq.n	8002058 <HAL_RCC_OscConfig+0x568>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d014      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x4f6>
        __HAL_RCC_PLL_DISABLE();
 8001fbc:	4a36      	ldr	r2, [pc, #216]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001fbe:	6813      	ldr	r3, [r2, #0]
 8001fc0:	493d      	ldr	r1, [pc, #244]	; (80020b8 <HAL_RCC_OscConfig+0x5c8>)
 8001fc2:	400b      	ands	r3, r1
 8001fc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001fc6:	f7ff fab3 	bl	8001530 <HAL_GetTick>
 8001fca:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fcc:	4d32      	ldr	r5, [pc, #200]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001fce:	2480      	movs	r4, #128	; 0x80
 8001fd0:	04a4      	lsls	r4, r4, #18
 8001fd2:	682b      	ldr	r3, [r5, #0]
 8001fd4:	4223      	tst	r3, r4
 8001fd6:	d03d      	beq.n	8002054 <HAL_RCC_OscConfig+0x564>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd8:	f7ff faaa 	bl	8001530 <HAL_GetTick>
 8001fdc:	1b80      	subs	r0, r0, r6
 8001fde:	2802      	cmp	r0, #2
 8001fe0:	d9f7      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x4e2>
            return HAL_TIMEOUT;
 8001fe2:	2003      	movs	r0, #3
 8001fe4:	e051      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_PLL_DISABLE();
 8001fe6:	4a2c      	ldr	r2, [pc, #176]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001fe8:	6813      	ldr	r3, [r2, #0]
 8001fea:	4933      	ldr	r1, [pc, #204]	; (80020b8 <HAL_RCC_OscConfig+0x5c8>)
 8001fec:	400b      	ands	r3, r1
 8001fee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001ff0:	f7ff fa9e 	bl	8001530 <HAL_GetTick>
 8001ff4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ff6:	4e28      	ldr	r6, [pc, #160]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8001ff8:	2580      	movs	r5, #128	; 0x80
 8001ffa:	04ad      	lsls	r5, r5, #18
 8001ffc:	6833      	ldr	r3, [r6, #0]
 8001ffe:	422b      	tst	r3, r5
 8002000:	d006      	beq.n	8002010 <HAL_RCC_OscConfig+0x520>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002002:	f7ff fa95 	bl	8001530 <HAL_GetTick>
 8002006:	1bc0      	subs	r0, r0, r7
 8002008:	2802      	cmp	r0, #2
 800200a:	d9f7      	bls.n	8001ffc <HAL_RCC_OscConfig+0x50c>
            return HAL_TIMEOUT;
 800200c:	2003      	movs	r0, #3
 800200e:	e03c      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002010:	4a21      	ldr	r2, [pc, #132]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8002012:	68d1      	ldr	r1, [r2, #12]
 8002014:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002016:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002018:	4303      	orrs	r3, r0
 800201a:	4828      	ldr	r0, [pc, #160]	; (80020bc <HAL_RCC_OscConfig+0x5cc>)
 800201c:	4001      	ands	r1, r0
 800201e:	430b      	orrs	r3, r1
 8002020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002022:	430b      	orrs	r3, r1
 8002024:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8002026:	6811      	ldr	r1, [r2, #0]
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	045b      	lsls	r3, r3, #17
 800202c:	430b      	orrs	r3, r1
 800202e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002030:	f7ff fa7e 	bl	8001530 <HAL_GetTick>
 8002034:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002036:	4d18      	ldr	r5, [pc, #96]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 8002038:	2480      	movs	r4, #128	; 0x80
 800203a:	04a4      	lsls	r4, r4, #18
 800203c:	682b      	ldr	r3, [r5, #0]
 800203e:	4223      	tst	r3, r4
 8002040:	d106      	bne.n	8002050 <HAL_RCC_OscConfig+0x560>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002042:	f7ff fa75 	bl	8001530 <HAL_GetTick>
 8002046:	1b80      	subs	r0, r0, r6
 8002048:	2802      	cmp	r0, #2
 800204a:	d9f7      	bls.n	800203c <HAL_RCC_OscConfig+0x54c>
            return HAL_TIMEOUT;
 800204c:	2003      	movs	r0, #3
 800204e:	e01c      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
  return HAL_OK;
 8002050:	2000      	movs	r0, #0
 8002052:	e01a      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
 8002054:	2000      	movs	r0, #0
 8002056:	e018      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
      pll_config = RCC->CFGR;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <HAL_RCC_OscConfig+0x5a8>)
 800205a:	68da      	ldr	r2, [r3, #12]
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	025b      	lsls	r3, r3, #9
 8002060:	4013      	ands	r3, r2
        return HAL_ERROR;
 8002062:	2001      	movs	r0, #1
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002064:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002066:	428b      	cmp	r3, r1
 8002068:	d10f      	bne.n	800208a <HAL_RCC_OscConfig+0x59a>
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800206a:	23f0      	movs	r3, #240	; 0xf0
 800206c:	039b      	lsls	r3, r3, #14
 800206e:	4013      	ands	r3, r2
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002070:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002072:	428b      	cmp	r3, r1
 8002074:	d109      	bne.n	800208a <HAL_RCC_OscConfig+0x59a>
         (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002076:	20c0      	movs	r0, #192	; 0xc0
 8002078:	0400      	lsls	r0, r0, #16
 800207a:	4002      	ands	r2, r0
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800207c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800207e:	1a10      	subs	r0, r2, r0
 8002080:	1e42      	subs	r2, r0, #1
 8002082:	4190      	sbcs	r0, r2
    return HAL_ERROR;
 8002084:	b2c0      	uxtb	r0, r0
 8002086:	e000      	b.n	800208a <HAL_RCC_OscConfig+0x59a>
 8002088:	2001      	movs	r0, #1
}
 800208a:	b002      	add	sp, #8
 800208c:	bc1c      	pop	{r2, r3, r4}
 800208e:	4690      	mov	r8, r2
 8002090:	4699      	mov	r9, r3
 8002092:	46a2      	mov	sl, r4
 8002094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	40021000 	.word	0x40021000
 800209c:	40007000 	.word	0x40007000
 80020a0:	fffffeff 	.word	0xfffffeff
 80020a4:	fffffbff 	.word	0xfffffbff
 80020a8:	00001388 	.word	0x00001388
 80020ac:	40010000 	.word	0x40010000
 80020b0:	efffffff 	.word	0xefffffff
 80020b4:	ffffdfff 	.word	0xffffdfff
 80020b8:	feffffff 	.word	0xfeffffff
 80020bc:	ff02ffff 	.word	0xff02ffff

080020c0 <HAL_RCC_ClockConfig>:
{
 80020c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020c2:	46ce      	mov	lr, r9
 80020c4:	4647      	mov	r7, r8
 80020c6:	b580      	push	{r7, lr}
 80020c8:	0004      	movs	r4, r0
 80020ca:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80020cc:	2800      	cmp	r0, #0
 80020ce:	d100      	bne.n	80020d2 <HAL_RCC_ClockConfig+0x12>
 80020d0:	e0c8      	b.n	8002264 <HAL_RCC_ClockConfig+0x1a4>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020d2:	4b65      	ldr	r3, [pc, #404]	; (8002268 <HAL_RCC_ClockConfig+0x1a8>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	2301      	movs	r3, #1
 80020d8:	4013      	ands	r3, r2
 80020da:	428b      	cmp	r3, r1
 80020dc:	d20b      	bcs.n	80020f6 <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020de:	4962      	ldr	r1, [pc, #392]	; (8002268 <HAL_RCC_ClockConfig+0x1a8>)
 80020e0:	680b      	ldr	r3, [r1, #0]
 80020e2:	2201      	movs	r2, #1
 80020e4:	4393      	bics	r3, r2
 80020e6:	432b      	orrs	r3, r5
 80020e8:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ea:	680b      	ldr	r3, [r1, #0]
 80020ec:	401a      	ands	r2, r3
      return HAL_ERROR;
 80020ee:	2001      	movs	r0, #1
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f0:	4295      	cmp	r5, r2
 80020f2:	d000      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x36>
 80020f4:	e0b2      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	079b      	lsls	r3, r3, #30
 80020fa:	d506      	bpl.n	800210a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020fc:	4a5b      	ldr	r2, [pc, #364]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 80020fe:	68d3      	ldr	r3, [r2, #12]
 8002100:	21f0      	movs	r1, #240	; 0xf0
 8002102:	438b      	bics	r3, r1
 8002104:	68a1      	ldr	r1, [r4, #8]
 8002106:	430b      	orrs	r3, r1
 8002108:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	07db      	lsls	r3, r3, #31
 800210e:	d571      	bpl.n	80021f4 <HAL_RCC_ClockConfig+0x134>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002110:	6863      	ldr	r3, [r4, #4]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d029      	beq.n	800216a <HAL_RCC_ClockConfig+0xaa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002116:	2b03      	cmp	r3, #3
 8002118:	d02d      	beq.n	8002176 <HAL_RCC_ClockConfig+0xb6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800211a:	2b01      	cmp	r3, #1
 800211c:	d031      	beq.n	8002182 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800211e:	4a53      	ldr	r2, [pc, #332]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002120:	6812      	ldr	r2, [r2, #0]
        return HAL_ERROR;
 8002122:	2001      	movs	r0, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002124:	0592      	lsls	r2, r2, #22
 8002126:	d400      	bmi.n	800212a <HAL_RCC_ClockConfig+0x6a>
 8002128:	e098      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800212a:	4950      	ldr	r1, [pc, #320]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 800212c:	68ca      	ldr	r2, [r1, #12]
 800212e:	2003      	movs	r0, #3
 8002130:	4382      	bics	r2, r0
 8002132:	4313      	orrs	r3, r2
 8002134:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8002136:	f7ff f9fb 	bl	8001530 <HAL_GetTick>
 800213a:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800213c:	6863      	ldr	r3, [r4, #4]
 800213e:	2b02      	cmp	r3, #2
 8002140:	d025      	beq.n	800218e <HAL_RCC_ClockConfig+0xce>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002142:	2b03      	cmp	r3, #3
 8002144:	d034      	beq.n	80021b0 <HAL_RCC_ClockConfig+0xf0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002146:	2b01      	cmp	r3, #1
 8002148:	d043      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x112>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800214a:	4b48      	ldr	r3, [pc, #288]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 800214c:	4698      	mov	r8, r3
 800214e:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002150:	4b47      	ldr	r3, [pc, #284]	; (8002270 <HAL_RCC_ClockConfig+0x1b0>)
 8002152:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002154:	4643      	mov	r3, r8
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	421f      	tst	r7, r3
 800215a:	d04b      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x134>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800215c:	f7ff f9e8 	bl	8001530 <HAL_GetTick>
 8002160:	1b80      	subs	r0, r0, r6
 8002162:	4548      	cmp	r0, r9
 8002164:	d9f6      	bls.n	8002154 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8002166:	2003      	movs	r0, #3
 8002168:	e078      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800216a:	4a40      	ldr	r2, [pc, #256]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 800216c:	6812      	ldr	r2, [r2, #0]
        return HAL_ERROR;
 800216e:	2001      	movs	r0, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002170:	0392      	lsls	r2, r2, #14
 8002172:	d4da      	bmi.n	800212a <HAL_RCC_ClockConfig+0x6a>
 8002174:	e072      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002176:	4a3d      	ldr	r2, [pc, #244]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002178:	6812      	ldr	r2, [r2, #0]
        return HAL_ERROR;
 800217a:	2001      	movs	r0, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800217c:	0192      	lsls	r2, r2, #6
 800217e:	d4d4      	bmi.n	800212a <HAL_RCC_ClockConfig+0x6a>
 8002180:	e06c      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002182:	4a3a      	ldr	r2, [pc, #232]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002184:	6812      	ldr	r2, [r2, #0]
        return HAL_ERROR;
 8002186:	2001      	movs	r0, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002188:	0752      	lsls	r2, r2, #29
 800218a:	d4ce      	bmi.n	800212a <HAL_RCC_ClockConfig+0x6a>
 800218c:	e066      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800218e:	4b37      	ldr	r3, [pc, #220]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002190:	4698      	mov	r8, r3
 8002192:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002194:	4b36      	ldr	r3, [pc, #216]	; (8002270 <HAL_RCC_ClockConfig+0x1b0>)
 8002196:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002198:	4643      	mov	r3, r8
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	403b      	ands	r3, r7
 800219e:	2b08      	cmp	r3, #8
 80021a0:	d028      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x134>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a2:	f7ff f9c5 	bl	8001530 <HAL_GetTick>
 80021a6:	1b80      	subs	r0, r0, r6
 80021a8:	4548      	cmp	r0, r9
 80021aa:	d9f5      	bls.n	8002198 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80021ac:	2003      	movs	r0, #3
 80021ae:	e055      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b0:	4b2e      	ldr	r3, [pc, #184]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 80021b2:	4698      	mov	r8, r3
 80021b4:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021b6:	4b2e      	ldr	r3, [pc, #184]	; (8002270 <HAL_RCC_ClockConfig+0x1b0>)
 80021b8:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ba:	4643      	mov	r3, r8
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	403b      	ands	r3, r7
 80021c0:	2b0c      	cmp	r3, #12
 80021c2:	d017      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x134>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7ff f9b4 	bl	8001530 <HAL_GetTick>
 80021c8:	1b80      	subs	r0, r0, r6
 80021ca:	4548      	cmp	r0, r9
 80021cc:	d9f5      	bls.n	80021ba <HAL_RCC_ClockConfig+0xfa>
          return HAL_TIMEOUT;
 80021ce:	2003      	movs	r0, #3
 80021d0:	e044      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021d2:	4b26      	ldr	r3, [pc, #152]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 80021d4:	4698      	mov	r8, r3
 80021d6:	270c      	movs	r7, #12
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	4b25      	ldr	r3, [pc, #148]	; (8002270 <HAL_RCC_ClockConfig+0x1b0>)
 80021da:	4699      	mov	r9, r3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021dc:	4643      	mov	r3, r8
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	403b      	ands	r3, r7
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	d006      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x134>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e6:	f7ff f9a3 	bl	8001530 <HAL_GetTick>
 80021ea:	1b80      	subs	r0, r0, r6
 80021ec:	4548      	cmp	r0, r9
 80021ee:	d9f5      	bls.n	80021dc <HAL_RCC_ClockConfig+0x11c>
          return HAL_TIMEOUT;
 80021f0:	2003      	movs	r0, #3
 80021f2:	e033      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021f4:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <HAL_RCC_ClockConfig+0x1a8>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2301      	movs	r3, #1
 80021fa:	4013      	ands	r3, r2
 80021fc:	429d      	cmp	r5, r3
 80021fe:	d20a      	bcs.n	8002216 <HAL_RCC_ClockConfig+0x156>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002200:	4919      	ldr	r1, [pc, #100]	; (8002268 <HAL_RCC_ClockConfig+0x1a8>)
 8002202:	680b      	ldr	r3, [r1, #0]
 8002204:	2201      	movs	r2, #1
 8002206:	4393      	bics	r3, r2
 8002208:	432b      	orrs	r3, r5
 800220a:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220c:	680b      	ldr	r3, [r1, #0]
 800220e:	401a      	ands	r2, r3
      return HAL_ERROR;
 8002210:	2001      	movs	r0, #1
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	4295      	cmp	r5, r2
 8002214:	d122      	bne.n	800225c <HAL_RCC_ClockConfig+0x19c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002216:	6823      	ldr	r3, [r4, #0]
 8002218:	075b      	lsls	r3, r3, #29
 800221a:	d506      	bpl.n	800222a <HAL_RCC_ClockConfig+0x16a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800221c:	4a13      	ldr	r2, [pc, #76]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 800221e:	68d3      	ldr	r3, [r2, #12]
 8002220:	4914      	ldr	r1, [pc, #80]	; (8002274 <HAL_RCC_ClockConfig+0x1b4>)
 8002222:	400b      	ands	r3, r1
 8002224:	68e1      	ldr	r1, [r4, #12]
 8002226:	430b      	orrs	r3, r1
 8002228:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800222a:	6823      	ldr	r3, [r4, #0]
 800222c:	071b      	lsls	r3, r3, #28
 800222e:	d507      	bpl.n	8002240 <HAL_RCC_ClockConfig+0x180>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002230:	490e      	ldr	r1, [pc, #56]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002232:	68ca      	ldr	r2, [r1, #12]
 8002234:	6923      	ldr	r3, [r4, #16]
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	480f      	ldr	r0, [pc, #60]	; (8002278 <HAL_RCC_ClockConfig+0x1b8>)
 800223a:	4002      	ands	r2, r0
 800223c:	4313      	orrs	r3, r2
 800223e:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002240:	f7ff fc10 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 8002244:	4b09      	ldr	r3, [pc, #36]	; (800226c <HAL_RCC_ClockConfig+0x1ac>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	0f1b      	lsrs	r3, r3, #28
 800224c:	4a0b      	ldr	r2, [pc, #44]	; (800227c <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	5cd3      	ldrb	r3, [r2, r3]
 8002250:	40d8      	lsrs	r0, r3
 8002252:	4b0b      	ldr	r3, [pc, #44]	; (8002280 <HAL_RCC_ClockConfig+0x1c0>)
 8002254:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002256:	2003      	movs	r0, #3
 8002258:	f7ff f936 	bl	80014c8 <HAL_InitTick>
}
 800225c:	bc0c      	pop	{r2, r3}
 800225e:	4690      	mov	r8, r2
 8002260:	4699      	mov	r9, r3
 8002262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002264:	2001      	movs	r0, #1
 8002266:	e7f9      	b.n	800225c <HAL_RCC_ClockConfig+0x19c>
 8002268:	40022000 	.word	0x40022000
 800226c:	40021000 	.word	0x40021000
 8002270:	00001388 	.word	0x00001388
 8002274:	fffff8ff 	.word	0xfffff8ff
 8002278:	ffffc7ff 	.word	0xffffc7ff
 800227c:	0800495c 	.word	0x0800495c
 8002280:	20000000 	.word	0x20000000

08002284 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002284:	4b04      	ldr	r3, [pc, #16]	; (8002298 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	055b      	lsls	r3, r3, #21
 800228a:	0f5b      	lsrs	r3, r3, #29
 800228c:	4a03      	ldr	r2, [pc, #12]	; (800229c <HAL_RCC_GetPCLK1Freq+0x18>)
 800228e:	5cd3      	ldrb	r3, [r2, r3]
 8002290:	4a03      	ldr	r2, [pc, #12]	; (80022a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002292:	6810      	ldr	r0, [r2, #0]
 8002294:	40d8      	lsrs	r0, r3
}
 8002296:	4770      	bx	lr
 8002298:	40021000 	.word	0x40021000
 800229c:	0800496c 	.word	0x0800496c
 80022a0:	20000000 	.word	0x20000000

080022a4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022a4:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	049b      	lsls	r3, r3, #18
 80022aa:	0f5b      	lsrs	r3, r3, #29
 80022ac:	4a03      	ldr	r2, [pc, #12]	; (80022bc <HAL_RCC_GetPCLK2Freq+0x18>)
 80022ae:	5cd3      	ldrb	r3, [r2, r3]
 80022b0:	4a03      	ldr	r2, [pc, #12]	; (80022c0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80022b2:	6810      	ldr	r0, [r2, #0]
 80022b4:	40d8      	lsrs	r0, r3
}
 80022b6:	4770      	bx	lr
 80022b8:	40021000 	.word	0x40021000
 80022bc:	0800496c 	.word	0x0800496c
 80022c0:	20000000 	.word	0x20000000

080022c4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c6:	46d6      	mov	lr, sl
 80022c8:	464f      	mov	r7, r9
 80022ca:	4646      	mov	r6, r8
 80022cc:	b5c0      	push	{r6, r7, lr}
 80022ce:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80022d0:	2382      	movs	r3, #130	; 0x82
 80022d2:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022d4:	6802      	ldr	r2, [r0, #0]
 80022d6:	421a      	tst	r2, r3
 80022d8:	d035      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x82>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022da:	4b79      	ldr	r3, [pc, #484]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80022dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 80022de:	2200      	movs	r2, #0
 80022e0:	4692      	mov	sl, r2
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	d407      	bmi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x32>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4a76      	ldr	r2, [pc, #472]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80022e8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	055b      	lsls	r3, r3, #21
 80022ee:	430b      	orrs	r3, r1
 80022f0:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 80022f2:	2301      	movs	r3, #1
 80022f4:	469a      	mov	sl, r3
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022f6:	4b73      	ldr	r3, [pc, #460]	; (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	05db      	lsls	r3, r3, #23
 80022fc:	d565      	bpl.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x106>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80022fe:	4b70      	ldr	r3, [pc, #448]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002300:	6819      	ldr	r1, [r3, #0]
 8002302:	23c0      	movs	r3, #192	; 0xc0
 8002304:	039b      	lsls	r3, r3, #14
 8002306:	4019      	ands	r1, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002308:	6862      	ldr	r2, [r4, #4]
 800230a:	4013      	ands	r3, r2
 800230c:	4299      	cmp	r1, r3
 800230e:	d100      	bne.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002310:	e072      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x134>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002312:	23c0      	movs	r3, #192	; 0xc0
 8002314:	029b      	lsls	r3, r3, #10
 8002316:	0011      	movs	r1, r2
 8002318:	4019      	ands	r1, r3
 800231a:	4299      	cmp	r1, r3
 800231c:	d100      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800231e:	e079      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x150>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002320:	4b67      	ldr	r3, [pc, #412]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002324:	21c0      	movs	r1, #192	; 0xc0
 8002326:	0289      	lsls	r1, r1, #10
 8002328:	400b      	ands	r3, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800232a:	d000      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800232c:	e07d      	b.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800232e:	4a64      	ldr	r2, [pc, #400]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002330:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002332:	23c0      	movs	r3, #192	; 0xc0
 8002334:	029b      	lsls	r3, r3, #10
 8002336:	6860      	ldr	r0, [r4, #4]
 8002338:	4003      	ands	r3, r0
 800233a:	430b      	orrs	r3, r1
 800233c:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800233e:	4653      	mov	r3, sl
 8002340:	2b01      	cmp	r3, #1
 8002342:	d100      	bne.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x82>
 8002344:	e0b7      	b.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002346:	6823      	ldr	r3, [r4, #0]
 8002348:	07db      	lsls	r3, r3, #31
 800234a:	d506      	bpl.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800234c:	4a5c      	ldr	r2, [pc, #368]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800234e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002350:	2103      	movs	r1, #3
 8002352:	438b      	bics	r3, r1
 8002354:	68e1      	ldr	r1, [r4, #12]
 8002356:	430b      	orrs	r3, r1
 8002358:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	079b      	lsls	r3, r3, #30
 800235e:	d506      	bpl.n	800236e <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002360:	4a57      	ldr	r2, [pc, #348]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002362:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002364:	210c      	movs	r1, #12
 8002366:	438b      	bics	r3, r1
 8002368:	6921      	ldr	r1, [r4, #16]
 800236a:	430b      	orrs	r3, r1
 800236c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	075b      	lsls	r3, r3, #29
 8002372:	d506      	bpl.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002374:	4a52      	ldr	r2, [pc, #328]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002376:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002378:	4953      	ldr	r1, [pc, #332]	; (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800237a:	400b      	ands	r3, r1
 800237c:	6961      	ldr	r1, [r4, #20]
 800237e:	430b      	orrs	r3, r1
 8002380:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	071b      	lsls	r3, r3, #28
 8002386:	d506      	bpl.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002388:	4a4d      	ldr	r2, [pc, #308]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800238a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800238c:	494f      	ldr	r1, [pc, #316]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800238e:	400b      	ands	r3, r1
 8002390:	69a1      	ldr	r1, [r4, #24]
 8002392:	430b      	orrs	r3, r1
 8002394:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	065b      	lsls	r3, r3, #25
 800239a:	d506      	bpl.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800239c:	4a48      	ldr	r2, [pc, #288]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800239e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80023a0:	494b      	ldr	r1, [pc, #300]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80023a2:	400b      	ands	r3, r1
 80023a4:	6a21      	ldr	r1, [r4, #32]
 80023a6:	430b      	orrs	r3, r1
 80023a8:	64d3      	str	r3, [r2, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80023aa:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023ac:	6823      	ldr	r3, [r4, #0]
 80023ae:	061b      	lsls	r3, r3, #24
 80023b0:	d506      	bpl.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80023b2:	4a43      	ldr	r2, [pc, #268]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80023b4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80023b6:	4947      	ldr	r1, [pc, #284]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80023b8:	400b      	ands	r3, r1
 80023ba:	69e1      	ldr	r1, [r4, #28]
 80023bc:	430b      	orrs	r3, r1
 80023be:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80023c0:	bc1c      	pop	{r2, r3, r4}
 80023c2:	4690      	mov	r8, r2
 80023c4:	4699      	mov	r9, r3
 80023c6:	46a2      	mov	sl, r4
 80023c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ca:	4a3e      	ldr	r2, [pc, #248]	; (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80023cc:	6811      	ldr	r1, [r2, #0]
 80023ce:	2380      	movs	r3, #128	; 0x80
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	430b      	orrs	r3, r1
 80023d4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80023d6:	f7ff f8ab 	bl	8001530 <HAL_GetTick>
 80023da:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023dc:	4f39      	ldr	r7, [pc, #228]	; (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80023de:	2680      	movs	r6, #128	; 0x80
 80023e0:	0076      	lsls	r6, r6, #1
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	4233      	tst	r3, r6
 80023e6:	d000      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x126>
 80023e8:	e789      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ea:	f7ff f8a1 	bl	8001530 <HAL_GetTick>
 80023ee:	1b40      	subs	r0, r0, r5
 80023f0:	2864      	cmp	r0, #100	; 0x64
 80023f2:	d9f6      	bls.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
          return HAL_TIMEOUT;
 80023f4:	2003      	movs	r0, #3
 80023f6:	e7e3      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80023f8:	23c0      	movs	r3, #192	; 0xc0
 80023fa:	039b      	lsls	r3, r3, #14
 80023fc:	68a0      	ldr	r0, [r4, #8]
 80023fe:	4003      	ands	r3, r0
 8002400:	4299      	cmp	r1, r3
 8002402:	d000      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002404:	e785      	b.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002406:	4b2e      	ldr	r3, [pc, #184]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800240a:	21c0      	movs	r1, #192	; 0xc0
 800240c:	0289      	lsls	r1, r1, #10
 800240e:	400b      	ands	r3, r1
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002410:	d10b      	bne.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002412:	e02b      	b.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002414:	4b2a      	ldr	r3, [pc, #168]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002416:	681b      	ldr	r3, [r3, #0]
          return HAL_ERROR;
 8002418:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800241a:	039b      	lsls	r3, r3, #14
 800241c:	d4d0      	bmi.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800241e:	4b28      	ldr	r3, [pc, #160]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002422:	21c0      	movs	r1, #192	; 0xc0
 8002424:	0289      	lsls	r1, r1, #10
 8002426:	400b      	ands	r3, r1
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002428:	d028      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800242a:	21c0      	movs	r1, #192	; 0xc0
 800242c:	0289      	lsls	r1, r1, #10
 800242e:	400a      	ands	r2, r1
 8002430:	429a      	cmp	r2, r3
 8002432:	d002      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x176>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002434:	6822      	ldr	r2, [r4, #0]
 8002436:	0692      	lsls	r2, r2, #26
 8002438:	d408      	bmi.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x188>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800243a:	22c0      	movs	r2, #192	; 0xc0
 800243c:	0292      	lsls	r2, r2, #10
 800243e:	68a1      	ldr	r1, [r4, #8]
 8002440:	400a      	ands	r2, r1
 8002442:	429a      	cmp	r2, r3
 8002444:	d012      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002446:	6823      	ldr	r3, [r4, #0]
 8002448:	051b      	lsls	r3, r3, #20
 800244a:	d50f      	bpl.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800244e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002450:	4a21      	ldr	r2, [pc, #132]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8002452:	4002      	ands	r2, r0
      __HAL_RCC_BACKUPRESET_FORCE();
 8002454:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8002456:	2180      	movs	r1, #128	; 0x80
 8002458:	0309      	lsls	r1, r1, #12
 800245a:	4331      	orrs	r1, r6
 800245c:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800245e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002460:	4e1e      	ldr	r6, [pc, #120]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002462:	4031      	ands	r1, r6
 8002464:	6519      	str	r1, [r3, #80]	; 0x50
      RCC->CSR = temp_reg;
 8002466:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002468:	05c3      	lsls	r3, r0, #23
 800246a:	d411      	bmi.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800246c:	6862      	ldr	r2, [r4, #4]
 800246e:	23c0      	movs	r3, #192	; 0xc0
 8002470:	029b      	lsls	r3, r3, #10
 8002472:	0011      	movs	r1, r2
 8002474:	4019      	ands	r1, r3
 8002476:	4299      	cmp	r1, r3
 8002478:	d000      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800247a:	e758      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800247c:	4810      	ldr	r0, [pc, #64]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800247e:	6803      	ldr	r3, [r0, #0]
 8002480:	4917      	ldr	r1, [pc, #92]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002482:	400b      	ands	r3, r1
 8002484:	21c0      	movs	r1, #192	; 0xc0
 8002486:	0389      	lsls	r1, r1, #14
 8002488:	400a      	ands	r2, r1
 800248a:	431a      	orrs	r2, r3
 800248c:	6002      	str	r2, [r0, #0]
 800248e:	e74e      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x6a>
        tickstart = HAL_GetTick();
 8002490:	f7ff f84e 	bl	8001530 <HAL_GetTick>
 8002494:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002496:	4f0a      	ldr	r7, [pc, #40]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002498:	2680      	movs	r6, #128	; 0x80
 800249a:	00b6      	lsls	r6, r6, #2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800249c:	4b11      	ldr	r3, [pc, #68]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800249e:	4698      	mov	r8, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024a2:	4233      	tst	r3, r6
 80024a4:	d1e2      	bne.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7ff f843 	bl	8001530 <HAL_GetTick>
 80024aa:	464b      	mov	r3, r9
 80024ac:	1ac0      	subs	r0, r0, r3
 80024ae:	4540      	cmp	r0, r8
 80024b0:	d9f6      	bls.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
            return HAL_TIMEOUT;
 80024b2:	2003      	movs	r0, #3
 80024b4:	e784      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80024b8:	490b      	ldr	r1, [pc, #44]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024ba:	400b      	ands	r3, r1
 80024bc:	6393      	str	r3, [r2, #56]	; 0x38
 80024be:	e742      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x82>
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40007000 	.word	0x40007000
 80024c8:	fffff3ff 	.word	0xfffff3ff
 80024cc:	ffffcfff 	.word	0xffffcfff
 80024d0:	fbffffff 	.word	0xfbffffff
 80024d4:	fff3ffff 	.word	0xfff3ffff
 80024d8:	fffcffff 	.word	0xfffcffff
 80024dc:	fff7ffff 	.word	0xfff7ffff
 80024e0:	ffcfffff 	.word	0xffcfffff
 80024e4:	00001388 	.word	0x00001388
 80024e8:	efffffff 	.word	0xefffffff

080024ec <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80024ec:	b510      	push	{r4, lr}
 80024ee:	1e04      	subs	r4, r0, #0
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80024f0:	d013      	beq.n	800251a <HAL_RNG_Init+0x2e>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80024f2:	7943      	ldrb	r3, [r0, #5]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00c      	beq.n	8002512 <HAL_RNG_Init+0x26>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80024f8:	2302      	movs	r3, #2
 80024fa:	7163      	strb	r3, [r4, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80024fc:	6822      	ldr	r2, [r4, #0]
 80024fe:	6813      	ldr	r3, [r2, #0]
 8002500:	2104      	movs	r1, #4
 8002502:	430b      	orrs	r3, r1
 8002504:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8002506:	2301      	movs	r3, #1
 8002508:	7163      	strb	r3, [r4, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800250a:	2300      	movs	r3, #0
 800250c:	60a3      	str	r3, [r4, #8]

  /* Return function status */
  return HAL_OK;
 800250e:	2000      	movs	r0, #0
}
 8002510:	bd10      	pop	{r4, pc}
    hrng->Lock = HAL_UNLOCKED;
 8002512:	7103      	strb	r3, [r0, #4]
    HAL_RNG_MspInit(hrng);
 8002514:	f7fe fc22 	bl	8000d5c <HAL_RNG_MspInit>
 8002518:	e7ee      	b.n	80024f8 <HAL_RNG_Init+0xc>
    return HAL_ERROR;
 800251a:	2001      	movs	r0, #1
 800251c:	e7f8      	b.n	8002510 <HAL_RNG_Init+0x24>

0800251e <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800251e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002520:	0004      	movs	r4, r0
 8002522:	000d      	movs	r5, r1
  uint32_t tickstart;    
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 8002524:	7903      	ldrb	r3, [r0, #4]
 8002526:	2002      	movs	r0, #2
 8002528:	2b01      	cmp	r3, #1
 800252a:	d007      	beq.n	800253c <HAL_RNG_GenerateRandomNumber+0x1e>
 800252c:	2301      	movs	r3, #1
 800252e:	7123      	strb	r3, [r4, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8002530:	7963      	ldrb	r3, [r4, #5]

    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    status = HAL_ERROR;
 8002532:	3801      	subs	r0, #1
  if (hrng->State == HAL_RNG_STATE_READY)
 8002534:	2b01      	cmp	r3, #1
 8002536:	d002      	beq.n	800253e <HAL_RNG_GenerateRandomNumber+0x20>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8002538:	2300      	movs	r3, #0
 800253a:	7123      	strb	r3, [r4, #4]

  return status;
}
 800253c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 800253e:	3301      	adds	r3, #1
 8002540:	7163      	strb	r3, [r4, #5]
    tickstart = HAL_GetTick();
 8002542:	f7fe fff5 	bl	8001530 <HAL_GetTick>
 8002546:	0007      	movs	r7, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002548:	2601      	movs	r6, #1
 800254a:	6823      	ldr	r3, [r4, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	4216      	tst	r6, r2
 8002550:	d10e      	bne.n	8002570 <HAL_RNG_GenerateRandomNumber+0x52>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002552:	f7fe ffed 	bl	8001530 <HAL_GetTick>
 8002556:	1bc0      	subs	r0, r0, r7
 8002558:	2802      	cmp	r0, #2
 800255a:	d9f6      	bls.n	800254a <HAL_RNG_GenerateRandomNumber+0x2c>
        hrng->State = HAL_RNG_STATE_READY;
 800255c:	2301      	movs	r3, #1
 800255e:	7163      	strb	r3, [r4, #5]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8002560:	68a3      	ldr	r3, [r4, #8]
 8002562:	2202      	movs	r2, #2
 8002564:	4313      	orrs	r3, r2
 8002566:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(hrng);
 8002568:	2300      	movs	r3, #0
 800256a:	7123      	strb	r3, [r4, #4]
        return HAL_ERROR;
 800256c:	2001      	movs	r0, #1
 800256e:	e7e5      	b.n	800253c <HAL_RNG_GenerateRandomNumber+0x1e>
    hrng->RandomNumber = hrng->Instance->DR;
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	60e3      	str	r3, [r4, #12]
    *random32bit = hrng->RandomNumber;
 8002574:	602b      	str	r3, [r5, #0]
    hrng->State = HAL_RNG_STATE_READY;
 8002576:	2301      	movs	r3, #1
 8002578:	7163      	strb	r3, [r4, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800257a:	2000      	movs	r0, #0
 800257c:	e7dc      	b.n	8002538 <HAL_RNG_GenerateRandomNumber+0x1a>
	...

08002580 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	1e04      	subs	r4, r0, #0
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002584:	d03b      	beq.n	80025fe <HAL_SPI_Init+0x7e>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002586:	2300      	movs	r3, #0
 8002588:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800258a:	3351      	adds	r3, #81	; 0x51
 800258c:	5cc3      	ldrb	r3, [r0, r3]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d02f      	beq.n	80025f2 <HAL_SPI_Init+0x72>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002592:	2151      	movs	r1, #81	; 0x51
 8002594:	2302      	movs	r3, #2
 8002596:	5463      	strb	r3, [r4, r1]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002598:	6822      	ldr	r2, [r4, #0]
 800259a:	6813      	ldr	r3, [r2, #0]
 800259c:	2040      	movs	r0, #64	; 0x40
 800259e:	4383      	bics	r3, r0
 80025a0:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80025a2:	6822      	ldr	r2, [r4, #0]
 80025a4:	6863      	ldr	r3, [r4, #4]
 80025a6:	68a0      	ldr	r0, [r4, #8]
 80025a8:	4303      	orrs	r3, r0
 80025aa:	68e0      	ldr	r0, [r4, #12]
 80025ac:	4303      	orrs	r3, r0
 80025ae:	6920      	ldr	r0, [r4, #16]
 80025b0:	4303      	orrs	r3, r0
 80025b2:	6960      	ldr	r0, [r4, #20]
 80025b4:	4303      	orrs	r3, r0
 80025b6:	69e0      	ldr	r0, [r4, #28]
 80025b8:	4303      	orrs	r3, r0
 80025ba:	6a20      	ldr	r0, [r4, #32]
 80025bc:	4303      	orrs	r3, r0
 80025be:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80025c0:	4303      	orrs	r3, r0
 80025c2:	2080      	movs	r0, #128	; 0x80
 80025c4:	0080      	lsls	r0, r0, #2
 80025c6:	69a5      	ldr	r5, [r4, #24]
 80025c8:	4028      	ands	r0, r5
 80025ca:	4303      	orrs	r3, r0
 80025cc:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80025ce:	6822      	ldr	r2, [r4, #0]
 80025d0:	8b60      	ldrh	r0, [r4, #26]
 80025d2:	2304      	movs	r3, #4
 80025d4:	4003      	ands	r3, r0
 80025d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80025d8:	4303      	orrs	r3, r0
 80025da:	6053      	str	r3, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80025dc:	6822      	ldr	r2, [r4, #0]
 80025de:	69d3      	ldr	r3, [r2, #28]
 80025e0:	4808      	ldr	r0, [pc, #32]	; (8002604 <HAL_SPI_Init+0x84>)
 80025e2:	4003      	ands	r3, r0
 80025e4:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025e6:	2300      	movs	r3, #0
 80025e8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80025ea:	3301      	adds	r3, #1
 80025ec:	5463      	strb	r3, [r4, r1]

  return HAL_OK;
 80025ee:	2000      	movs	r0, #0
}
 80025f0:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 80025f2:	2200      	movs	r2, #0
 80025f4:	3350      	adds	r3, #80	; 0x50
 80025f6:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 80025f8:	f7fe fbc6 	bl	8000d88 <HAL_SPI_MspInit>
 80025fc:	e7c9      	b.n	8002592 <HAL_SPI_Init+0x12>
    return HAL_ERROR;
 80025fe:	2001      	movs	r0, #1
 8002600:	e7f6      	b.n	80025f0 <HAL_SPI_Init+0x70>
 8002602:	46c0      	nop			; (mov r8, r8)
 8002604:	fffff7ff 	.word	0xfffff7ff

08002608 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002608:	b570      	push	{r4, r5, r6, lr}
  uint32_t groups = 0UL;
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800260a:	2300      	movs	r3, #0
  uint32_t groups = 0UL;
 800260c:	2100      	movs	r1, #0
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 800260e:	240f      	movs	r4, #15
    {
      groups |= (1UL << idx);
 8002610:	2501      	movs	r5, #1
 8002612:	e002      	b.n	800261a <TSC_extract_groups+0x12>
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002614:	3301      	adds	r3, #1
 8002616:	2b08      	cmp	r3, #8
 8002618:	d008      	beq.n	800262c <TSC_extract_groups+0x24>
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 800261a:	009a      	lsls	r2, r3, #2
 800261c:	0026      	movs	r6, r4
 800261e:	4096      	lsls	r6, r2
 8002620:	4230      	tst	r0, r6
 8002622:	d0f7      	beq.n	8002614 <TSC_extract_groups+0xc>
      groups |= (1UL << idx);
 8002624:	002a      	movs	r2, r5
 8002626:	409a      	lsls	r2, r3
 8002628:	4311      	orrs	r1, r2
 800262a:	e7f3      	b.n	8002614 <TSC_extract_groups+0xc>
    }
  }

  return groups;
}
 800262c:	0008      	movs	r0, r1
 800262e:	bd70      	pop	{r4, r5, r6, pc}

08002630 <HAL_TSC_Init>:
{
 8002630:	b570      	push	{r4, r5, r6, lr}
 8002632:	1e04      	subs	r4, r0, #0
  if (htsc == NULL)
 8002634:	d04e      	beq.n	80026d4 <HAL_TSC_Init+0xa4>
  if (htsc->State == HAL_TSC_STATE_RESET)
 8002636:	233c      	movs	r3, #60	; 0x3c
 8002638:	5cc3      	ldrb	r3, [r0, r3]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d03d      	beq.n	80026ba <HAL_TSC_Init+0x8a>
  htsc->State = HAL_TSC_STATE_BUSY;
 800263e:	2202      	movs	r2, #2
 8002640:	233c      	movs	r3, #60	; 0x3c
 8002642:	54e2      	strb	r2, [r4, r3]
  htsc->Instance->CR = TSC_CR_TSCE;
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	3a01      	subs	r2, #1
 8002648:	601a      	str	r2, [r3, #0]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800264a:	6821      	ldr	r1, [r4, #0]
 800264c:	680a      	ldr	r2, [r1, #0]
 800264e:	6863      	ldr	r3, [r4, #4]
 8002650:	68a0      	ldr	r0, [r4, #8]
 8002652:	4303      	orrs	r3, r0
 8002654:	6960      	ldr	r0, [r4, #20]
 8002656:	4303      	orrs	r3, r0
 8002658:	69a0      	ldr	r0, [r4, #24]
 800265a:	4303      	orrs	r3, r0
 800265c:	69e0      	ldr	r0, [r4, #28]
 800265e:	4303      	orrs	r3, r0
 8002660:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002662:	4303      	orrs	r3, r0
 8002664:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002666:	4303      	orrs	r3, r0
 8002668:	4313      	orrs	r3, r2
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800266a:	6922      	ldr	r2, [r4, #16]
 800266c:	0452      	lsls	r2, r2, #17
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800266e:	4313      	orrs	r3, r2
 8002670:	600b      	str	r3, [r1, #0]
  if ((FunctionalState)htsc->Init.SpreadSpectrum == ENABLE)
 8002672:	7b23      	ldrb	r3, [r4, #12]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d026      	beq.n	80026c6 <HAL_TSC_Init+0x96>
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002678:	6822      	ldr	r2, [r4, #0]
 800267a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800267c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800267e:	430b      	orrs	r3, r1
 8002680:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002682:	430b      	orrs	r3, r1
 8002684:	43db      	mvns	r3, r3
 8002686:	6113      	str	r3, [r2, #16]
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002688:	6822      	ldr	r2, [r4, #0]
 800268a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800268c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800268e:	430b      	orrs	r3, r1
 8002690:	6293      	str	r3, [r2, #40]	; 0x28
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002696:	621a      	str	r2, [r3, #32]
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002698:	6825      	ldr	r5, [r4, #0]
 800269a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800269c:	f7ff ffb4 	bl	8002608 <TSC_extract_groups>
 80026a0:	6328      	str	r0, [r5, #48]	; 0x30
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 80026a2:	6821      	ldr	r1, [r4, #0]
 80026a4:	684b      	ldr	r3, [r1, #4]
 80026a6:	2203      	movs	r2, #3
 80026a8:	4393      	bics	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	609a      	str	r2, [r3, #8]
  htsc->State = HAL_TSC_STATE_READY;
 80026b0:	3a02      	subs	r2, #2
 80026b2:	233c      	movs	r3, #60	; 0x3c
 80026b4:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80026b6:	2000      	movs	r0, #0
}
 80026b8:	bd70      	pop	{r4, r5, r6, pc}
    htsc->Lock = HAL_UNLOCKED;
 80026ba:	2200      	movs	r2, #0
 80026bc:	333d      	adds	r3, #61	; 0x3d
 80026be:	54c2      	strb	r2, [r0, r3]
    HAL_TSC_MspInit(htsc);
 80026c0:	f7fe fbc0 	bl	8000e44 <HAL_TSC_MspInit>
 80026c4:	e7bb      	b.n	800263e <HAL_TSC_Init+0xe>
    htsc->Instance->CR |= TSC_CR_SSE;
 80026c6:	6822      	ldr	r2, [r4, #0]
 80026c8:	6811      	ldr	r1, [r2, #0]
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	025b      	lsls	r3, r3, #9
 80026ce:	430b      	orrs	r3, r1
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e7d1      	b.n	8002678 <HAL_TSC_Init+0x48>
    return HAL_ERROR;
 80026d4:	2001      	movs	r0, #1
 80026d6:	e7ef      	b.n	80026b8 <HAL_TSC_Init+0x88>

080026d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026d8:	b5d0      	push	{r4, r6, r7, lr}
 80026da:	0004      	movs	r4, r0
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80026dc:	6801      	ldr	r1, [r0, #0]
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80026de:	680a      	ldr	r2, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026e0:	6883      	ldr	r3, [r0, #8]
 80026e2:	6900      	ldr	r0, [r0, #16]
 80026e4:	4303      	orrs	r3, r0
 80026e6:	6960      	ldr	r0, [r4, #20]
 80026e8:	4303      	orrs	r3, r0
 80026ea:	69e0      	ldr	r0, [r4, #28]
 80026ec:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80026ee:	48c0      	ldr	r0, [pc, #768]	; (80029f0 <UART_SetConfig+0x318>)
 80026f0:	4002      	ands	r2, r0
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026f6:	6822      	ldr	r2, [r4, #0]
 80026f8:	6853      	ldr	r3, [r2, #4]
 80026fa:	49be      	ldr	r1, [pc, #760]	; (80029f4 <UART_SetConfig+0x31c>)
 80026fc:	400b      	ands	r3, r1
 80026fe:	68e1      	ldr	r1, [r4, #12]
 8002700:	430b      	orrs	r3, r1
 8002702:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002704:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002706:	6822      	ldr	r2, [r4, #0]
 8002708:	4bbb      	ldr	r3, [pc, #748]	; (80029f8 <UART_SetConfig+0x320>)
 800270a:	429a      	cmp	r2, r3
 800270c:	d001      	beq.n	8002712 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800270e:	6a23      	ldr	r3, [r4, #32]
 8002710:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002712:	6893      	ldr	r3, [r2, #8]
 8002714:	48b9      	ldr	r0, [pc, #740]	; (80029fc <UART_SetConfig+0x324>)
 8002716:	4003      	ands	r3, r0
 8002718:	430b      	orrs	r3, r1
 800271a:	6093      	str	r3, [r2, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800271c:	6822      	ldr	r2, [r4, #0]
 800271e:	4bb8      	ldr	r3, [pc, #736]	; (8002a00 <UART_SetConfig+0x328>)
 8002720:	429a      	cmp	r2, r3
 8002722:	d013      	beq.n	800274c <UART_SetConfig+0x74>
 8002724:	4bb7      	ldr	r3, [pc, #732]	; (8002a04 <UART_SetConfig+0x32c>)
 8002726:	429a      	cmp	r2, r3
 8002728:	d022      	beq.n	8002770 <UART_SetConfig+0x98>
 800272a:	49b3      	ldr	r1, [pc, #716]	; (80029f8 <UART_SetConfig+0x320>)
 800272c:	2310      	movs	r3, #16
 800272e:	428a      	cmp	r2, r1
 8002730:	d033      	beq.n	800279a <UART_SetConfig+0xc2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	0212      	lsls	r2, r2, #8
 8002736:	69e1      	ldr	r1, [r4, #28]
 8002738:	4291      	cmp	r1, r2
 800273a:	d100      	bne.n	800273e <UART_SetConfig+0x66>
 800273c:	e08a      	b.n	8002854 <UART_SetConfig+0x17c>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 800273e:	2b08      	cmp	r3, #8
 8002740:	d900      	bls.n	8002744 <UART_SetConfig+0x6c>
 8002742:	e146      	b.n	80029d2 <UART_SetConfig+0x2fa>
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4ab0      	ldr	r2, [pc, #704]	; (8002a08 <UART_SetConfig+0x330>)
 8002748:	58d3      	ldr	r3, [r2, r3]
 800274a:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 800274c:	4baf      	ldr	r3, [pc, #700]	; (8002a0c <UART_SetConfig+0x334>)
 800274e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002750:	2103      	movs	r1, #3
 8002752:	4019      	ands	r1, r3
 8002754:	2901      	cmp	r1, #1
 8002756:	d009      	beq.n	800276c <UART_SetConfig+0x94>
 8002758:	2900      	cmp	r1, #0
 800275a:	d038      	beq.n	80027ce <UART_SetConfig+0xf6>
 800275c:	2902      	cmp	r1, #2
 800275e:	d100      	bne.n	8002762 <UART_SetConfig+0x8a>
 8002760:	e142      	b.n	80029e8 <UART_SetConfig+0x310>
 8002762:	2308      	movs	r3, #8
 8002764:	2903      	cmp	r1, #3
 8002766:	d0e4      	beq.n	8002732 <UART_SetConfig+0x5a>
 8002768:	2310      	movs	r3, #16
 800276a:	e7e2      	b.n	8002732 <UART_SetConfig+0x5a>
 800276c:	2304      	movs	r3, #4
 800276e:	e7e0      	b.n	8002732 <UART_SetConfig+0x5a>
 8002770:	4ba6      	ldr	r3, [pc, #664]	; (8002a0c <UART_SetConfig+0x334>)
 8002772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002774:	210c      	movs	r1, #12
 8002776:	4019      	ands	r1, r3
 8002778:	2904      	cmp	r1, #4
 800277a:	d00c      	beq.n	8002796 <UART_SetConfig+0xbe>
 800277c:	d906      	bls.n	800278c <UART_SetConfig+0xb4>
 800277e:	2302      	movs	r3, #2
 8002780:	2908      	cmp	r1, #8
 8002782:	d0d6      	beq.n	8002732 <UART_SetConfig+0x5a>
 8002784:	3306      	adds	r3, #6
 8002786:	290c      	cmp	r1, #12
 8002788:	d0d3      	beq.n	8002732 <UART_SetConfig+0x5a>
 800278a:	e002      	b.n	8002792 <UART_SetConfig+0xba>
 800278c:	2300      	movs	r3, #0
 800278e:	2900      	cmp	r1, #0
 8002790:	d01e      	beq.n	80027d0 <UART_SetConfig+0xf8>
 8002792:	2310      	movs	r3, #16
 8002794:	e7cd      	b.n	8002732 <UART_SetConfig+0x5a>
 8002796:	2304      	movs	r3, #4
 8002798:	e7cb      	b.n	8002732 <UART_SetConfig+0x5a>
 800279a:	4b9c      	ldr	r3, [pc, #624]	; (8002a0c <UART_SetConfig+0x334>)
 800279c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	4019      	ands	r1, r3
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	4299      	cmp	r1, r3
 80027aa:	d04f      	beq.n	800284c <UART_SetConfig+0x174>
 80027ac:	d90a      	bls.n	80027c4 <UART_SetConfig+0xec>
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	4299      	cmp	r1, r3
 80027b4:	d043      	beq.n	800283e <UART_SetConfig+0x166>
 80027b6:	23c0      	movs	r3, #192	; 0xc0
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	4299      	cmp	r1, r3
 80027bc:	d105      	bne.n	80027ca <UART_SetConfig+0xf2>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	e011      	b.n	80027e8 <UART_SetConfig+0x110>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027c4:	2300      	movs	r3, #0
 80027c6:	2900      	cmp	r1, #0
 80027c8:	d002      	beq.n	80027d0 <UART_SetConfig+0xf8>
        ret = HAL_ERROR;
 80027ca:	2001      	movs	r0, #1
 80027cc:	e0bc      	b.n	8002948 <UART_SetConfig+0x270>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027ce:	2301      	movs	r3, #1
  if (UART_INSTANCE_LOWPOWER(huart))
 80027d0:	4989      	ldr	r1, [pc, #548]	; (80029f8 <UART_SetConfig+0x320>)
 80027d2:	428a      	cmp	r2, r1
 80027d4:	d1ad      	bne.n	8002732 <UART_SetConfig+0x5a>
    switch (clocksource)
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d031      	beq.n	800283e <UART_SetConfig+0x166>
 80027da:	d828      	bhi.n	800282e <UART_SetConfig+0x156>
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d000      	beq.n	80027e2 <UART_SetConfig+0x10a>
 80027e0:	e0fa      	b.n	80029d8 <UART_SetConfig+0x300>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80027e2:	f7ff fd4f 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 80027e6:	0003      	movs	r3, r0
    if (lpuart_ker_ck_pres != 0U)
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d100      	bne.n	80027ee <UART_SetConfig+0x116>
 80027ec:	e0f6      	b.n	80029dc <UART_SetConfig+0x304>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027ee:	6862      	ldr	r2, [r4, #4]
 80027f0:	0051      	lsls	r1, r2, #1
 80027f2:	1889      	adds	r1, r1, r2
        ret = HAL_ERROR;
 80027f4:	2001      	movs	r0, #1
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027f6:	4299      	cmp	r1, r3
 80027f8:	d900      	bls.n	80027fc <UART_SetConfig+0x124>
 80027fa:	e0a5      	b.n	8002948 <UART_SetConfig+0x270>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80027fc:	0311      	lsls	r1, r2, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027fe:	4299      	cmp	r1, r3
 8002800:	d200      	bcs.n	8002804 <UART_SetConfig+0x12c>
 8002802:	e0a1      	b.n	8002948 <UART_SetConfig+0x270>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002804:	0e19      	lsrs	r1, r3, #24
 8002806:	0218      	lsls	r0, r3, #8
 8002808:	0856      	lsrs	r6, r2, #1
 800280a:	2700      	movs	r7, #0
 800280c:	1980      	adds	r0, r0, r6
 800280e:	4179      	adcs	r1, r7
 8002810:	2300      	movs	r3, #0
 8002812:	f7fd fdf7 	bl	8000404 <__aeabi_uldivmod>
 8002816:	0003      	movs	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002818:	4a7d      	ldr	r2, [pc, #500]	; (8002a10 <UART_SetConfig+0x338>)
 800281a:	1881      	adds	r1, r0, r2
 800281c:	4a7d      	ldr	r2, [pc, #500]	; (8002a14 <UART_SetConfig+0x33c>)
          ret = HAL_ERROR;
 800281e:	2001      	movs	r0, #1
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002820:	4291      	cmp	r1, r2
 8002822:	d900      	bls.n	8002826 <UART_SetConfig+0x14e>
 8002824:	e090      	b.n	8002948 <UART_SetConfig+0x270>
          huart->Instance->BRR = usartdiv;
 8002826:	6822      	ldr	r2, [r4, #0]
 8002828:	60d3      	str	r3, [r2, #12]
 800282a:	2000      	movs	r0, #0
 800282c:	e08c      	b.n	8002948 <UART_SetConfig+0x270>
    switch (clocksource)
 800282e:	2b04      	cmp	r3, #4
 8002830:	d00c      	beq.n	800284c <UART_SetConfig+0x174>
 8002832:	2b08      	cmp	r3, #8
 8002834:	d000      	beq.n	8002838 <UART_SetConfig+0x160>
 8002836:	e0cf      	b.n	80029d8 <UART_SetConfig+0x300>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	021b      	lsls	r3, r3, #8
 800283c:	e7d4      	b.n	80027e8 <UART_SetConfig+0x110>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800283e:	4b73      	ldr	r3, [pc, #460]	; (8002a0c <UART_SetConfig+0x334>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	06db      	lsls	r3, r3, #27
 8002844:	d500      	bpl.n	8002848 <UART_SetConfig+0x170>
 8002846:	e0d1      	b.n	80029ec <UART_SetConfig+0x314>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002848:	4b73      	ldr	r3, [pc, #460]	; (8002a18 <UART_SetConfig+0x340>)
 800284a:	e7d0      	b.n	80027ee <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800284c:	f7ff f90a 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 8002850:	0003      	movs	r3, r0
        break;
 8002852:	e7c9      	b.n	80027e8 <UART_SetConfig+0x110>
    switch (clocksource)
 8002854:	2b08      	cmp	r3, #8
 8002856:	d862      	bhi.n	800291e <UART_SetConfig+0x246>
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4a70      	ldr	r2, [pc, #448]	; (8002a1c <UART_SetConfig+0x344>)
 800285c:	58d3      	ldr	r3, [r2, r3]
 800285e:	469f      	mov	pc, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002860:	f7ff fd10 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8002864:	0040      	lsls	r0, r0, #1
 8002866:	6863      	ldr	r3, [r4, #4]
 8002868:	085b      	lsrs	r3, r3, #1
 800286a:	18c0      	adds	r0, r0, r3
 800286c:	6861      	ldr	r1, [r4, #4]
 800286e:	f7fd fc53 	bl	8000118 <__udivsi3>
 8002872:	0403      	lsls	r3, r0, #16
 8002874:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002876:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002878:	4969      	ldr	r1, [pc, #420]	; (8002a20 <UART_SetConfig+0x348>)
 800287a:	001a      	movs	r2, r3
 800287c:	3a10      	subs	r2, #16
 800287e:	428a      	cmp	r2, r1
 8002880:	d900      	bls.n	8002884 <UART_SetConfig+0x1ac>
 8002882:	e0ad      	b.n	80029e0 <UART_SetConfig+0x308>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002884:	220f      	movs	r2, #15
 8002886:	0019      	movs	r1, r3
 8002888:	4391      	bics	r1, r2
 800288a:	000a      	movs	r2, r1
      huart->Instance->BRR = brrtemp;
 800288c:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800288e:	071b      	lsls	r3, r3, #28
 8002890:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8002892:	4313      	orrs	r3, r2
 8002894:	60cb      	str	r3, [r1, #12]
 8002896:	e057      	b.n	8002948 <UART_SetConfig+0x270>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002898:	f7ff fd04 	bl	80022a4 <HAL_RCC_GetPCLK2Freq>
 800289c:	0040      	lsls	r0, r0, #1
 800289e:	6863      	ldr	r3, [r4, #4]
 80028a0:	085b      	lsrs	r3, r3, #1
 80028a2:	18c0      	adds	r0, r0, r3
 80028a4:	6861      	ldr	r1, [r4, #4]
 80028a6:	f7fd fc37 	bl	8000118 <__udivsi3>
 80028aa:	0403      	lsls	r3, r0, #16
 80028ac:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80028ae:	2000      	movs	r0, #0
        break;
 80028b0:	e7e2      	b.n	8002878 <UART_SetConfig+0x1a0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028b2:	4b56      	ldr	r3, [pc, #344]	; (8002a0c <UART_SetConfig+0x334>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	06db      	lsls	r3, r3, #27
 80028b8:	d50b      	bpl.n	80028d2 <UART_SetConfig+0x1fa>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80028ba:	6863      	ldr	r3, [r4, #4]
 80028bc:	0858      	lsrs	r0, r3, #1
 80028be:	4b59      	ldr	r3, [pc, #356]	; (8002a24 <UART_SetConfig+0x34c>)
 80028c0:	469c      	mov	ip, r3
 80028c2:	4460      	add	r0, ip
 80028c4:	6861      	ldr	r1, [r4, #4]
 80028c6:	f7fd fc27 	bl	8000118 <__udivsi3>
 80028ca:	0403      	lsls	r3, r0, #16
 80028cc:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80028ce:	2000      	movs	r0, #0
 80028d0:	e7d2      	b.n	8002878 <UART_SetConfig+0x1a0>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80028d2:	6863      	ldr	r3, [r4, #4]
 80028d4:	0858      	lsrs	r0, r3, #1
 80028d6:	4b54      	ldr	r3, [pc, #336]	; (8002a28 <UART_SetConfig+0x350>)
 80028d8:	469c      	mov	ip, r3
 80028da:	4460      	add	r0, ip
 80028dc:	6861      	ldr	r1, [r4, #4]
 80028de:	f7fd fc1b 	bl	8000118 <__udivsi3>
 80028e2:	0403      	lsls	r3, r0, #16
 80028e4:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80028e6:	2000      	movs	r0, #0
 80028e8:	e7c6      	b.n	8002878 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80028ea:	f7ff f8bb 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 80028ee:	0040      	lsls	r0, r0, #1
 80028f0:	6863      	ldr	r3, [r4, #4]
 80028f2:	085b      	lsrs	r3, r3, #1
 80028f4:	18c0      	adds	r0, r0, r3
 80028f6:	6861      	ldr	r1, [r4, #4]
 80028f8:	f7fd fc0e 	bl	8000118 <__udivsi3>
 80028fc:	0403      	lsls	r3, r0, #16
 80028fe:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002900:	2000      	movs	r0, #0
        break;
 8002902:	e7b9      	b.n	8002878 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002904:	6863      	ldr	r3, [r4, #4]
 8002906:	0858      	lsrs	r0, r3, #1
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	025b      	lsls	r3, r3, #9
 800290c:	469c      	mov	ip, r3
 800290e:	4460      	add	r0, ip
 8002910:	6861      	ldr	r1, [r4, #4]
 8002912:	f7fd fc01 	bl	8000118 <__udivsi3>
 8002916:	0403      	lsls	r3, r0, #16
 8002918:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 800291a:	2000      	movs	r0, #0
        break;
 800291c:	e7ac      	b.n	8002878 <UART_SetConfig+0x1a0>
        ret = HAL_ERROR;
 800291e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002920:	2300      	movs	r3, #0
 8002922:	e7a9      	b.n	8002878 <UART_SetConfig+0x1a0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002924:	f7ff fcae 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8002928:	6863      	ldr	r3, [r4, #4]
 800292a:	085b      	lsrs	r3, r3, #1
 800292c:	1818      	adds	r0, r3, r0
 800292e:	6861      	ldr	r1, [r4, #4]
 8002930:	f7fd fbf2 	bl	8000118 <__udivsi3>
 8002934:	0403      	lsls	r3, r0, #16
 8002936:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002938:	2000      	movs	r0, #0
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800293a:	4939      	ldr	r1, [pc, #228]	; (8002a20 <UART_SetConfig+0x348>)
 800293c:	001a      	movs	r2, r3
 800293e:	3a10      	subs	r2, #16
 8002940:	428a      	cmp	r2, r1
 8002942:	d84f      	bhi.n	80029e4 <UART_SetConfig+0x30c>
    {
      huart->Instance->BRR = usartdiv;
 8002944:	6822      	ldr	r2, [r4, #0]
 8002946:	60d3      	str	r3, [r2, #12]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002948:	2300      	movs	r3, #0
 800294a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800294c:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800294e:	bdd0      	pop	{r4, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002950:	f7ff fca8 	bl	80022a4 <HAL_RCC_GetPCLK2Freq>
 8002954:	6863      	ldr	r3, [r4, #4]
 8002956:	085b      	lsrs	r3, r3, #1
 8002958:	1818      	adds	r0, r3, r0
 800295a:	6861      	ldr	r1, [r4, #4]
 800295c:	f7fd fbdc 	bl	8000118 <__udivsi3>
 8002960:	0403      	lsls	r3, r0, #16
 8002962:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002964:	2000      	movs	r0, #0
        break;
 8002966:	e7e8      	b.n	800293a <UART_SetConfig+0x262>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002968:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <UART_SetConfig+0x334>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	06db      	lsls	r3, r3, #27
 800296e:	d50b      	bpl.n	8002988 <UART_SetConfig+0x2b0>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002970:	6863      	ldr	r3, [r4, #4]
 8002972:	0858      	lsrs	r0, r3, #1
 8002974:	4b2d      	ldr	r3, [pc, #180]	; (8002a2c <UART_SetConfig+0x354>)
 8002976:	469c      	mov	ip, r3
 8002978:	4460      	add	r0, ip
 800297a:	6861      	ldr	r1, [r4, #4]
 800297c:	f7fd fbcc 	bl	8000118 <__udivsi3>
 8002980:	0403      	lsls	r3, r0, #16
 8002982:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002984:	2000      	movs	r0, #0
 8002986:	e7d8      	b.n	800293a <UART_SetConfig+0x262>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002988:	6863      	ldr	r3, [r4, #4]
 800298a:	0858      	lsrs	r0, r3, #1
 800298c:	4b22      	ldr	r3, [pc, #136]	; (8002a18 <UART_SetConfig+0x340>)
 800298e:	469c      	mov	ip, r3
 8002990:	4460      	add	r0, ip
 8002992:	6861      	ldr	r1, [r4, #4]
 8002994:	f7fd fbc0 	bl	8000118 <__udivsi3>
 8002998:	0403      	lsls	r3, r0, #16
 800299a:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 800299c:	2000      	movs	r0, #0
 800299e:	e7cc      	b.n	800293a <UART_SetConfig+0x262>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80029a0:	f7ff f860 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 80029a4:	6863      	ldr	r3, [r4, #4]
 80029a6:	085b      	lsrs	r3, r3, #1
 80029a8:	1818      	adds	r0, r3, r0
 80029aa:	6861      	ldr	r1, [r4, #4]
 80029ac:	f7fd fbb4 	bl	8000118 <__udivsi3>
 80029b0:	0403      	lsls	r3, r0, #16
 80029b2:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80029b4:	2000      	movs	r0, #0
        break;
 80029b6:	e7c0      	b.n	800293a <UART_SetConfig+0x262>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80029b8:	6863      	ldr	r3, [r4, #4]
 80029ba:	0858      	lsrs	r0, r3, #1
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	021b      	lsls	r3, r3, #8
 80029c0:	469c      	mov	ip, r3
 80029c2:	4460      	add	r0, ip
 80029c4:	6861      	ldr	r1, [r4, #4]
 80029c6:	f7fd fba7 	bl	8000118 <__udivsi3>
 80029ca:	0403      	lsls	r3, r0, #16
 80029cc:	0c1b      	lsrs	r3, r3, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 80029ce:	2000      	movs	r0, #0
        break;
 80029d0:	e7b3      	b.n	800293a <UART_SetConfig+0x262>
        ret = HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	e7b0      	b.n	800293a <UART_SetConfig+0x262>
        ret = HAL_ERROR;
 80029d8:	2001      	movs	r0, #1
 80029da:	e7b5      	b.n	8002948 <UART_SetConfig+0x270>
 80029dc:	2000      	movs	r0, #0
 80029de:	e7b3      	b.n	8002948 <UART_SetConfig+0x270>
      ret = HAL_ERROR;
 80029e0:	2001      	movs	r0, #1
 80029e2:	e7b1      	b.n	8002948 <UART_SetConfig+0x270>
      ret = HAL_ERROR;
 80029e4:	2001      	movs	r0, #1
 80029e6:	e7af      	b.n	8002948 <UART_SetConfig+0x270>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029e8:	2302      	movs	r3, #2
 80029ea:	e6a2      	b.n	8002732 <UART_SetConfig+0x5a>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80029ec:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <UART_SetConfig+0x354>)
 80029ee:	e6fe      	b.n	80027ee <UART_SetConfig+0x116>
 80029f0:	efff69f3 	.word	0xefff69f3
 80029f4:	ffffcfff 	.word	0xffffcfff
 80029f8:	40004800 	.word	0x40004800
 80029fc:	fffff4ff 	.word	0xfffff4ff
 8002a00:	40013800 	.word	0x40013800
 8002a04:	40004400 	.word	0x40004400
 8002a08:	08004b00 	.word	0x08004b00
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	fffffd00 	.word	0xfffffd00
 8002a14:	000ffcff 	.word	0x000ffcff
 8002a18:	00f42400 	.word	0x00f42400
 8002a1c:	08004b24 	.word	0x08004b24
 8002a20:	0000ffef 	.word	0x0000ffef
 8002a24:	007a1200 	.word	0x007a1200
 8002a28:	01e84800 	.word	0x01e84800
 8002a2c:	003d0900 	.word	0x003d0900

08002a30 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a30:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a32:	07db      	lsls	r3, r3, #31
 8002a34:	d506      	bpl.n	8002a44 <UART_AdvFeatureConfig+0x14>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a36:	6802      	ldr	r2, [r0, #0]
 8002a38:	6853      	ldr	r3, [r2, #4]
 8002a3a:	492c      	ldr	r1, [pc, #176]	; (8002aec <UART_AdvFeatureConfig+0xbc>)
 8002a3c:	400b      	ands	r3, r1
 8002a3e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002a40:	430b      	orrs	r3, r1
 8002a42:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a44:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a46:	079b      	lsls	r3, r3, #30
 8002a48:	d506      	bpl.n	8002a58 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a4a:	6802      	ldr	r2, [r0, #0]
 8002a4c:	6853      	ldr	r3, [r2, #4]
 8002a4e:	4928      	ldr	r1, [pc, #160]	; (8002af0 <UART_AdvFeatureConfig+0xc0>)
 8002a50:	400b      	ands	r3, r1
 8002a52:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a58:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a5a:	075b      	lsls	r3, r3, #29
 8002a5c:	d506      	bpl.n	8002a6c <UART_AdvFeatureConfig+0x3c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a5e:	6802      	ldr	r2, [r0, #0]
 8002a60:	6853      	ldr	r3, [r2, #4]
 8002a62:	4924      	ldr	r1, [pc, #144]	; (8002af4 <UART_AdvFeatureConfig+0xc4>)
 8002a64:	400b      	ands	r3, r1
 8002a66:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a6c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a6e:	071b      	lsls	r3, r3, #28
 8002a70:	d506      	bpl.n	8002a80 <UART_AdvFeatureConfig+0x50>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a72:	6802      	ldr	r2, [r0, #0]
 8002a74:	6853      	ldr	r3, [r2, #4]
 8002a76:	4920      	ldr	r1, [pc, #128]	; (8002af8 <UART_AdvFeatureConfig+0xc8>)
 8002a78:	400b      	ands	r3, r1
 8002a7a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a80:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a82:	06db      	lsls	r3, r3, #27
 8002a84:	d506      	bpl.n	8002a94 <UART_AdvFeatureConfig+0x64>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a86:	6802      	ldr	r2, [r0, #0]
 8002a88:	6893      	ldr	r3, [r2, #8]
 8002a8a:	491c      	ldr	r1, [pc, #112]	; (8002afc <UART_AdvFeatureConfig+0xcc>)
 8002a8c:	400b      	ands	r3, r1
 8002a8e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002a90:	430b      	orrs	r3, r1
 8002a92:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a94:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a96:	069b      	lsls	r3, r3, #26
 8002a98:	d506      	bpl.n	8002aa8 <UART_AdvFeatureConfig+0x78>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a9a:	6802      	ldr	r2, [r0, #0]
 8002a9c:	6893      	ldr	r3, [r2, #8]
 8002a9e:	4918      	ldr	r1, [pc, #96]	; (8002b00 <UART_AdvFeatureConfig+0xd0>)
 8002aa0:	400b      	ands	r3, r1
 8002aa2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002aa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002aaa:	065b      	lsls	r3, r3, #25
 8002aac:	d50b      	bpl.n	8002ac6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002aae:	6802      	ldr	r2, [r0, #0]
 8002ab0:	6853      	ldr	r3, [r2, #4]
 8002ab2:	4914      	ldr	r1, [pc, #80]	; (8002b04 <UART_AdvFeatureConfig+0xd4>)
 8002ab4:	400b      	ands	r3, r1
 8002ab6:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002abc:	2380      	movs	r3, #128	; 0x80
 8002abe:	035b      	lsls	r3, r3, #13
 8002ac0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d00a      	beq.n	8002adc <UART_AdvFeatureConfig+0xac>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ac6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ac8:	061b      	lsls	r3, r3, #24
 8002aca:	d506      	bpl.n	8002ada <UART_AdvFeatureConfig+0xaa>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002acc:	6802      	ldr	r2, [r0, #0]
 8002ace:	6853      	ldr	r3, [r2, #4]
 8002ad0:	490d      	ldr	r1, [pc, #52]	; (8002b08 <UART_AdvFeatureConfig+0xd8>)
 8002ad2:	400b      	ands	r3, r1
 8002ad4:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002ad6:	430b      	orrs	r3, r1
 8002ad8:	6053      	str	r3, [r2, #4]
  }
}
 8002ada:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002adc:	6802      	ldr	r2, [r0, #0]
 8002ade:	6853      	ldr	r3, [r2, #4]
 8002ae0:	490a      	ldr	r1, [pc, #40]	; (8002b0c <UART_AdvFeatureConfig+0xdc>)
 8002ae2:	400b      	ands	r3, r1
 8002ae4:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	6053      	str	r3, [r2, #4]
 8002aea:	e7ec      	b.n	8002ac6 <UART_AdvFeatureConfig+0x96>
 8002aec:	fffdffff 	.word	0xfffdffff
 8002af0:	fffeffff 	.word	0xfffeffff
 8002af4:	fffbffff 	.word	0xfffbffff
 8002af8:	ffff7fff 	.word	0xffff7fff
 8002afc:	ffffefff 	.word	0xffffefff
 8002b00:	ffffdfff 	.word	0xffffdfff
 8002b04:	ffefffff 	.word	0xffefffff
 8002b08:	fff7ffff 	.word	0xfff7ffff
 8002b0c:	ff9fffff 	.word	0xff9fffff

08002b10 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b12:	46c6      	mov	lr, r8
 8002b14:	b500      	push	{lr}
 8002b16:	0007      	movs	r7, r0
 8002b18:	000c      	movs	r4, r1
 8002b1a:	0016      	movs	r6, r2
 8002b1c:	4698      	mov	r8, r3
 8002b1e:	9d06      	ldr	r5, [sp, #24]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	69d3      	ldr	r3, [r2, #28]
 8002b24:	4023      	ands	r3, r4
 8002b26:	1b1b      	subs	r3, r3, r4
 8002b28:	4259      	negs	r1, r3
 8002b2a:	414b      	adcs	r3, r1
 8002b2c:	42b3      	cmp	r3, r6
 8002b2e:	d11c      	bne.n	8002b6a <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b30:	1c6b      	adds	r3, r5, #1
 8002b32:	d0f6      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x12>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b34:	f7fe fcfc 	bl	8001530 <HAL_GetTick>
 8002b38:	4643      	mov	r3, r8
 8002b3a:	1ac0      	subs	r0, r0, r3
 8002b3c:	4285      	cmp	r5, r0
 8002b3e:	d301      	bcc.n	8002b44 <UART_WaitOnFlagUntilTimeout+0x34>
 8002b40:	2d00      	cmp	r5, #0
 8002b42:	d1ed      	bne.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	6813      	ldr	r3, [r2, #0]
 8002b48:	490a      	ldr	r1, [pc, #40]	; (8002b74 <UART_WaitOnFlagUntilTimeout+0x64>)
 8002b4a:	400b      	ands	r3, r1
 8002b4c:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	6893      	ldr	r3, [r2, #8]
 8002b52:	31a3      	adds	r1, #163	; 0xa3
 8002b54:	31ff      	adds	r1, #255	; 0xff
 8002b56:	438b      	bics	r3, r1
 8002b58:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002b5a:	2320      	movs	r3, #32
 8002b5c:	677b      	str	r3, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002b5e:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b60:	2200      	movs	r2, #0
 8002b62:	3350      	adds	r3, #80	; 0x50
 8002b64:	54fa      	strb	r2, [r7, r3]

        return HAL_TIMEOUT;
 8002b66:	2003      	movs	r0, #3
 8002b68:	e000      	b.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x5c>
      }
    }
  }
  return HAL_OK;
 8002b6a:	2000      	movs	r0, #0
}
 8002b6c:	bc04      	pop	{r2}
 8002b6e:	4690      	mov	r8, r2
 8002b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	fffffe5f 	.word	0xfffffe5f

08002b78 <UART_CheckIdleState>:
{
 8002b78:	b530      	push	{r4, r5, lr}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002b82:	f7fe fcd5 	bl	8001530 <HAL_GetTick>
 8002b86:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	071b      	lsls	r3, r3, #28
 8002b8e:	d40d      	bmi.n	8002bac <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	075b      	lsls	r3, r3, #29
 8002b96:	d416      	bmi.n	8002bc6 <UART_CheckIdleState+0x4e>
  huart->gState = HAL_UART_STATE_READY;
 8002b98:	2320      	movs	r3, #32
 8002b9a:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002b9c:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	3350      	adds	r3, #80	; 0x50
 8002ba2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	b003      	add	sp, #12
 8002baa:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <UART_CheckIdleState+0x68>)
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	0003      	movs	r3, r0
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2180      	movs	r1, #128	; 0x80
 8002bb6:	0389      	lsls	r1, r1, #14
 8002bb8:	0020      	movs	r0, r4
 8002bba:	f7ff ffa9 	bl	8002b10 <UART_WaitOnFlagUntilTimeout>
      return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bc0:	2800      	cmp	r0, #0
 8002bc2:	d1f0      	bne.n	8002ba6 <UART_CheckIdleState+0x2e>
 8002bc4:	e7e4      	b.n	8002b90 <UART_CheckIdleState+0x18>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bc6:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <UART_CheckIdleState+0x68>)
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	002b      	movs	r3, r5
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2180      	movs	r1, #128	; 0x80
 8002bd0:	03c9      	lsls	r1, r1, #15
 8002bd2:	0020      	movs	r0, r4
 8002bd4:	f7ff ff9c 	bl	8002b10 <UART_WaitOnFlagUntilTimeout>
      return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bda:	2800      	cmp	r0, #0
 8002bdc:	d1e3      	bne.n	8002ba6 <UART_CheckIdleState+0x2e>
 8002bde:	e7db      	b.n	8002b98 <UART_CheckIdleState+0x20>
 8002be0:	01ffffff 	.word	0x01ffffff

08002be4 <HAL_UART_Init>:
{
 8002be4:	b510      	push	{r4, lr}
 8002be6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002be8:	d02e      	beq.n	8002c48 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002bea:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d021      	beq.n	8002c34 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002bf0:	2324      	movs	r3, #36	; 0x24
 8002bf2:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	6813      	ldr	r3, [r2, #0]
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	438b      	bics	r3, r1
 8002bfc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bfe:	0020      	movs	r0, r4
 8002c00:	f7ff fd6a 	bl	80026d8 <UART_SetConfig>
 8002c04:	2801      	cmp	r0, #1
 8002c06:	d014      	beq.n	8002c32 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d118      	bne.n	8002c40 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c0e:	6822      	ldr	r2, [r4, #0]
 8002c10:	6853      	ldr	r3, [r2, #4]
 8002c12:	490e      	ldr	r1, [pc, #56]	; (8002c4c <HAL_UART_Init+0x68>)
 8002c14:	400b      	ands	r3, r1
 8002c16:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c18:	6822      	ldr	r2, [r4, #0]
 8002c1a:	6893      	ldr	r3, [r2, #8]
 8002c1c:	212a      	movs	r1, #42	; 0x2a
 8002c1e:	438b      	bics	r3, r1
 8002c20:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002c22:	6822      	ldr	r2, [r4, #0]
 8002c24:	6813      	ldr	r3, [r2, #0]
 8002c26:	3929      	subs	r1, #41	; 0x29
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002c2c:	0020      	movs	r0, r4
 8002c2e:	f7ff ffa3 	bl	8002b78 <UART_CheckIdleState>
}
 8002c32:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002c34:	2200      	movs	r2, #0
 8002c36:	3370      	adds	r3, #112	; 0x70
 8002c38:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8002c3a:	f7fe f963 	bl	8000f04 <HAL_UART_MspInit>
 8002c3e:	e7d7      	b.n	8002bf0 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002c40:	0020      	movs	r0, r4
 8002c42:	f7ff fef5 	bl	8002a30 <UART_AdvFeatureConfig>
 8002c46:	e7e2      	b.n	8002c0e <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8002c48:	2001      	movs	r0, #1
 8002c4a:	e7f2      	b.n	8002c32 <HAL_UART_Init+0x4e>
 8002c4c:	ffffb7ff 	.word	0xffffb7ff

08002c50 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8002c50:	2240      	movs	r2, #64	; 0x40
 8002c52:	5a83      	ldrh	r3, [r0, r2]
 8002c54:	4902      	ldr	r1, [pc, #8]	; (8002c60 <USB_DisableGlobalInt+0x10>)
 8002c56:	400b      	ands	r3, r1
 8002c58:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	4770      	bx	lr
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	0000407f 	.word	0x0000407f

08002c64 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002c64:	b084      	sub	sp, #16
 8002c66:	9101      	str	r1, [sp, #4]
 8002c68:	9202      	str	r2, [sp, #8]
 8002c6a:	9303      	str	r3, [sp, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8002c6c:	2340      	movs	r3, #64	; 0x40
 8002c6e:	2201      	movs	r2, #1
 8002c70:	52c2      	strh	r2, [r0, r3]

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002c72:	2200      	movs	r2, #0
 8002c74:	52c2      	strh	r2, [r0, r3]

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8002c76:	2144      	movs	r1, #68	; 0x44
 8002c78:	5242      	strh	r2, [r0, r1]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002c7a:	310c      	adds	r1, #12
 8002c7c:	5242      	strh	r2, [r0, r1]
  USBx->CNTR |= winterruptmask;
 8002c7e:	5ac2      	ldrh	r2, [r0, r3]
 8002c80:	4902      	ldr	r1, [pc, #8]	; (8002c8c <USB_DevInit+0x28>)
 8002c82:	430a      	orrs	r2, r1
 8002c84:	52c2      	strh	r2, [r0, r3]

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 8002c86:	2000      	movs	r0, #0
 8002c88:	b004      	add	sp, #16
 8002c8a:	4770      	bx	lr
 8002c8c:	0000bf80 	.word	0x0000bf80

08002c90 <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 8002c90:	b510      	push	{r4, lr}
	uECC_word_t *end = vli;
	uECC_word_t carry = 0;

	vli += num_words;
 8002c92:	0089      	lsls	r1, r1, #2
 8002c94:	1841      	adds	r1, r0, r1
	while (vli-- > end) {
 8002c96:	1f0b      	subs	r3, r1, #4
 8002c98:	4288      	cmp	r0, r1
 8002c9a:	d20e      	bcs.n	8002cba <uECC_vli_rshift1+0x2a>
 8002c9c:	1a1c      	subs	r4, r3, r0
 8002c9e:	3403      	adds	r4, #3
 8002ca0:	08a4      	lsrs	r4, r4, #2
 8002ca2:	00a4      	lsls	r4, r4, #2
 8002ca4:	1b0c      	subs	r4, r1, r4
 8002ca6:	3c08      	subs	r4, #8
 8002ca8:	2000      	movs	r0, #0
		uECC_word_t temp = *vli;
 8002caa:	6819      	ldr	r1, [r3, #0]
		*vli = (temp >> 1) | carry;
 8002cac:	084a      	lsrs	r2, r1, #1
 8002cae:	4302      	orrs	r2, r0
 8002cb0:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8002cb2:	07c8      	lsls	r0, r1, #31
	while (vli-- > end) {
 8002cb4:	3b04      	subs	r3, #4
 8002cb6:	42a3      	cmp	r3, r4
 8002cb8:	d1f7      	bne.n	8002caa <uECC_vli_rshift1+0x1a>
	}
}
 8002cba:	bd10      	pop	{r4, pc}

08002cbc <uECC_vli_mult>:
}

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
		const uECC_word_t *right, wordcount_t num_words)
{
 8002cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cbe:	46de      	mov	lr, fp
 8002cc0:	4657      	mov	r7, sl
 8002cc2:	464e      	mov	r6, r9
 8002cc4:	4645      	mov	r5, r8
 8002cc6:	b5e0      	push	{r5, r6, r7, lr}
 8002cc8:	b08b      	sub	sp, #44	; 0x2c
 8002cca:	9006      	str	r0, [sp, #24]
 8002ccc:	468a      	mov	sl, r1
 8002cce:	4691      	mov	r9, r2
 8002cd0:	469b      	mov	fp, r3
	uECC_word_t r1 = 0;
	uECC_word_t r2 = 0;
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	dd46      	ble.n	8002d64 <uECC_vli_mult+0xa8>
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	4690      	mov	r8, r2
 8002cda:	9202      	str	r2, [sp, #8]
 8002cdc:	2600      	movs	r6, #0
 8002cde:	465a      	mov	r2, fp
 8002ce0:	9204      	str	r2, [sp, #16]
 8002ce2:	4683      	mov	fp, r0
 8002ce4:	e031      	b.n	8002d4a <uECC_vli_mult+0x8e>
	*r2 += (r01 < p);
 8002ce6:	2600      	movs	r6, #0
 8002ce8:	19ad      	adds	r5, r5, r6
	*r1 = r01 >> uECC_WORD_BITS;
 8002cea:	9302      	str	r3, [sp, #8]
	*r0 = (uECC_word_t)r01;
 8002cec:	0016      	movs	r6, r2
 8002cee:	3401      	adds	r4, #1
 8002cf0:	b264      	sxtb	r4, r4

		for (i = 0; i <= k; ++i) {
 8002cf2:	454c      	cmp	r4, r9
 8002cf4:	dc18      	bgt.n	8002d28 <uECC_vli_mult+0x6c>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8002cf6:	4643      	mov	r3, r8
 8002cf8:	1b1b      	subs	r3, r3, r4
 8002cfa:	009b      	lsls	r3, r3, #2
	uECC_dword_t p = (uECC_dword_t)a * b;
 8002cfc:	59d8      	ldr	r0, [r3, r7]
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8002cfe:	00a3      	lsls	r3, r4, #2
	uECC_dword_t p = (uECC_dword_t)a * b;
 8002d00:	4652      	mov	r2, sl
 8002d02:	589a      	ldr	r2, [r3, r2]
 8002d04:	2300      	movs	r3, #0
 8002d06:	2100      	movs	r1, #0
 8002d08:	f7fd fb9c 	bl	8000444 <__aeabi_lmul>
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8002d0c:	9600      	str	r6, [sp, #0]
 8002d0e:	9b02      	ldr	r3, [sp, #8]
 8002d10:	9301      	str	r3, [sp, #4]
	r01 += p;
 8002d12:	9a00      	ldr	r2, [sp, #0]
 8002d14:	9b01      	ldr	r3, [sp, #4]
 8002d16:	1812      	adds	r2, r2, r0
 8002d18:	414b      	adcs	r3, r1
	*r2 += (r01 < p);
 8002d1a:	2601      	movs	r6, #1
 8002d1c:	4299      	cmp	r1, r3
 8002d1e:	d8e3      	bhi.n	8002ce8 <uECC_vli_mult+0x2c>
 8002d20:	d1e1      	bne.n	8002ce6 <uECC_vli_mult+0x2a>
 8002d22:	4290      	cmp	r0, r2
 8002d24:	d8e0      	bhi.n	8002ce8 <uECC_vli_mult+0x2c>
 8002d26:	e7de      	b.n	8002ce6 <uECC_vli_mult+0x2a>
 8002d28:	46b9      	mov	r9, r7
		}

		result[k] = r0;
 8002d2a:	465b      	mov	r3, fp
 8002d2c:	c340      	stmia	r3!, {r6}
 8002d2e:	469b      	mov	fp, r3
 8002d30:	2301      	movs	r3, #1
 8002d32:	469c      	mov	ip, r3
 8002d34:	44e0      	add	r8, ip
 8002d36:	9e02      	ldr	r6, [sp, #8]
	for (k = 0; k < num_words; ++k) {
 8002d38:	4643      	mov	r3, r8
 8002d3a:	466a      	mov	r2, sp
 8002d3c:	7313      	strb	r3, [r2, #12]
 8002d3e:	7b13      	ldrb	r3, [r2, #12]
 8002d40:	b25b      	sxtb	r3, r3
 8002d42:	9a04      	ldr	r2, [sp, #16]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	dd11      	ble.n	8002d6c <uECC_vli_mult+0xb0>
 8002d48:	9502      	str	r5, [sp, #8]
 8002d4a:	4643      	mov	r3, r8
 8002d4c:	466a      	mov	r2, sp
 8002d4e:	7313      	strb	r3, [r2, #12]
 8002d50:	270c      	movs	r7, #12
 8002d52:	57d7      	ldrsb	r7, [r2, r7]
		for (i = 0; i <= k; ++i) {
 8002d54:	2500      	movs	r5, #0
 8002d56:	2400      	movs	r4, #0
 8002d58:	2f00      	cmp	r7, #0
 8002d5a:	dbe6      	blt.n	8002d2a <uECC_vli_mult+0x6e>
 8002d5c:	464b      	mov	r3, r9
 8002d5e:	46b9      	mov	r9, r7
 8002d60:	001f      	movs	r7, r3
 8002d62:	e7c8      	b.n	8002cf6 <uECC_vli_mult+0x3a>
	uECC_word_t r1 = 0;
 8002d64:	2500      	movs	r5, #0
	uECC_word_t r0 = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	9302      	str	r3, [sp, #8]
 8002d6a:	e001      	b.n	8002d70 <uECC_vli_mult+0xb4>
 8002d6c:	9b04      	ldr	r3, [sp, #16]
 8002d6e:	469b      	mov	fp, r3
		r0 = r1;
		r1 = r2;
		r2 = 0;
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8002d70:	465b      	mov	r3, fp
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	3b01      	subs	r3, #1
 8002d76:	9307      	str	r3, [sp, #28]
 8002d78:	459b      	cmp	fp, r3
 8002d7a:	da4b      	bge.n	8002e14 <uECC_vli_mult+0x158>
 8002d7c:	465f      	mov	r7, fp
 8002d7e:	46d8      	mov	r8, fp
 8002d80:	2301      	movs	r3, #1
 8002d82:	9305      	str	r3, [sp, #20]
	*r2 += (r01 < p);
 8002d84:	9704      	str	r7, [sp, #16]
 8002d86:	9500      	str	r5, [sp, #0]
 8002d88:	e039      	b.n	8002dfe <uECC_vli_mult+0x142>
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	468c      	mov	ip, r1
 8002d8e:	9903      	ldr	r1, [sp, #12]
 8002d90:	4461      	add	r1, ip
 8002d92:	9103      	str	r1, [sp, #12]
	*r1 = r01 >> uECC_WORD_BITS;
 8002d94:	9300      	str	r3, [sp, #0]
	*r0 = (uECC_word_t)r01;
 8002d96:	9202      	str	r2, [sp, #8]
 8002d98:	3401      	adds	r4, #1
 8002d9a:	b264      	sxtb	r4, r4

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8002d9c:	45a3      	cmp	fp, r4
 8002d9e:	d019      	beq.n	8002dd4 <uECC_vli_mult+0x118>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8002da0:	9b04      	ldr	r3, [sp, #16]
 8002da2:	1b1b      	subs	r3, r3, r4
 8002da4:	009b      	lsls	r3, r3, #2
	uECC_dword_t p = (uECC_dword_t)a * b;
 8002da6:	464a      	mov	r2, r9
 8002da8:	5898      	ldr	r0, [r3, r2]
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8002daa:	00a3      	lsls	r3, r4, #2
	uECC_dword_t p = (uECC_dword_t)a * b;
 8002dac:	4652      	mov	r2, sl
 8002dae:	589a      	ldr	r2, [r3, r2]
 8002db0:	2300      	movs	r3, #0
 8002db2:	2100      	movs	r1, #0
 8002db4:	f7fd fb46 	bl	8000444 <__aeabi_lmul>
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8002db8:	9e02      	ldr	r6, [sp, #8]
 8002dba:	9f00      	ldr	r7, [sp, #0]
	r01 += p;
 8002dbc:	0002      	movs	r2, r0
 8002dbe:	000b      	movs	r3, r1
 8002dc0:	1992      	adds	r2, r2, r6
 8002dc2:	417b      	adcs	r3, r7
	*r2 += (r01 < p);
 8002dc4:	2501      	movs	r5, #1
 8002dc6:	46ac      	mov	ip, r5
 8002dc8:	4299      	cmp	r1, r3
 8002dca:	d8e0      	bhi.n	8002d8e <uECC_vli_mult+0xd2>
 8002dcc:	d1dd      	bne.n	8002d8a <uECC_vli_mult+0xce>
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d8dd      	bhi.n	8002d8e <uECC_vli_mult+0xd2>
 8002dd2:	e7da      	b.n	8002d8a <uECC_vli_mult+0xce>
 8002dd4:	000d      	movs	r5, r1
	*r1 = r01 >> uECC_WORD_BITS;
 8002dd6:	001a      	movs	r2, r3
		}
		result[k] = r0;
 8002dd8:	4643      	mov	r3, r8
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	9906      	ldr	r1, [sp, #24]
 8002dde:	9802      	ldr	r0, [sp, #8]
 8002de0:	5058      	str	r0, [r3, r1]
 8002de2:	4643      	mov	r3, r8
 8002de4:	3301      	adds	r3, #1
 8002de6:	b25b      	sxtb	r3, r3
 8002de8:	4698      	mov	r8, r3
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8002dea:	9304      	str	r3, [sp, #16]
 8002dec:	9b05      	ldr	r3, [sp, #20]
 8002dee:	3301      	adds	r3, #1
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	9305      	str	r3, [sp, #20]
 8002df4:	9202      	str	r2, [sp, #8]
 8002df6:	9500      	str	r5, [sp, #0]
 8002df8:	9b07      	ldr	r3, [sp, #28]
 8002dfa:	4543      	cmp	r3, r8
 8002dfc:	dd0b      	ble.n	8002e16 <uECC_vli_mult+0x15a>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8002dfe:	466b      	mov	r3, sp
 8002e00:	2414      	movs	r4, #20
 8002e02:	571c      	ldrsb	r4, [r3, r4]
 8002e04:	45a3      	cmp	fp, r4
 8002e06:	dd02      	ble.n	8002e0e <uECC_vli_mult+0x152>
 8002e08:	2500      	movs	r5, #0
 8002e0a:	9503      	str	r5, [sp, #12]
 8002e0c:	e7c8      	b.n	8002da0 <uECC_vli_mult+0xe4>
 8002e0e:	9a00      	ldr	r2, [sp, #0]
 8002e10:	2500      	movs	r5, #0
 8002e12:	e7e1      	b.n	8002dd8 <uECC_vli_mult+0x11c>
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8002e14:	9a02      	ldr	r2, [sp, #8]
		r0 = r1;
		r1 = r2;
		r2 = 0;
	}
	result[num_words * 2 - 1] = r0;
 8002e16:	465b      	mov	r3, fp
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	9906      	ldr	r1, [sp, #24]
 8002e1c:	468c      	mov	ip, r1
 8002e1e:	4463      	add	r3, ip
 8002e20:	3b04      	subs	r3, #4
 8002e22:	601a      	str	r2, [r3, #0]
}
 8002e24:	b00b      	add	sp, #44	; 0x2c
 8002e26:	bc3c      	pop	{r2, r3, r4, r5}
 8002e28:	4690      	mov	r8, r2
 8002e2a:	4699      	mov	r9, r3
 8002e2c:	46a2      	mov	sl, r4
 8002e2e:	46ab      	mov	fp, r5
 8002e30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e32 <uECC_vli_add>:
{
 8002e32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e34:	46ce      	mov	lr, r9
 8002e36:	4647      	mov	r7, r8
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	4680      	mov	r8, r0
	for (i = 0; i < num_words; ++i) {
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	dd21      	ble.n	8002e84 <uECC_vli_add+0x52>
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3301      	adds	r3, #1
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	469c      	mov	ip, r3
 8002e4a:	2500      	movs	r5, #0
 8002e4c:	2000      	movs	r0, #0
		uECC_word_t sum = left[i] + right[i] + carry;
 8002e4e:	594b      	ldr	r3, [r1, r5]
 8002e50:	5954      	ldr	r4, [r2, r5]
 8002e52:	191c      	adds	r4, r3, r4
 8002e54:	1824      	adds	r4, r4, r0
		uECC_word_t val = (sum < left[i]);
 8002e56:	429c      	cmp	r4, r3
 8002e58:	41bf      	sbcs	r7, r7
 8002e5a:	427f      	negs	r7, r7
		carry = cond_set(val, carry, (sum != left[i]));
 8002e5c:	1b1b      	subs	r3, r3, r4
 8002e5e:	4699      	mov	r9, r3
 8002e60:	001e      	movs	r6, r3
 8002e62:	1e73      	subs	r3, r6, #1
 8002e64:	419e      	sbcs	r6, r3
	return (p_true*(cond)) | (p_false*(!cond));
 8002e66:	437e      	muls	r6, r7
 8002e68:	464b      	mov	r3, r9
 8002e6a:	425f      	negs	r7, r3
 8002e6c:	417b      	adcs	r3, r7
 8002e6e:	4358      	muls	r0, r3
 8002e70:	4330      	orrs	r0, r6
		result[i] = sum;
 8002e72:	4643      	mov	r3, r8
 8002e74:	515c      	str	r4, [r3, r5]
 8002e76:	3504      	adds	r5, #4
	for (i = 0; i < num_words; ++i) {
 8002e78:	4565      	cmp	r5, ip
 8002e7a:	d1e8      	bne.n	8002e4e <uECC_vli_add+0x1c>
}
 8002e7c:	bc0c      	pop	{r2, r3}
 8002e7e:	4690      	mov	r8, r2
 8002e80:	4699      	mov	r9, r3
 8002e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uECC_word_t carry = 0;
 8002e84:	2000      	movs	r0, #0
	return carry;
 8002e86:	e7f9      	b.n	8002e7c <uECC_vli_add+0x4a>

08002e88 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
		const uECC_word_t *mod,
		wordcount_t num_words)
{
 8002e88:	b570      	push	{r4, r5, r6, lr}
 8002e8a:	0004      	movs	r4, r0
 8002e8c:	0015      	movs	r5, r2

	uECC_word_t carry = 0;

	if (!EVEN(uv)) {
 8002e8e:	6803      	ldr	r3, [r0, #0]
 8002e90:	07db      	lsls	r3, r3, #31
 8002e92:	d403      	bmi.n	8002e9c <vli_modInv_update+0x14>
		carry = uECC_vli_add(uv, uv, mod, num_words);
	}
	uECC_vli_rshift1(uv, num_words);
 8002e94:	0011      	movs	r1, r2
 8002e96:	f7ff fefb 	bl	8002c90 <uECC_vli_rshift1>
	if (carry) {
		uv[num_words - 1] |= HIGH_BIT_SET;
	}
}
 8002e9a:	bd70      	pop	{r4, r5, r6, pc}
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8002e9c:	0013      	movs	r3, r2
 8002e9e:	000a      	movs	r2, r1
 8002ea0:	0001      	movs	r1, r0
 8002ea2:	f7ff ffc6 	bl	8002e32 <uECC_vli_add>
 8002ea6:	0006      	movs	r6, r0
	uECC_vli_rshift1(uv, num_words);
 8002ea8:	0029      	movs	r1, r5
 8002eaa:	0020      	movs	r0, r4
 8002eac:	f7ff fef0 	bl	8002c90 <uECC_vli_rshift1>
	if (carry) {
 8002eb0:	2e00      	cmp	r6, #0
 8002eb2:	d0f2      	beq.n	8002e9a <vli_modInv_update+0x12>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8002eb4:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <vli_modInv_update+0x44>)
 8002eb6:	469c      	mov	ip, r3
 8002eb8:	4465      	add	r5, ip
 8002eba:	00ad      	lsls	r5, r5, #2
 8002ebc:	1964      	adds	r4, r4, r5
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	061b      	lsls	r3, r3, #24
 8002ec2:	6822      	ldr	r2, [r4, #0]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	6023      	str	r3, [r4, #0]
}
 8002ec8:	e7e7      	b.n	8002e9a <vli_modInv_update+0x12>
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	3fffffff 	.word	0x3fffffff

08002ed0 <uECC_set_rng>:
	g_rng_function = rng_function;
 8002ed0:	4b01      	ldr	r3, [pc, #4]	; (8002ed8 <uECC_set_rng+0x8>)
 8002ed2:	6018      	str	r0, [r3, #0]
}
 8002ed4:	4770      	bx	lr
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	20000004 	.word	0x20000004

08002edc <uECC_get_rng>:
	return g_rng_function;
 8002edc:	4b01      	ldr	r3, [pc, #4]	; (8002ee4 <uECC_get_rng+0x8>)
 8002ede:	6818      	ldr	r0, [r3, #0]
}
 8002ee0:	4770      	bx	lr
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	20000004 	.word	0x20000004

08002ee8 <uECC_vli_clear>:
	for (i = 0; i < num_words; ++i) {
 8002ee8:	2900      	cmp	r1, #0
 8002eea:	dd09      	ble.n	8002f00 <uECC_vli_clear+0x18>
 8002eec:	0003      	movs	r3, r0
 8002eee:	3901      	subs	r1, #1
 8002ef0:	b2c9      	uxtb	r1, r1
 8002ef2:	3101      	adds	r1, #1
 8002ef4:	0089      	lsls	r1, r1, #2
 8002ef6:	1840      	adds	r0, r0, r1
		vli[i] = 0;
 8002ef8:	2200      	movs	r2, #0
 8002efa:	c304      	stmia	r3!, {r2}
	for (i = 0; i < num_words; ++i) {
 8002efc:	4283      	cmp	r3, r0
 8002efe:	d1fc      	bne.n	8002efa <uECC_vli_clear+0x12>
}
 8002f00:	4770      	bx	lr

08002f02 <uECC_vli_isZero>:
	for (i = 0; i < num_words; ++i) {
 8002f02:	2900      	cmp	r1, #0
 8002f04:	dd0d      	ble.n	8002f22 <uECC_vli_isZero+0x20>
 8002f06:	0003      	movs	r3, r0
 8002f08:	3901      	subs	r1, #1
 8002f0a:	b2c9      	uxtb	r1, r1
 8002f0c:	3101      	adds	r1, #1
 8002f0e:	0089      	lsls	r1, r1, #2
 8002f10:	1840      	adds	r0, r0, r1
 8002f12:	2200      	movs	r2, #0
		bits |= vli[i];
 8002f14:	cb02      	ldmia	r3!, {r1}
 8002f16:	430a      	orrs	r2, r1
	for (i = 0; i < num_words; ++i) {
 8002f18:	4283      	cmp	r3, r0
 8002f1a:	d1fb      	bne.n	8002f14 <uECC_vli_isZero+0x12>
	return (bits == 0);
 8002f1c:	4250      	negs	r0, r2
 8002f1e:	4150      	adcs	r0, r2
}
 8002f20:	4770      	bx	lr
	uECC_word_t bits = 0;
 8002f22:	2200      	movs	r2, #0
 8002f24:	e7fa      	b.n	8002f1c <uECC_vli_isZero+0x1a>

08002f26 <uECC_vli_testBit>:
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8002f26:	114a      	asrs	r2, r1, #5
 8002f28:	0092      	lsls	r2, r2, #2
			((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8002f2a:	231f      	movs	r3, #31
 8002f2c:	4019      	ands	r1, r3
 8002f2e:	3b1e      	subs	r3, #30
 8002f30:	408b      	lsls	r3, r1
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8002f32:	5810      	ldr	r0, [r2, r0]
 8002f34:	4018      	ands	r0, r3
}
 8002f36:	4770      	bx	lr

08002f38 <uECC_vli_numBits>:
{
 8002f38:	0002      	movs	r2, r0
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8002f3a:	3901      	subs	r1, #1
 8002f3c:	b249      	sxtb	r1, r1
 8002f3e:	2900      	cmp	r1, #0
 8002f40:	db0b      	blt.n	8002f5a <uECC_vli_numBits+0x22>
 8002f42:	008b      	lsls	r3, r1, #2
 8002f44:	581b      	ldr	r3, [r3, r0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d107      	bne.n	8002f5a <uECC_vli_numBits+0x22>
 8002f4a:	3901      	subs	r1, #1
 8002f4c:	b249      	sxtb	r1, r1
 8002f4e:	2900      	cmp	r1, #0
 8002f50:	db03      	blt.n	8002f5a <uECC_vli_numBits+0x22>
 8002f52:	008b      	lsls	r3, r1, #2
 8002f54:	589b      	ldr	r3, [r3, r2]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0f7      	beq.n	8002f4a <uECC_vli_numBits+0x12>
	return (i + 1);
 8002f5a:	3101      	adds	r1, #1
 8002f5c:	b249      	sxtb	r1, r1
		return 0;
 8002f5e:	2000      	movs	r0, #0
	if (num_digits == 0) {
 8002f60:	2900      	cmp	r1, #0
 8002f62:	d00d      	beq.n	8002f80 <uECC_vli_numBits+0x48>
	digit = vli[num_digits - 1];
 8002f64:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <uECC_vli_numBits+0x50>)
 8002f66:	18cb      	adds	r3, r1, r3
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	589b      	ldr	r3, [r3, r2]
	for (i = 0; digit; ++i) {
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <uECC_vli_numBits+0x4a>
		digit >>= 1;
 8002f70:	085b      	lsrs	r3, r3, #1
	for (i = 0; digit; ++i) {
 8002f72:	3001      	adds	r0, #1
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1fb      	bne.n	8002f70 <uECC_vli_numBits+0x38>
	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 8002f78:	3901      	subs	r1, #1
 8002f7a:	0149      	lsls	r1, r1, #5
 8002f7c:	1808      	adds	r0, r1, r0
 8002f7e:	b200      	sxth	r0, r0
}
 8002f80:	4770      	bx	lr
	for (i = 0; digit; ++i) {
 8002f82:	0018      	movs	r0, r3
 8002f84:	e7f8      	b.n	8002f78 <uECC_vli_numBits+0x40>
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	3fffffff 	.word	0x3fffffff

08002f8c <uECC_vli_set>:
{
 8002f8c:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 8002f8e:	2a00      	cmp	r2, #0
 8002f90:	dd09      	ble.n	8002fa6 <uECC_vli_set+0x1a>
 8002f92:	3a01      	subs	r2, #1
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	3201      	adds	r2, #1
 8002f98:	0092      	lsls	r2, r2, #2
 8002f9a:	2300      	movs	r3, #0
		dest[i] = src[i];
 8002f9c:	58cc      	ldr	r4, [r1, r3]
 8002f9e:	50c4      	str	r4, [r0, r3]
 8002fa0:	3304      	adds	r3, #4
	for (i = 0; i < num_words; ++i) {
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d1fa      	bne.n	8002f9c <uECC_vli_set+0x10>
}
 8002fa6:	bd10      	pop	{r4, pc}

08002fa8 <uECC_vli_cmp_unsafe>:
{
 8002fa8:	b510      	push	{r4, lr}
	for (i = num_words - 1; i >= 0; --i) {
 8002faa:	3a01      	subs	r2, #1
 8002fac:	b252      	sxtb	r2, r2
 8002fae:	2a00      	cmp	r2, #0
 8002fb0:	db14      	blt.n	8002fdc <uECC_vli_cmp_unsafe+0x34>
		if (left[i] > right[i]) {
 8002fb2:	0093      	lsls	r3, r2, #2
 8002fb4:	58c4      	ldr	r4, [r0, r3]
 8002fb6:	58cb      	ldr	r3, [r1, r3]
 8002fb8:	429c      	cmp	r4, r3
 8002fba:	d811      	bhi.n	8002fe0 <uECC_vli_cmp_unsafe+0x38>
		} else if (left[i] < right[i]) {
 8002fbc:	d312      	bcc.n	8002fe4 <uECC_vli_cmp_unsafe+0x3c>
 8002fbe:	3a01      	subs	r2, #1
 8002fc0:	b252      	sxtb	r2, r2
	for (i = num_words - 1; i >= 0; --i) {
 8002fc2:	2a00      	cmp	r2, #0
 8002fc4:	db08      	blt.n	8002fd8 <uECC_vli_cmp_unsafe+0x30>
		if (left[i] > right[i]) {
 8002fc6:	0093      	lsls	r3, r2, #2
 8002fc8:	58c4      	ldr	r4, [r0, r3]
 8002fca:	58cb      	ldr	r3, [r1, r3]
 8002fcc:	429c      	cmp	r4, r3
 8002fce:	d80c      	bhi.n	8002fea <uECC_vli_cmp_unsafe+0x42>
		} else if (left[i] < right[i]) {
 8002fd0:	d2f5      	bcs.n	8002fbe <uECC_vli_cmp_unsafe+0x16>
			return -1;
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	4240      	negs	r0, r0
 8002fd6:	e000      	b.n	8002fda <uECC_vli_cmp_unsafe+0x32>
	return 0;
 8002fd8:	2000      	movs	r0, #0
}
 8002fda:	bd10      	pop	{r4, pc}
	return 0;
 8002fdc:	2000      	movs	r0, #0
 8002fde:	e7fc      	b.n	8002fda <uECC_vli_cmp_unsafe+0x32>
			return 1;
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	e7fa      	b.n	8002fda <uECC_vli_cmp_unsafe+0x32>
			return -1;
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	4240      	negs	r0, r0
 8002fe8:	e7f7      	b.n	8002fda <uECC_vli_cmp_unsafe+0x32>
			return 1;
 8002fea:	2001      	movs	r0, #1
 8002fec:	e7f5      	b.n	8002fda <uECC_vli_cmp_unsafe+0x32>

08002fee <uECC_vli_sub>:
{
 8002fee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff0:	46ce      	mov	lr, r9
 8002ff2:	4647      	mov	r7, r8
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	4680      	mov	r8, r0
	for (i = 0; i < num_words; ++i) {
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	dd21      	ble.n	8003040 <uECC_vli_sub+0x52>
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	3301      	adds	r3, #1
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	469c      	mov	ip, r3
 8003006:	2500      	movs	r5, #0
 8003008:	2000      	movs	r0, #0
		uECC_word_t diff = left[i] - right[i] - borrow;
 800300a:	594b      	ldr	r3, [r1, r5]
 800300c:	5954      	ldr	r4, [r2, r5]
 800300e:	1b1c      	subs	r4, r3, r4
 8003010:	1a24      	subs	r4, r4, r0
		uECC_word_t val = (diff > left[i]);
 8003012:	42a3      	cmp	r3, r4
 8003014:	41bf      	sbcs	r7, r7
 8003016:	427f      	negs	r7, r7
		borrow = cond_set(val, borrow, (diff != left[i]));
 8003018:	1b1b      	subs	r3, r3, r4
 800301a:	4699      	mov	r9, r3
 800301c:	001e      	movs	r6, r3
 800301e:	1e73      	subs	r3, r6, #1
 8003020:	419e      	sbcs	r6, r3
	return (p_true*(cond)) | (p_false*(!cond));
 8003022:	437e      	muls	r6, r7
 8003024:	464b      	mov	r3, r9
 8003026:	425f      	negs	r7, r3
 8003028:	417b      	adcs	r3, r7
 800302a:	4358      	muls	r0, r3
 800302c:	4330      	orrs	r0, r6
		result[i] = diff;
 800302e:	4643      	mov	r3, r8
 8003030:	515c      	str	r4, [r3, r5]
 8003032:	3504      	adds	r5, #4
	for (i = 0; i < num_words; ++i) {
 8003034:	4565      	cmp	r5, ip
 8003036:	d1e8      	bne.n	800300a <uECC_vli_sub+0x1c>
}
 8003038:	bc0c      	pop	{r2, r3}
 800303a:	4690      	mov	r8, r2
 800303c:	4699      	mov	r9, r3
 800303e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uECC_word_t borrow = 0;
 8003040:	2000      	movs	r0, #0
	return borrow;
 8003042:	e7f9      	b.n	8003038 <uECC_vli_sub+0x4a>

08003044 <uECC_vli_cmp>:
{
 8003044:	b530      	push	{r4, r5, lr}
 8003046:	b089      	sub	sp, #36	; 0x24
 8003048:	0015      	movs	r5, r2
	uECC_word_t neg = !!uECC_vli_sub(tmp, left, right, num_words);
 800304a:	0013      	movs	r3, r2
 800304c:	000a      	movs	r2, r1
 800304e:	0001      	movs	r1, r0
 8003050:	4668      	mov	r0, sp
 8003052:	f7ff ffcc 	bl	8002fee <uECC_vli_sub>
 8003056:	0004      	movs	r4, r0
	uECC_word_t equal = uECC_vli_isZero(tmp, num_words);
 8003058:	0029      	movs	r1, r5
 800305a:	4668      	mov	r0, sp
 800305c:	f7ff ff51 	bl	8002f02 <uECC_vli_isZero>
	return (!equal - 2 * neg);
 8003060:	4243      	negs	r3, r0
 8003062:	4143      	adcs	r3, r0
	uECC_word_t neg = !!uECC_vli_sub(tmp, left, right, num_words);
 8003064:	1e60      	subs	r0, r4, #1
 8003066:	4184      	sbcs	r4, r0
	return (!equal - 2 * neg);
 8003068:	0064      	lsls	r4, r4, #1
 800306a:	1b18      	subs	r0, r3, r4
}
 800306c:	b009      	add	sp, #36	; 0x24
 800306e:	bd30      	pop	{r4, r5, pc}

08003070 <uECC_vli_modAdd>:
{
 8003070:	b570      	push	{r4, r5, r6, lr}
 8003072:	0004      	movs	r4, r0
 8003074:	001e      	movs	r6, r3
 8003076:	ab04      	add	r3, sp, #16
 8003078:	2500      	movs	r5, #0
 800307a:	575d      	ldrsb	r5, [r3, r5]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 800307c:	002b      	movs	r3, r5
 800307e:	f7ff fed8 	bl	8002e32 <uECC_vli_add>
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8003082:	2800      	cmp	r0, #0
 8003084:	d106      	bne.n	8003094 <uECC_vli_modAdd+0x24>
 8003086:	002a      	movs	r2, r5
 8003088:	0021      	movs	r1, r4
 800308a:	0030      	movs	r0, r6
 800308c:	f7ff ff8c 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 8003090:	2801      	cmp	r0, #1
 8003092:	d005      	beq.n	80030a0 <uECC_vli_modAdd+0x30>
		uECC_vli_sub(result, result, mod, num_words);
 8003094:	002b      	movs	r3, r5
 8003096:	0032      	movs	r2, r6
 8003098:	0021      	movs	r1, r4
 800309a:	0020      	movs	r0, r4
 800309c:	f7ff ffa7 	bl	8002fee <uECC_vli_sub>
}
 80030a0:	bd70      	pop	{r4, r5, r6, pc}

080030a2 <uECC_vli_modSub>:
{
 80030a2:	b570      	push	{r4, r5, r6, lr}
 80030a4:	0004      	movs	r4, r0
 80030a6:	001e      	movs	r6, r3
 80030a8:	ab04      	add	r3, sp, #16
 80030aa:	2500      	movs	r5, #0
 80030ac:	575d      	ldrsb	r5, [r3, r5]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80030ae:	002b      	movs	r3, r5
 80030b0:	f7ff ff9d 	bl	8002fee <uECC_vli_sub>
	if (l_borrow) {
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d100      	bne.n	80030ba <uECC_vli_modSub+0x18>
}
 80030b8:	bd70      	pop	{r4, r5, r6, pc}
		uECC_vli_add(result, result, mod, num_words);
 80030ba:	002b      	movs	r3, r5
 80030bc:	0032      	movs	r2, r6
 80030be:	0021      	movs	r1, r4
 80030c0:	0020      	movs	r0, r4
 80030c2:	f7ff feb6 	bl	8002e32 <uECC_vli_add>
}
 80030c6:	e7f7      	b.n	80030b8 <uECC_vli_modSub+0x16>

080030c8 <uECC_vli_mmod>:
{
 80030c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ca:	46de      	mov	lr, fp
 80030cc:	4657      	mov	r7, sl
 80030ce:	464e      	mov	r6, r9
 80030d0:	4645      	mov	r5, r8
 80030d2:	b5e0      	push	{r5, r6, r7, lr}
 80030d4:	b0a7      	sub	sp, #156	; 0x9c
 80030d6:	9003      	str	r0, [sp, #12]
 80030d8:	0015      	movs	r5, r2
 80030da:	001c      	movs	r4, r3
	uECC_word_t *v[2] = {tmp, product};
 80030dc:	ab06      	add	r3, sp, #24
 80030de:	9304      	str	r3, [sp, #16]
 80030e0:	9105      	str	r1, [sp, #20]
			uECC_vli_numBits(mod, num_words);
 80030e2:	0021      	movs	r1, r4
 80030e4:	0010      	movs	r0, r2
 80030e6:	f7ff ff27 	bl	8002f38 <uECC_vli_numBits>
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 80030ea:	9401      	str	r4, [sp, #4]
 80030ec:	01a7      	lsls	r7, r4, #6
 80030ee:	1a3f      	subs	r7, r7, r0
 80030f0:	b23a      	sxth	r2, r7
 80030f2:	4692      	mov	sl, r2
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 80030f4:	17d2      	asrs	r2, r2, #31
 80030f6:	231f      	movs	r3, #31
 80030f8:	001e      	movs	r6, r3
 80030fa:	4016      	ands	r6, r2
 80030fc:	4456      	add	r6, sl
 80030fe:	1176      	asrs	r6, r6, #5
 8003100:	b276      	sxtb	r6, r6
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8003102:	0ed2      	lsrs	r2, r2, #27
 8003104:	4651      	mov	r1, sl
 8003106:	188c      	adds	r4, r1, r2
 8003108:	401c      	ands	r4, r3
 800310a:	1aa4      	subs	r4, r4, r2
 800310c:	b264      	sxtb	r4, r4
	uECC_vli_clear(mod_multiple, word_shift);
 800310e:	0031      	movs	r1, r6
 8003110:	a816      	add	r0, sp, #88	; 0x58
 8003112:	f7ff fee9 	bl	8002ee8 <uECC_vli_clear>
	if (bit_shift > 0) {
 8003116:	2c00      	cmp	r4, #0
 8003118:	dd2b      	ble.n	8003172 <uECC_vli_mmod+0xaa>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 800311a:	9b01      	ldr	r3, [sp, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d015      	beq.n	800314c <uECC_vli_mmod+0x84>
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	4698      	mov	r8, r3
 8003124:	00b6      	lsls	r6, r6, #2
 8003126:	ab16      	add	r3, sp, #88	; 0x58
 8003128:	1999      	adds	r1, r3, r6
 800312a:	2000      	movs	r0, #0
 800312c:	2300      	movs	r3, #0
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 800312e:	2620      	movs	r6, #32
 8003130:	1b36      	subs	r6, r6, r4
 8003132:	001f      	movs	r7, r3
 8003134:	0032      	movs	r2, r6
 8003136:	002e      	movs	r6, r5
 8003138:	4645      	mov	r5, r8
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 800313a:	5833      	ldr	r3, [r6, r0]
 800313c:	40a3      	lsls	r3, r4
 800313e:	433b      	orrs	r3, r7
 8003140:	500b      	str	r3, [r1, r0]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8003142:	5837      	ldr	r7, [r6, r0]
 8003144:	40d7      	lsrs	r7, r2
 8003146:	3004      	adds	r0, #4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003148:	42a8      	cmp	r0, r5
 800314a:	d1f6      	bne.n	800313a <uECC_vli_mmod+0x72>
	for (index = 1; shift >= 0; --shift) {
 800314c:	4653      	mov	r3, sl
 800314e:	2b00      	cmp	r3, #0
 8003150:	db61      	blt.n	8003216 <uECC_vli_mmod+0x14e>
		for (i = 0; i < num_words * 2; ++i) {
 8003152:	9a01      	ldr	r2, [sp, #4]
 8003154:	4691      	mov	r9, r2
 8003156:	0056      	lsls	r6, r2, #1
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8003158:	0093      	lsls	r3, r2, #2
 800315a:	aa16      	add	r2, sp, #88	; 0x58
 800315c:	4694      	mov	ip, r2
 800315e:	4463      	add	r3, ip
 8003160:	9302      	str	r3, [sp, #8]
 8003162:	2301      	movs	r3, #1
 8003164:	469b      	mov	fp, r3
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003166:	0015      	movs	r5, r2
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8003168:	464b      	mov	r3, r9
 800316a:	3b01      	subs	r3, #1
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4698      	mov	r8, r3
 8003170:	e03b      	b.n	80031ea <uECC_vli_mmod+0x122>
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8003172:	00b6      	lsls	r6, r6, #2
 8003174:	ab16      	add	r3, sp, #88	; 0x58
 8003176:	1998      	adds	r0, r3, r6
 8003178:	9a01      	ldr	r2, [sp, #4]
 800317a:	0029      	movs	r1, r5
 800317c:	f7ff ff06 	bl	8002f8c <uECC_vli_set>
 8003180:	e7e4      	b.n	800314c <uECC_vli_mmod+0x84>
			v[1 - index][i] = diff;
 8003182:	9a00      	ldr	r2, [sp, #0]
 8003184:	5113      	str	r3, [r2, r4]
 8003186:	3001      	adds	r0, #1
 8003188:	b240      	sxtb	r0, r0
		for (i = 0; i < num_words * 2; ++i) {
 800318a:	0003      	movs	r3, r0
 800318c:	42b0      	cmp	r0, r6
 800318e:	da0d      	bge.n	80031ac <uECC_vli_mmod+0xe4>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003190:	0084      	lsls	r4, r0, #2
 8003192:	593a      	ldr	r2, [r7, r4]
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	595b      	ldr	r3, [r3, r5]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	4661      	mov	r1, ip
 800319c:	1a5b      	subs	r3, r3, r1
			if (diff != v[index][i]) {
 800319e:	429a      	cmp	r2, r3
 80031a0:	d0ef      	beq.n	8003182 <uECC_vli_mmod+0xba>
				borrow = (diff > v[index][i]);
 80031a2:	429a      	cmp	r2, r3
 80031a4:	4192      	sbcs	r2, r2
 80031a6:	4252      	negs	r2, r2
 80031a8:	4694      	mov	ip, r2
 80031aa:	e7ea      	b.n	8003182 <uECC_vli_mmod+0xba>
 80031ac:	4661      	mov	r1, ip
		index = !(index ^ borrow);
 80031ae:	465b      	mov	r3, fp
 80031b0:	1a59      	subs	r1, r3, r1
 80031b2:	424f      	negs	r7, r1
 80031b4:	414f      	adcs	r7, r1
 80031b6:	b2fb      	uxtb	r3, r7
 80031b8:	469b      	mov	fp, r3
		uECC_vli_rshift1(mod_multiple, num_words);
 80031ba:	9c01      	ldr	r4, [sp, #4]
 80031bc:	0021      	movs	r1, r4
 80031be:	0028      	movs	r0, r5
 80031c0:	f7ff fd66 	bl	8002c90 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80031c4:	464b      	mov	r3, r9
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	595b      	ldr	r3, [r3, r5]
 80031ca:	07db      	lsls	r3, r3, #31
 80031cc:	4642      	mov	r2, r8
 80031ce:	5952      	ldr	r2, [r2, r5]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	4642      	mov	r2, r8
 80031d4:	5153      	str	r3, [r2, r5]
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80031d6:	0021      	movs	r1, r4
 80031d8:	9802      	ldr	r0, [sp, #8]
 80031da:	f7ff fd59 	bl	8002c90 <uECC_vli_rshift1>
 80031de:	4654      	mov	r4, sl
 80031e0:	3c01      	subs	r4, #1
 80031e2:	b223      	sxth	r3, r4
 80031e4:	469a      	mov	sl, r3
	for (index = 1; shift >= 0; --shift) {
 80031e6:	3301      	adds	r3, #1
 80031e8:	d017      	beq.n	800321a <uECC_vli_mmod+0x152>
		for (i = 0; i < num_words * 2; ++i) {
 80031ea:	2e00      	cmp	r6, #0
 80031ec:	dd11      	ble.n	8003212 <uECC_vli_mmod+0x14a>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 80031ee:	465b      	mov	r3, fp
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	aa04      	add	r2, sp, #16
 80031f4:	589f      	ldr	r7, [r3, r2]
			v[1 - index][i] = diff;
 80031f6:	2301      	movs	r3, #1
 80031f8:	465a      	mov	r2, fp
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	aa04      	add	r2, sp, #16
 8003200:	589b      	ldr	r3, [r3, r2]
 8003202:	469c      	mov	ip, r3
 8003204:	2300      	movs	r3, #0
 8003206:	2000      	movs	r0, #0
 8003208:	2100      	movs	r1, #0
 800320a:	4662      	mov	r2, ip
 800320c:	468c      	mov	ip, r1
 800320e:	9200      	str	r2, [sp, #0]
 8003210:	e7be      	b.n	8003190 <uECC_vli_mmod+0xc8>
		for (i = 0; i < num_words * 2; ++i) {
 8003212:	2100      	movs	r1, #0
 8003214:	e7cb      	b.n	80031ae <uECC_vli_mmod+0xe6>
	for (index = 1; shift >= 0; --shift) {
 8003216:	2301      	movs	r3, #1
 8003218:	469b      	mov	fp, r3
	uECC_vli_set(result, v[index], num_words);
 800321a:	465b      	mov	r3, fp
 800321c:	009c      	lsls	r4, r3, #2
 800321e:	ab04      	add	r3, sp, #16
 8003220:	58e1      	ldr	r1, [r4, r3]
 8003222:	9a01      	ldr	r2, [sp, #4]
 8003224:	9803      	ldr	r0, [sp, #12]
 8003226:	f7ff feb1 	bl	8002f8c <uECC_vli_set>
}
 800322a:	b027      	add	sp, #156	; 0x9c
 800322c:	bc3c      	pop	{r2, r3, r4, r5}
 800322e:	4690      	mov	r8, r2
 8003230:	4699      	mov	r9, r3
 8003232:	46a2      	mov	sl, r4
 8003234:	46ab      	mov	fp, r5
 8003236:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003238 <uECC_vli_modMult>:
{
 8003238:	b570      	push	{r4, r5, r6, lr}
 800323a:	b090      	sub	sp, #64	; 0x40
 800323c:	0005      	movs	r5, r0
 800323e:	001e      	movs	r6, r3
 8003240:	ab14      	add	r3, sp, #80	; 0x50
 8003242:	2400      	movs	r4, #0
 8003244:	571c      	ldrsb	r4, [r3, r4]
	uECC_vli_mult(product, left, right, num_words);
 8003246:	0023      	movs	r3, r4
 8003248:	4668      	mov	r0, sp
 800324a:	f7ff fd37 	bl	8002cbc <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 800324e:	0023      	movs	r3, r4
 8003250:	0032      	movs	r2, r6
 8003252:	4669      	mov	r1, sp
 8003254:	0028      	movs	r0, r5
 8003256:	f7ff ff37 	bl	80030c8 <uECC_vli_mmod>
}
 800325a:	b010      	add	sp, #64	; 0x40
 800325c:	bd70      	pop	{r4, r5, r6, pc}

0800325e <uECC_vli_modMult_fast>:
{
 800325e:	b530      	push	{r4, r5, lr}
 8003260:	b091      	sub	sp, #68	; 0x44
 8003262:	0005      	movs	r5, r0
 8003264:	001c      	movs	r4, r3
	uECC_vli_mult(product, left, right, curve->num_words);
 8003266:	2300      	movs	r3, #0
 8003268:	56e3      	ldrsb	r3, [r4, r3]
 800326a:	4668      	mov	r0, sp
 800326c:	f7ff fd26 	bl	8002cbc <uECC_vli_mult>
	curve->mmod_fast(result, product);
 8003270:	23ac      	movs	r3, #172	; 0xac
 8003272:	58e3      	ldr	r3, [r4, r3]
 8003274:	4669      	mov	r1, sp
 8003276:	0028      	movs	r0, r5
 8003278:	4798      	blx	r3
}
 800327a:	b011      	add	sp, #68	; 0x44
 800327c:	bd30      	pop	{r4, r5, pc}

0800327e <uECC_vli_modSquare_fast>:
{
 800327e:	b510      	push	{r4, lr}
 8003280:	0013      	movs	r3, r2
	uECC_vli_modMult_fast(result, left, left, curve);
 8003282:	000a      	movs	r2, r1
 8003284:	f7ff ffeb 	bl	800325e <uECC_vli_modMult_fast>
}
 8003288:	bd10      	pop	{r4, pc}

0800328a <double_jacobian_secp256k1>:

/* Double in place */
void double_jacobian_secp256k1(uECC_word_t * X1,
		uECC_word_t * Y1,
		uECC_word_t * Z1,
		uECC_Curve curve) {
 800328a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800328c:	b095      	sub	sp, #84	; 0x54
 800328e:	0005      	movs	r5, r0
 8003290:	000c      	movs	r4, r1
 8003292:	0017      	movs	r7, r2
 8003294:	001e      	movs	r6, r3
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];

	if (uECC_vli_isZero(Z1, NUM_ECC_WORDS)) {
 8003296:	2108      	movs	r1, #8
 8003298:	0010      	movs	r0, r2
 800329a:	f7ff fe32 	bl	8002f02 <uECC_vli_isZero>
 800329e:	2800      	cmp	r0, #0
 80032a0:	d001      	beq.n	80032a6 <double_jacobian_secp256k1+0x1c>
	uECC_vli_modSub(X1, X1, t4, curve->p, NUM_ECC_WORDS); /* t1 = B^2 - 2A = x3 */

	uECC_vli_modSub(t4, t4, X1, curve->p, NUM_ECC_WORDS); /* t4 = A - x3 */
	uECC_vli_modMult_fast(Y1, Y1, t4, curve);                   /* t2 = B * (A - x3) */
	uECC_vli_modSub(Y1, Y1, t5, curve->p, NUM_ECC_WORDS); /* t2 = B * (A - x3) - y1^4 = y3 */
}
 80032a2:	b015      	add	sp, #84	; 0x54
 80032a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uECC_vli_modSquare_fast(t5, Y1, curve);   /* t5 = y1^2 */
 80032a6:	0032      	movs	r2, r6
 80032a8:	0021      	movs	r1, r4
 80032aa:	a804      	add	r0, sp, #16
 80032ac:	f7ff ffe7 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t4, X1, t5, curve); /* t4 = x1*y1^2 = A */
 80032b0:	0033      	movs	r3, r6
 80032b2:	aa04      	add	r2, sp, #16
 80032b4:	0029      	movs	r1, r5
 80032b6:	a80c      	add	r0, sp, #48	; 0x30
 80032b8:	f7ff ffd1 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(X1, X1, curve);   /* t1 = x1^2 */
 80032bc:	0032      	movs	r2, r6
 80032be:	0029      	movs	r1, r5
 80032c0:	0028      	movs	r0, r5
 80032c2:	f7ff ffdc 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modSquare_fast(t5, t5, curve);   /* t5 = y1^4 */
 80032c6:	0032      	movs	r2, r6
 80032c8:	a904      	add	r1, sp, #16
 80032ca:	0008      	movs	r0, r1
 80032cc:	f7ff ffd7 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Z1, Y1, Z1, curve); /* t3 = y1*z1 = z3 */
 80032d0:	0033      	movs	r3, r6
 80032d2:	003a      	movs	r2, r7
 80032d4:	0021      	movs	r1, r4
 80032d6:	0038      	movs	r0, r7
 80032d8:	f7ff ffc1 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(Y1, X1, X1, curve->p, NUM_ECC_WORDS); /* t2 = 2*x1^2 */
 80032dc:	1d33      	adds	r3, r6, #4
 80032de:	2708      	movs	r7, #8
 80032e0:	9700      	str	r7, [sp, #0]
 80032e2:	9303      	str	r3, [sp, #12]
 80032e4:	002a      	movs	r2, r5
 80032e6:	0029      	movs	r1, r5
 80032e8:	0020      	movs	r0, r4
 80032ea:	f7ff fec1 	bl	8003070 <uECC_vli_modAdd>
	uECC_vli_modAdd(Y1, Y1, X1, curve->p, NUM_ECC_WORDS); /* t2 = 3*x1^2 */
 80032ee:	9700      	str	r7, [sp, #0]
 80032f0:	9f03      	ldr	r7, [sp, #12]
 80032f2:	003b      	movs	r3, r7
 80032f4:	002a      	movs	r2, r5
 80032f6:	0021      	movs	r1, r4
 80032f8:	0020      	movs	r0, r4
 80032fa:	f7ff feb9 	bl	8003070 <uECC_vli_modAdd>
	if (uECC_vli_testBit(Y1, 0)) {
 80032fe:	2100      	movs	r1, #0
 8003300:	0020      	movs	r0, r4
 8003302:	f7ff fe10 	bl	8002f26 <uECC_vli_testBit>
 8003306:	2800      	cmp	r0, #0
 8003308:	d037      	beq.n	800337a <double_jacobian_secp256k1+0xf0>
		uECC_word_t carry = uECC_vli_add(Y1, Y1, curve->p, NUM_ECC_WORDS);
 800330a:	2308      	movs	r3, #8
 800330c:	003a      	movs	r2, r7
 800330e:	0021      	movs	r1, r4
 8003310:	0020      	movs	r0, r4
 8003312:	f7ff fd8e 	bl	8002e32 <uECC_vli_add>
 8003316:	0007      	movs	r7, r0
		uECC_vli_rshift1(Y1, NUM_ECC_WORDS);
 8003318:	2108      	movs	r1, #8
 800331a:	0020      	movs	r0, r4
 800331c:	f7ff fcb8 	bl	8002c90 <uECC_vli_rshift1>
		Y1[NUM_ECC_WORDS - 1] |= carry << (uECC_WORD_BITS - 1);
 8003320:	07f8      	lsls	r0, r7, #31
 8003322:	69e3      	ldr	r3, [r4, #28]
 8003324:	4318      	orrs	r0, r3
 8003326:	61e0      	str	r0, [r4, #28]
	uECC_vli_modSquare_fast(X1, Y1, curve);                     /* t1 = B^2 */
 8003328:	0032      	movs	r2, r6
 800332a:	0021      	movs	r1, r4
 800332c:	0028      	movs	r0, r5
 800332e:	f7ff ffa6 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(X1, X1, t4, curve->p, NUM_ECC_WORDS); /* t1 = B^2 - A */
 8003332:	2708      	movs	r7, #8
 8003334:	9700      	str	r7, [sp, #0]
 8003336:	9b03      	ldr	r3, [sp, #12]
 8003338:	aa0c      	add	r2, sp, #48	; 0x30
 800333a:	0029      	movs	r1, r5
 800333c:	0028      	movs	r0, r5
 800333e:	f7ff feb0 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSub(X1, X1, t4, curve->p, NUM_ECC_WORDS); /* t1 = B^2 - 2A = x3 */
 8003342:	9700      	str	r7, [sp, #0]
 8003344:	9b03      	ldr	r3, [sp, #12]
 8003346:	aa0c      	add	r2, sp, #48	; 0x30
 8003348:	0029      	movs	r1, r5
 800334a:	0028      	movs	r0, r5
 800334c:	f7ff fea9 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSub(t4, t4, X1, curve->p, NUM_ECC_WORDS); /* t4 = A - x3 */
 8003350:	9700      	str	r7, [sp, #0]
 8003352:	9b03      	ldr	r3, [sp, #12]
 8003354:	002a      	movs	r2, r5
 8003356:	a90c      	add	r1, sp, #48	; 0x30
 8003358:	0008      	movs	r0, r1
 800335a:	f7ff fea2 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, t4, curve);                   /* t2 = B * (A - x3) */
 800335e:	0033      	movs	r3, r6
 8003360:	aa0c      	add	r2, sp, #48	; 0x30
 8003362:	0021      	movs	r1, r4
 8003364:	0020      	movs	r0, r4
 8003366:	f7ff ff7a 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y1, Y1, t5, curve->p, NUM_ECC_WORDS); /* t2 = B * (A - x3) - y1^4 = y3 */
 800336a:	9700      	str	r7, [sp, #0]
 800336c:	9b03      	ldr	r3, [sp, #12]
 800336e:	aa04      	add	r2, sp, #16
 8003370:	0021      	movs	r1, r4
 8003372:	0020      	movs	r0, r4
 8003374:	f7ff fe95 	bl	80030a2 <uECC_vli_modSub>
 8003378:	e793      	b.n	80032a2 <double_jacobian_secp256k1+0x18>
		uECC_vli_rshift1(Y1, NUM_ECC_WORDS);
 800337a:	2108      	movs	r1, #8
 800337c:	0020      	movs	r0, r4
 800337e:	f7ff fc87 	bl	8002c90 <uECC_vli_rshift1>
 8003382:	e7d1      	b.n	8003328 <double_jacobian_secp256k1+0x9e>

08003384 <x_side_secp256k1>:

/* Computes result = x^3 + b. result must not overlap x. */
void x_side_secp256k1(uECC_word_t *result, const uECC_word_t *x, uECC_Curve curve) {
 8003384:	b570      	push	{r4, r5, r6, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	0005      	movs	r5, r0
 800338a:	000e      	movs	r6, r1
 800338c:	0014      	movs	r4, r2
	uECC_vli_modSquare_fast(result, x, curve);                                /* r = x^2 */
 800338e:	f7ff ff76 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(result, result, x, curve);                          /* r = x^3 */
 8003392:	0023      	movs	r3, r4
 8003394:	0032      	movs	r2, r6
 8003396:	0029      	movs	r1, r5
 8003398:	0028      	movs	r0, r5
 800339a:	f7ff ff60 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(result, result, curve->b, curve->p, NUM_ECC_WORDS); /* r = x^3 + b */
 800339e:	1d23      	adds	r3, r4, #4
 80033a0:	0022      	movs	r2, r4
 80033a2:	3284      	adds	r2, #132	; 0x84
 80033a4:	2108      	movs	r1, #8
 80033a6:	9100      	str	r1, [sp, #0]
 80033a8:	0029      	movs	r1, r5
 80033aa:	0028      	movs	r0, r5
 80033ac:	f7ff fe60 	bl	8003070 <uECC_vli_modAdd>
}
 80033b0:	b002      	add	sp, #8
 80033b2:	bd70      	pop	{r4, r5, r6, pc}

080033b4 <XYcZ_addC>:
   or P => P - Q, Q => P + Q
 */
static void XYcZ_addC(uECC_word_t * X1, uECC_word_t * Y1,
		uECC_word_t * X2, uECC_word_t * Y2,
		uECC_Curve curve)
{
 80033b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033b6:	b09d      	sub	sp, #116	; 0x74
 80033b8:	0007      	movs	r7, r0
 80033ba:	9102      	str	r1, [sp, #8]
 80033bc:	0016      	movs	r6, r2
 80033be:	9303      	str	r3, [sp, #12]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	uECC_word_t t6[NUM_ECC_WORDS];
	uECC_word_t t7[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80033c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80033c2:	2500      	movs	r5, #0
 80033c4:	5755      	ldrsb	r5, [r2, r5]

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 80033c6:	1d14      	adds	r4, r2, #4
 80033c8:	9500      	str	r5, [sp, #0]
 80033ca:	0023      	movs	r3, r4
 80033cc:	0002      	movs	r2, r0
 80033ce:	0031      	movs	r1, r6
 80033d0:	a814      	add	r0, sp, #80	; 0x50
 80033d2:	f7ff fe66 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 80033d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80033d8:	a914      	add	r1, sp, #80	; 0x50
 80033da:	0008      	movs	r0, r1
 80033dc:	f7ff ff4f 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 80033e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033e2:	aa14      	add	r2, sp, #80	; 0x50
 80033e4:	0039      	movs	r1, r7
 80033e6:	0038      	movs	r0, r7
 80033e8:	f7ff ff39 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 80033ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033ee:	aa14      	add	r2, sp, #80	; 0x50
 80033f0:	0031      	movs	r1, r6
 80033f2:	0030      	movs	r0, r6
 80033f4:	f7ff ff33 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(t5, Y2, Y1, curve->p, num_words); /* t5 = y2 + y1 */
 80033f8:	9500      	str	r5, [sp, #0]
 80033fa:	0023      	movs	r3, r4
 80033fc:	9a02      	ldr	r2, [sp, #8]
 80033fe:	9903      	ldr	r1, [sp, #12]
 8003400:	a814      	add	r0, sp, #80	; 0x50
 8003402:	f7ff fe35 	bl	8003070 <uECC_vli_modAdd>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8003406:	9500      	str	r5, [sp, #0]
 8003408:	0023      	movs	r3, r4
 800340a:	9a02      	ldr	r2, [sp, #8]
 800340c:	9803      	ldr	r0, [sp, #12]
 800340e:	0001      	movs	r1, r0
 8003410:	f7ff fe47 	bl	80030a2 <uECC_vli_modSub>

	uECC_vli_modSub(t6, X2, X1, curve->p, num_words); /* t6 = C - B */
 8003414:	9500      	str	r5, [sp, #0]
 8003416:	0023      	movs	r3, r4
 8003418:	003a      	movs	r2, r7
 800341a:	0031      	movs	r1, r6
 800341c:	a80c      	add	r0, sp, #48	; 0x30
 800341e:	f7ff fe40 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, t6, curve); /* t2 = y1 * (C - B) = E */
 8003422:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003424:	aa0c      	add	r2, sp, #48	; 0x30
 8003426:	9802      	ldr	r0, [sp, #8]
 8003428:	0001      	movs	r1, r0
 800342a:	f7ff ff18 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(t6, X1, X2, curve->p, num_words); /* t6 = B + C */
 800342e:	9500      	str	r5, [sp, #0]
 8003430:	0023      	movs	r3, r4
 8003432:	0032      	movs	r2, r6
 8003434:	0039      	movs	r1, r7
 8003436:	a80c      	add	r0, sp, #48	; 0x30
 8003438:	f7ff fe1a 	bl	8003070 <uECC_vli_modAdd>
	uECC_vli_modSquare_fast(X2, Y2, curve); /* t3 = (y2 - y1)^2 = D */
 800343c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800343e:	9903      	ldr	r1, [sp, #12]
 8003440:	0030      	movs	r0, r6
 8003442:	f7ff ff1c 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(X2, X2, t6, curve->p, num_words); /* t3 = D - (B + C) = x3 */
 8003446:	9500      	str	r5, [sp, #0]
 8003448:	0023      	movs	r3, r4
 800344a:	aa0c      	add	r2, sp, #48	; 0x30
 800344c:	0031      	movs	r1, r6
 800344e:	0030      	movs	r0, r6
 8003450:	f7ff fe27 	bl	80030a2 <uECC_vli_modSub>

	uECC_vli_modSub(t7, X1, X2, curve->p, num_words); /* t7 = B - x3 */
 8003454:	9500      	str	r5, [sp, #0]
 8003456:	0023      	movs	r3, r4
 8003458:	0032      	movs	r2, r6
 800345a:	0039      	movs	r1, r7
 800345c:	a804      	add	r0, sp, #16
 800345e:	f7ff fe20 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, t7, curve); /* t4 = (y2 - y1)*(B - x3) */
 8003462:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003464:	aa04      	add	r2, sp, #16
 8003466:	9e03      	ldr	r6, [sp, #12]
 8003468:	0031      	movs	r1, r6
 800346a:	0030      	movs	r0, r6
 800346c:	f7ff fef7 	bl	800325e <uECC_vli_modMult_fast>
	/* t4 = (y2 - y1)*(B - x3) - E = y3: */
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words);
 8003470:	9500      	str	r5, [sp, #0]
 8003472:	0023      	movs	r3, r4
 8003474:	9a02      	ldr	r2, [sp, #8]
 8003476:	0031      	movs	r1, r6
 8003478:	0030      	movs	r0, r6
 800347a:	f7ff fe12 	bl	80030a2 <uECC_vli_modSub>

	uECC_vli_modSquare_fast(t7, t5, curve); /* t7 = (y2 + y1)^2 = F */
 800347e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003480:	a914      	add	r1, sp, #80	; 0x50
 8003482:	ab04      	add	r3, sp, #16
 8003484:	0018      	movs	r0, r3
 8003486:	f7ff fefa 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(t7, t7, t6, curve->p, num_words); /* t7 = F - (B + C) = x3' */
 800348a:	9500      	str	r5, [sp, #0]
 800348c:	0023      	movs	r3, r4
 800348e:	aa0c      	add	r2, sp, #48	; 0x30
 8003490:	a904      	add	r1, sp, #16
 8003492:	0008      	movs	r0, r1
 8003494:	f7ff fe05 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSub(t6, t7, X1, curve->p, num_words); /* t6 = x3' - B */
 8003498:	9500      	str	r5, [sp, #0]
 800349a:	0023      	movs	r3, r4
 800349c:	003a      	movs	r2, r7
 800349e:	a904      	add	r1, sp, #16
 80034a0:	ae0c      	add	r6, sp, #48	; 0x30
 80034a2:	0030      	movs	r0, r6
 80034a4:	f7ff fdfd 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(t6, t6, t5, curve); /* t6 = (y2+y1)*(x3' - B) */
 80034a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80034aa:	aa14      	add	r2, sp, #80	; 0x50
 80034ac:	a90c      	add	r1, sp, #48	; 0x30
 80034ae:	0008      	movs	r0, r1
 80034b0:	f7ff fed5 	bl	800325e <uECC_vli_modMult_fast>
	/* t2 = (y2+y1)*(x3' - B) - E = y3': */
	uECC_vli_modSub(Y1, t6, Y1, curve->p, num_words);
 80034b4:	9500      	str	r5, [sp, #0]
 80034b6:	0023      	movs	r3, r4
 80034b8:	9802      	ldr	r0, [sp, #8]
 80034ba:	0002      	movs	r2, r0
 80034bc:	a90c      	add	r1, sp, #48	; 0x30
 80034be:	f7ff fdf0 	bl	80030a2 <uECC_vli_modSub>

	uECC_vli_set(X1, t7, num_words);
 80034c2:	002a      	movs	r2, r5
 80034c4:	a904      	add	r1, sp, #16
 80034c6:	0038      	movs	r0, r7
 80034c8:	f7ff fd60 	bl	8002f8c <uECC_vli_set>
}
 80034cc:	b01d      	add	sp, #116	; 0x74
 80034ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034d0 <uECC_vli_modInv>:
{
 80034d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034d2:	b0a3      	sub	sp, #140	; 0x8c
 80034d4:	0006      	movs	r6, r0
 80034d6:	000f      	movs	r7, r1
 80034d8:	0015      	movs	r5, r2
 80034da:	001c      	movs	r4, r3
	if (uECC_vli_isZero(input, num_words)) {
 80034dc:	0019      	movs	r1, r3
 80034de:	0038      	movs	r0, r7
 80034e0:	f7ff fd0f 	bl	8002f02 <uECC_vli_isZero>
 80034e4:	2800      	cmp	r0, #0
 80034e6:	d115      	bne.n	8003514 <uECC_vli_modInv+0x44>
	uECC_vli_set(a, input, num_words);
 80034e8:	0022      	movs	r2, r4
 80034ea:	0039      	movs	r1, r7
 80034ec:	a81a      	add	r0, sp, #104	; 0x68
 80034ee:	f7ff fd4d 	bl	8002f8c <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 80034f2:	0022      	movs	r2, r4
 80034f4:	0029      	movs	r1, r5
 80034f6:	a812      	add	r0, sp, #72	; 0x48
 80034f8:	f7ff fd48 	bl	8002f8c <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 80034fc:	0021      	movs	r1, r4
 80034fe:	a80a      	add	r0, sp, #40	; 0x28
 8003500:	f7ff fcf2 	bl	8002ee8 <uECC_vli_clear>
	u[0] = 1;
 8003504:	2301      	movs	r3, #1
 8003506:	930a      	str	r3, [sp, #40]	; 0x28
	uECC_vli_clear(v, num_words);
 8003508:	0021      	movs	r1, r4
 800350a:	a802      	add	r0, sp, #8
 800350c:	f7ff fcec 	bl	8002ee8 <uECC_vli_clear>
		if (EVEN(a)) {
 8003510:	2701      	movs	r7, #1
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8003512:	e023      	b.n	800355c <uECC_vli_modInv+0x8c>
		uECC_vli_clear(result, num_words);
 8003514:	0021      	movs	r1, r4
 8003516:	0030      	movs	r0, r6
 8003518:	f7ff fce6 	bl	8002ee8 <uECC_vli_clear>
 800351c:	e070      	b.n	8003600 <uECC_vli_modInv+0x130>
			uECC_vli_rshift1(a, num_words);
 800351e:	0021      	movs	r1, r4
 8003520:	a81a      	add	r0, sp, #104	; 0x68
 8003522:	f7ff fbb5 	bl	8002c90 <uECC_vli_rshift1>
			vli_modInv_update(u, mod, num_words);
 8003526:	0022      	movs	r2, r4
 8003528:	0029      	movs	r1, r5
 800352a:	a80a      	add	r0, sp, #40	; 0x28
 800352c:	f7ff fcac 	bl	8002e88 <vli_modInv_update>
 8003530:	e014      	b.n	800355c <uECC_vli_modInv+0x8c>
			uECC_vli_rshift1(b, num_words);
 8003532:	0021      	movs	r1, r4
 8003534:	a812      	add	r0, sp, #72	; 0x48
 8003536:	f7ff fbab 	bl	8002c90 <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 800353a:	0022      	movs	r2, r4
 800353c:	0029      	movs	r1, r5
 800353e:	a802      	add	r0, sp, #8
 8003540:	f7ff fca2 	bl	8002e88 <vli_modInv_update>
 8003544:	e00a      	b.n	800355c <uECC_vli_modInv+0x8c>
			uECC_vli_sub(u, u, v, num_words);
 8003546:	0023      	movs	r3, r4
 8003548:	aa02      	add	r2, sp, #8
 800354a:	a90a      	add	r1, sp, #40	; 0x28
 800354c:	0008      	movs	r0, r1
 800354e:	f7ff fd4e 	bl	8002fee <uECC_vli_sub>
			vli_modInv_update(u, mod, num_words);
 8003552:	0022      	movs	r2, r4
 8003554:	0029      	movs	r1, r5
 8003556:	a80a      	add	r0, sp, #40	; 0x28
 8003558:	f7ff fc96 	bl	8002e88 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 800355c:	0022      	movs	r2, r4
 800355e:	a912      	add	r1, sp, #72	; 0x48
 8003560:	a81a      	add	r0, sp, #104	; 0x68
 8003562:	f7ff fd21 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 8003566:	2800      	cmp	r0, #0
 8003568:	d045      	beq.n	80035f6 <uECC_vli_modInv+0x126>
		if (EVEN(a)) {
 800356a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800356c:	9301      	str	r3, [sp, #4]
 800356e:	423b      	tst	r3, r7
 8003570:	d0d5      	beq.n	800351e <uECC_vli_modInv+0x4e>
		} else if (EVEN(b)) {
 8003572:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	423b      	tst	r3, r7
 8003578:	d0db      	beq.n	8003532 <uECC_vli_modInv+0x62>
		} else if (cmpResult > 0) {
 800357a:	2800      	cmp	r0, #0
 800357c:	dd17      	ble.n	80035ae <uECC_vli_modInv+0xde>
			uECC_vli_sub(a, a, b, num_words);
 800357e:	0023      	movs	r3, r4
 8003580:	aa12      	add	r2, sp, #72	; 0x48
 8003582:	a91a      	add	r1, sp, #104	; 0x68
 8003584:	0008      	movs	r0, r1
 8003586:	f7ff fd32 	bl	8002fee <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 800358a:	0021      	movs	r1, r4
 800358c:	a81a      	add	r0, sp, #104	; 0x68
 800358e:	f7ff fb7f 	bl	8002c90 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8003592:	0022      	movs	r2, r4
 8003594:	a902      	add	r1, sp, #8
 8003596:	a80a      	add	r0, sp, #40	; 0x28
 8003598:	f7ff fd06 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 800359c:	2800      	cmp	r0, #0
 800359e:	dad2      	bge.n	8003546 <uECC_vli_modInv+0x76>
				uECC_vli_add(u, u, mod, num_words);
 80035a0:	0023      	movs	r3, r4
 80035a2:	002a      	movs	r2, r5
 80035a4:	a90a      	add	r1, sp, #40	; 0x28
 80035a6:	0008      	movs	r0, r1
 80035a8:	f7ff fc43 	bl	8002e32 <uECC_vli_add>
 80035ac:	e7cb      	b.n	8003546 <uECC_vli_modInv+0x76>
			uECC_vli_sub(b, b, a, num_words);
 80035ae:	0023      	movs	r3, r4
 80035b0:	aa1a      	add	r2, sp, #104	; 0x68
 80035b2:	a912      	add	r1, sp, #72	; 0x48
 80035b4:	0008      	movs	r0, r1
 80035b6:	f7ff fd1a 	bl	8002fee <uECC_vli_sub>
			uECC_vli_rshift1(b, num_words);
 80035ba:	0021      	movs	r1, r4
 80035bc:	a812      	add	r0, sp, #72	; 0x48
 80035be:	f7ff fb67 	bl	8002c90 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 80035c2:	0022      	movs	r2, r4
 80035c4:	a90a      	add	r1, sp, #40	; 0x28
 80035c6:	a802      	add	r0, sp, #8
 80035c8:	f7ff fcee 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 80035cc:	2800      	cmp	r0, #0
 80035ce:	db0b      	blt.n	80035e8 <uECC_vli_modInv+0x118>
			uECC_vli_sub(v, v, u, num_words);
 80035d0:	0023      	movs	r3, r4
 80035d2:	aa0a      	add	r2, sp, #40	; 0x28
 80035d4:	a902      	add	r1, sp, #8
 80035d6:	0008      	movs	r0, r1
 80035d8:	f7ff fd09 	bl	8002fee <uECC_vli_sub>
			vli_modInv_update(v, mod, num_words);
 80035dc:	0022      	movs	r2, r4
 80035de:	0029      	movs	r1, r5
 80035e0:	a802      	add	r0, sp, #8
 80035e2:	f7ff fc51 	bl	8002e88 <vli_modInv_update>
 80035e6:	e7b9      	b.n	800355c <uECC_vli_modInv+0x8c>
				uECC_vli_add(v, v, mod, num_words);
 80035e8:	0023      	movs	r3, r4
 80035ea:	002a      	movs	r2, r5
 80035ec:	a902      	add	r1, sp, #8
 80035ee:	0008      	movs	r0, r1
 80035f0:	f7ff fc1f 	bl	8002e32 <uECC_vli_add>
 80035f4:	e7ec      	b.n	80035d0 <uECC_vli_modInv+0x100>
	uECC_vli_set(result, u, num_words);
 80035f6:	0022      	movs	r2, r4
 80035f8:	a90a      	add	r1, sp, #40	; 0x28
 80035fa:	0030      	movs	r0, r6
 80035fc:	f7ff fcc6 	bl	8002f8c <uECC_vli_set>
}
 8003600:	b023      	add	sp, #140	; 0x8c
 8003602:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003604 <uECC_secp256k1>:
}
 8003604:	4800      	ldr	r0, [pc, #0]	; (8003608 <uECC_secp256k1+0x4>)
 8003606:	4770      	bx	lr
 8003608:	08004b48 	.word	0x08004b48

0800360c <omega_mult_secp256k1>:
void omega_mult_secp256k1(uECC_word_t * result, const uECC_word_t * right) {
 800360c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800360e:	46ce      	mov	lr, r9
 8003610:	b500      	push	{lr}
 8003612:	b082      	sub	sp, #8
 8003614:	0006      	movs	r6, r0
 8003616:	4689      	mov	r9, r1
 8003618:	2700      	movs	r7, #0
	uint32_t carry = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	9301      	str	r3, [sp, #4]
		uint64_t p = (uint64_t)0x3D1 * right[k] + carry;
 800361e:	4a0e      	ldr	r2, [pc, #56]	; (8003658 <omega_mult_secp256k1+0x4c>)
 8003620:	2300      	movs	r3, #0
 8003622:	4649      	mov	r1, r9
 8003624:	59c8      	ldr	r0, [r1, r7]
 8003626:	2100      	movs	r1, #0
 8003628:	f7fc ff0c 	bl	8000444 <__aeabi_lmul>
 800362c:	9c01      	ldr	r4, [sp, #4]
 800362e:	2500      	movs	r5, #0
 8003630:	1900      	adds	r0, r0, r4
 8003632:	4169      	adcs	r1, r5
		result[k] = (uint32_t) p;
 8003634:	51f0      	str	r0, [r6, r7]
		carry = p >> 32;
 8003636:	9101      	str	r1, [sp, #4]
 8003638:	3704      	adds	r7, #4
	for (k = 0; k < NUM_ECC_WORDS; ++k) {
 800363a:	2f20      	cmp	r7, #32
 800363c:	d1ef      	bne.n	800361e <omega_mult_secp256k1+0x12>
	result[NUM_ECC_WORDS] = carry;
 800363e:	6231      	str	r1, [r6, #32]
	result[1 + NUM_ECC_WORDS] =	uECC_vli_add(result + 1, result + 1, right, NUM_ECC_WORDS);
 8003640:	1d30      	adds	r0, r6, #4
 8003642:	2308      	movs	r3, #8
 8003644:	464a      	mov	r2, r9
 8003646:	0001      	movs	r1, r0
 8003648:	f7ff fbf3 	bl	8002e32 <uECC_vli_add>
 800364c:	6270      	str	r0, [r6, #36]	; 0x24
}
 800364e:	b002      	add	sp, #8
 8003650:	bc04      	pop	{r2}
 8003652:	4691      	mov	r9, r2
 8003654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	000003d1 	.word	0x000003d1

0800365c <vli_mmod_fast_secp256k1>:
{
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	b090      	sub	sp, #64	; 0x40
 8003660:	0005      	movs	r5, r0
 8003662:	000e      	movs	r6, r1
	uECC_vli_clear(tmp, NUM_ECC_WORDS);
 8003664:	2108      	movs	r1, #8
 8003666:	4668      	mov	r0, sp
 8003668:	f7ff fc3e 	bl	8002ee8 <uECC_vli_clear>
	uECC_vli_clear(tmp + NUM_ECC_WORDS, NUM_ECC_WORDS);
 800366c:	2108      	movs	r1, #8
 800366e:	a808      	add	r0, sp, #32
 8003670:	f7ff fc3a 	bl	8002ee8 <uECC_vli_clear>
	omega_mult_secp256k1(tmp, product + NUM_ECC_WORDS); /* (Rq, q) = q * c */
 8003674:	0031      	movs	r1, r6
 8003676:	3120      	adds	r1, #32
 8003678:	4668      	mov	r0, sp
 800367a:	f7ff ffc7 	bl	800360c <omega_mult_secp256k1>
	carry = uECC_vli_add(result, product, tmp, NUM_ECC_WORDS); /* (C, r) = r + q       */
 800367e:	2308      	movs	r3, #8
 8003680:	466a      	mov	r2, sp
 8003682:	0031      	movs	r1, r6
 8003684:	0028      	movs	r0, r5
 8003686:	f7ff fbd4 	bl	8002e32 <uECC_vli_add>
 800368a:	0004      	movs	r4, r0
	uECC_vli_clear(product, NUM_ECC_WORDS);
 800368c:	2108      	movs	r1, #8
 800368e:	0030      	movs	r0, r6
 8003690:	f7ff fc2a 	bl	8002ee8 <uECC_vli_clear>
	omega_mult_secp256k1(product, tmp + NUM_ECC_WORDS); /* Rq*c */
 8003694:	a908      	add	r1, sp, #32
 8003696:	0030      	movs	r0, r6
 8003698:	f7ff ffb8 	bl	800360c <omega_mult_secp256k1>
	carry += uECC_vli_add(result, result, product, NUM_ECC_WORDS); /* (C1, r) = r + Rq*c */
 800369c:	2308      	movs	r3, #8
 800369e:	0032      	movs	r2, r6
 80036a0:	0029      	movs	r1, r5
 80036a2:	0028      	movs	r0, r5
 80036a4:	f7ff fbc5 	bl	8002e32 <uECC_vli_add>
 80036a8:	1824      	adds	r4, r4, r0
	while (carry > 0) {
 80036aa:	2c00      	cmp	r4, #0
 80036ac:	d00a      	beq.n	80036c4 <vli_mmod_fast_secp256k1+0x68>
		uECC_vli_sub(result, result, curve_secp256k1.p, NUM_ECC_WORDS);
 80036ae:	4e0e      	ldr	r6, [pc, #56]	; (80036e8 <vli_mmod_fast_secp256k1+0x8c>)
 80036b0:	3604      	adds	r6, #4
		--carry;
 80036b2:	3c01      	subs	r4, #1
		uECC_vli_sub(result, result, curve_secp256k1.p, NUM_ECC_WORDS);
 80036b4:	2308      	movs	r3, #8
 80036b6:	0032      	movs	r2, r6
 80036b8:	0029      	movs	r1, r5
 80036ba:	0028      	movs	r0, r5
 80036bc:	f7ff fc97 	bl	8002fee <uECC_vli_sub>
	while (carry > 0) {
 80036c0:	2c00      	cmp	r4, #0
 80036c2:	d1f6      	bne.n	80036b2 <vli_mmod_fast_secp256k1+0x56>
	if (uECC_vli_cmp_unsafe(result, curve_secp256k1.p, NUM_ECC_WORDS) > 0) {
 80036c4:	2208      	movs	r2, #8
 80036c6:	4908      	ldr	r1, [pc, #32]	; (80036e8 <vli_mmod_fast_secp256k1+0x8c>)
 80036c8:	3104      	adds	r1, #4
 80036ca:	0028      	movs	r0, r5
 80036cc:	f7ff fc6c 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 80036d0:	2800      	cmp	r0, #0
 80036d2:	dd06      	ble.n	80036e2 <vli_mmod_fast_secp256k1+0x86>
		uECC_vli_sub(result, result, curve_secp256k1.p, NUM_ECC_WORDS);
 80036d4:	2308      	movs	r3, #8
 80036d6:	4a04      	ldr	r2, [pc, #16]	; (80036e8 <vli_mmod_fast_secp256k1+0x8c>)
 80036d8:	3204      	adds	r2, #4
 80036da:	0029      	movs	r1, r5
 80036dc:	0028      	movs	r0, r5
 80036de:	f7ff fc86 	bl	8002fee <uECC_vli_sub>
}
 80036e2:	b010      	add	sp, #64	; 0x40
 80036e4:	bd70      	pop	{r4, r5, r6, pc}
 80036e6:	46c0      	nop			; (mov r8, r8)
 80036e8:	08004b48 	.word	0x08004b48

080036ec <EccPoint_isZero>:
{
 80036ec:	b510      	push	{r4, lr}
	return uECC_vli_isZero(point, curve->num_words * 2);
 80036ee:	7809      	ldrb	r1, [r1, #0]
 80036f0:	0049      	lsls	r1, r1, #1
 80036f2:	b249      	sxtb	r1, r1
 80036f4:	f7ff fc05 	bl	8002f02 <uECC_vli_isZero>
}
 80036f8:	bd10      	pop	{r4, pc}

080036fa <apply_z>:
{
 80036fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036fc:	b089      	sub	sp, #36	; 0x24
 80036fe:	0007      	movs	r7, r0
 8003700:	000d      	movs	r5, r1
 8003702:	0016      	movs	r6, r2
 8003704:	001c      	movs	r4, r3
	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 8003706:	001a      	movs	r2, r3
 8003708:	0031      	movs	r1, r6
 800370a:	4668      	mov	r0, sp
 800370c:	f7ff fdb7 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8003710:	0023      	movs	r3, r4
 8003712:	466a      	mov	r2, sp
 8003714:	0039      	movs	r1, r7
 8003716:	0038      	movs	r0, r7
 8003718:	f7ff fda1 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 800371c:	0023      	movs	r3, r4
 800371e:	0032      	movs	r2, r6
 8003720:	4669      	mov	r1, sp
 8003722:	4668      	mov	r0, sp
 8003724:	f7ff fd9b 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8003728:	0023      	movs	r3, r4
 800372a:	466a      	mov	r2, sp
 800372c:	0029      	movs	r1, r5
 800372e:	0028      	movs	r0, r5
 8003730:	f7ff fd95 	bl	800325e <uECC_vli_modMult_fast>
}
 8003734:	b009      	add	sp, #36	; 0x24
 8003736:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003738 <XYcZ_add>:
{
 8003738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800373a:	b08d      	sub	sp, #52	; 0x34
 800373c:	9103      	str	r1, [sp, #12]
 800373e:	0014      	movs	r4, r2
 8003740:	001e      	movs	r6, r3
	wordcount_t num_words = curve->num_words;
 8003742:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003744:	2500      	movs	r5, #0
 8003746:	575d      	ldrsb	r5, [r3, r5]
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003748:	1d1f      	adds	r7, r3, #4
 800374a:	9500      	str	r5, [sp, #0]
 800374c:	003b      	movs	r3, r7
 800374e:	9002      	str	r0, [sp, #8]
 8003750:	0002      	movs	r2, r0
 8003752:	0021      	movs	r1, r4
 8003754:	a804      	add	r0, sp, #16
 8003756:	f7ff fca4 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 800375a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800375c:	ab04      	add	r3, sp, #16
 800375e:	0019      	movs	r1, r3
 8003760:	0018      	movs	r0, r3
 8003762:	f7ff fd8c 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 8003766:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003768:	aa04      	add	r2, sp, #16
 800376a:	9802      	ldr	r0, [sp, #8]
 800376c:	0001      	movs	r1, r0
 800376e:	f7ff fd76 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8003772:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003774:	aa04      	add	r2, sp, #16
 8003776:	0021      	movs	r1, r4
 8003778:	0020      	movs	r0, r4
 800377a:	f7ff fd70 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 800377e:	9500      	str	r5, [sp, #0]
 8003780:	003b      	movs	r3, r7
 8003782:	9a03      	ldr	r2, [sp, #12]
 8003784:	0031      	movs	r1, r6
 8003786:	0030      	movs	r0, r6
 8003788:	f7ff fc8b 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 800378c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800378e:	0031      	movs	r1, r6
 8003790:	ab04      	add	r3, sp, #16
 8003792:	0018      	movs	r0, r3
 8003794:	f7ff fd73 	bl	800327e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 8003798:	9500      	str	r5, [sp, #0]
 800379a:	003b      	movs	r3, r7
 800379c:	9a02      	ldr	r2, [sp, #8]
 800379e:	a904      	add	r1, sp, #16
 80037a0:	0008      	movs	r0, r1
 80037a2:	f7ff fc7e 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 80037a6:	9500      	str	r5, [sp, #0]
 80037a8:	003b      	movs	r3, r7
 80037aa:	0022      	movs	r2, r4
 80037ac:	a904      	add	r1, sp, #16
 80037ae:	0008      	movs	r0, r1
 80037b0:	f7ff fc77 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 80037b4:	9500      	str	r5, [sp, #0]
 80037b6:	003b      	movs	r3, r7
 80037b8:	9a02      	ldr	r2, [sp, #8]
 80037ba:	0021      	movs	r1, r4
 80037bc:	0020      	movs	r0, r4
 80037be:	f7ff fc70 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 80037c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037c4:	0022      	movs	r2, r4
 80037c6:	9803      	ldr	r0, [sp, #12]
 80037c8:	0001      	movs	r1, r0
 80037ca:	f7ff fd48 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 80037ce:	9500      	str	r5, [sp, #0]
 80037d0:	003b      	movs	r3, r7
 80037d2:	aa04      	add	r2, sp, #16
 80037d4:	9902      	ldr	r1, [sp, #8]
 80037d6:	0020      	movs	r0, r4
 80037d8:	f7ff fc63 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 80037dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037de:	0022      	movs	r2, r4
 80037e0:	0031      	movs	r1, r6
 80037e2:	0030      	movs	r0, r6
 80037e4:	f7ff fd3b 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 80037e8:	9500      	str	r5, [sp, #0]
 80037ea:	003b      	movs	r3, r7
 80037ec:	9a03      	ldr	r2, [sp, #12]
 80037ee:	0031      	movs	r1, r6
 80037f0:	0030      	movs	r0, r6
 80037f2:	f7ff fc56 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_set(X2, t5, num_words);
 80037f6:	002a      	movs	r2, r5
 80037f8:	a904      	add	r1, sp, #16
 80037fa:	0020      	movs	r0, r4
 80037fc:	f7ff fbc6 	bl	8002f8c <uECC_vli_set>
}
 8003800:	b00d      	add	sp, #52	; 0x34
 8003802:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003804 <EccPoint_mult>:

void EccPoint_mult(uECC_word_t * result, const uECC_word_t * point,
		const uECC_word_t * scalar,
		const uECC_word_t * initial_Z,
		bitcount_t num_bits, uECC_Curve curve)
{
 8003804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003806:	46de      	mov	lr, fp
 8003808:	4657      	mov	r7, sl
 800380a:	464e      	mov	r6, r9
 800380c:	b5c0      	push	{r6, r7, lr}
 800380e:	b0b8      	sub	sp, #224	; 0xe0
 8003810:	9007      	str	r0, [sp, #28]
 8003812:	9203      	str	r2, [sp, #12]
 8003814:	001d      	movs	r5, r3
 8003816:	ab40      	add	r3, sp, #256	; 0x100
 8003818:	2700      	movs	r7, #0
 800381a:	5fdf      	ldrsh	r7, [r3, r7]
 800381c:	9e41      	ldr	r6, [sp, #260]	; 0x104
	uECC_word_t Rx[2][NUM_ECC_WORDS];
	uECC_word_t Ry[2][NUM_ECC_WORDS];
	uECC_word_t z[NUM_ECC_WORDS];
	bitcount_t i;
	uECC_word_t nb;
	wordcount_t num_words = curve->num_words;
 800381e:	2300      	movs	r3, #0
 8003820:	56f3      	ldrsb	r3, [r6, r3]
 8003822:	001c      	movs	r4, r3
 8003824:	9304      	str	r3, [sp, #16]

	uECC_vli_set(Rx[1], point, num_words);
 8003826:	001a      	movs	r2, r3
 8003828:	9105      	str	r1, [sp, #20]
 800382a:	a830      	add	r0, sp, #192	; 0xc0
 800382c:	f7ff fbae 	bl	8002f8c <uECC_vli_set>
	uECC_vli_set(Ry[1], point + num_words, num_words);
 8003830:	00a0      	lsls	r0, r4, #2
 8003832:	4683      	mov	fp, r0
 8003834:	9a05      	ldr	r2, [sp, #20]
 8003836:	445a      	add	r2, fp
 8003838:	0011      	movs	r1, r2
 800383a:	9206      	str	r2, [sp, #24]
 800383c:	0022      	movs	r2, r4
 800383e:	a820      	add	r0, sp, #128	; 0x80
 8003840:	f7ff fba4 	bl	8002f8c <uECC_vli_set>
	wordcount_t num_words = curve->num_words;
 8003844:	2400      	movs	r4, #0
 8003846:	5734      	ldrsb	r4, [r6, r4]
	if (initial_Z) {
 8003848:	2d00      	cmp	r5, #0
 800384a:	d100      	bne.n	800384e <EccPoint_mult+0x4a>
 800384c:	e0b9      	b.n	80039c2 <EccPoint_mult+0x1be>
		uECC_vli_set(z, initial_Z, num_words);
 800384e:	0022      	movs	r2, r4
 8003850:	0029      	movs	r1, r5
 8003852:	a808      	add	r0, sp, #32
 8003854:	f7ff fb9a 	bl	8002f8c <uECC_vli_set>
	uECC_vli_set(X2, X1, num_words);
 8003858:	0022      	movs	r2, r4
 800385a:	a930      	add	r1, sp, #192	; 0xc0
 800385c:	a828      	add	r0, sp, #160	; 0xa0
 800385e:	f7ff fb95 	bl	8002f8c <uECC_vli_set>
	uECC_vli_set(Y2, Y1, num_words);
 8003862:	0022      	movs	r2, r4
 8003864:	a920      	add	r1, sp, #128	; 0x80
 8003866:	a818      	add	r0, sp, #96	; 0x60
 8003868:	f7ff fb90 	bl	8002f8c <uECC_vli_set>
	apply_z(X1, Y1, z, curve);
 800386c:	0033      	movs	r3, r6
 800386e:	aa08      	add	r2, sp, #32
 8003870:	a920      	add	r1, sp, #128	; 0x80
 8003872:	a830      	add	r0, sp, #192	; 0xc0
 8003874:	f7ff ff41 	bl	80036fa <apply_z>
	curve->double_jacobian(X1, Y1, z, curve);
 8003878:	23a4      	movs	r3, #164	; 0xa4
 800387a:	58f4      	ldr	r4, [r6, r3]
 800387c:	0033      	movs	r3, r6
 800387e:	aa08      	add	r2, sp, #32
 8003880:	a920      	add	r1, sp, #128	; 0x80
 8003882:	a830      	add	r0, sp, #192	; 0xc0
 8003884:	47a0      	blx	r4
	apply_z(X2, Y2, z, curve);
 8003886:	0033      	movs	r3, r6
 8003888:	aa08      	add	r2, sp, #32
 800388a:	a918      	add	r1, sp, #96	; 0x60
 800388c:	a828      	add	r0, sp, #160	; 0xa0
 800388e:	f7ff ff34 	bl	80036fa <apply_z>

	XYcZ_initial_double(Rx[1], Ry[1], Rx[0], Ry[0], initial_Z, curve);

	for (i = num_bits - 2; i > 0; --i) {
 8003892:	1ebb      	subs	r3, r7, #2
 8003894:	b21f      	sxth	r7, r3
 8003896:	2f00      	cmp	r7, #0
 8003898:	dd2c      	ble.n	80038f4 <EccPoint_mult+0xf0>
		nb = !uECC_vli_testBit(scalar, i);
		XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 800389a:	2301      	movs	r3, #1
 800389c:	469a      	mov	sl, r3
 800389e:	46b1      	mov	r9, r6
 80038a0:	003e      	movs	r6, r7
		nb = !uECC_vli_testBit(scalar, i);
 80038a2:	0031      	movs	r1, r6
 80038a4:	9803      	ldr	r0, [sp, #12]
 80038a6:	f7ff fb3e 	bl	8002f26 <uECC_vli_testBit>
 80038aa:	4244      	negs	r4, r0
 80038ac:	4144      	adcs	r4, r0
		XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 80038ae:	4653      	mov	r3, sl
 80038b0:	1b1d      	subs	r5, r3, r4
 80038b2:	016d      	lsls	r5, r5, #5
 80038b4:	ab28      	add	r3, sp, #160	; 0xa0
 80038b6:	469c      	mov	ip, r3
 80038b8:	44ac      	add	ip, r5
 80038ba:	4660      	mov	r0, ip
 80038bc:	ab18      	add	r3, sp, #96	; 0x60
 80038be:	469c      	mov	ip, r3
 80038c0:	4465      	add	r5, ip
 80038c2:	0164      	lsls	r4, r4, #5
 80038c4:	ab28      	add	r3, sp, #160	; 0xa0
 80038c6:	191f      	adds	r7, r3, r4
 80038c8:	4464      	add	r4, ip
 80038ca:	464b      	mov	r3, r9
 80038cc:	9300      	str	r3, [sp, #0]
 80038ce:	0023      	movs	r3, r4
 80038d0:	003a      	movs	r2, r7
 80038d2:	0029      	movs	r1, r5
 80038d4:	9002      	str	r0, [sp, #8]
 80038d6:	f7ff fd6d 	bl	80033b4 <XYcZ_addC>
		XYcZ_add(Rx[nb], Ry[nb], Rx[1 - nb], Ry[1 - nb], curve);
 80038da:	464b      	mov	r3, r9
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	002b      	movs	r3, r5
 80038e0:	9a02      	ldr	r2, [sp, #8]
 80038e2:	0021      	movs	r1, r4
 80038e4:	0038      	movs	r0, r7
 80038e6:	f7ff ff27 	bl	8003738 <XYcZ_add>
 80038ea:	3e01      	subs	r6, #1
 80038ec:	b236      	sxth	r6, r6
	for (i = num_bits - 2; i > 0; --i) {
 80038ee:	2e00      	cmp	r6, #0
 80038f0:	d1d7      	bne.n	80038a2 <EccPoint_mult+0x9e>
 80038f2:	464e      	mov	r6, r9
	}

	nb = !uECC_vli_testBit(scalar, 0);
 80038f4:	2100      	movs	r1, #0
 80038f6:	9803      	ldr	r0, [sp, #12]
 80038f8:	f7ff fb15 	bl	8002f26 <uECC_vli_testBit>
 80038fc:	4244      	negs	r4, r0
 80038fe:	4144      	adcs	r4, r0
	XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 8003900:	2701      	movs	r7, #1
 8003902:	1b3f      	subs	r7, r7, r4
 8003904:	017f      	lsls	r7, r7, #5
 8003906:	ab28      	add	r3, sp, #160	; 0xa0
 8003908:	19dd      	adds	r5, r3, r7
 800390a:	ab18      	add	r3, sp, #96	; 0x60
 800390c:	469c      	mov	ip, r3
 800390e:	4467      	add	r7, ip
 8003910:	0164      	lsls	r4, r4, #5
 8003912:	ab28      	add	r3, sp, #160	; 0xa0
 8003914:	469c      	mov	ip, r3
 8003916:	44a4      	add	ip, r4
 8003918:	4662      	mov	r2, ip
 800391a:	ab18      	add	r3, sp, #96	; 0x60
 800391c:	469c      	mov	ip, r3
 800391e:	4464      	add	r4, ip
 8003920:	9600      	str	r6, [sp, #0]
 8003922:	0023      	movs	r3, r4
 8003924:	9202      	str	r2, [sp, #8]
 8003926:	0039      	movs	r1, r7
 8003928:	0028      	movs	r0, r5
 800392a:	f7ff fd43 	bl	80033b4 <XYcZ_addC>

	/* Find final 1/Z value. */
	uECC_vli_modSub(z, Rx[1], Rx[0], curve->p, num_words); /* X1 - X0 */
 800392e:	1d33      	adds	r3, r6, #4
 8003930:	0019      	movs	r1, r3
 8003932:	9b04      	ldr	r3, [sp, #16]
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	9103      	str	r1, [sp, #12]
 8003938:	000b      	movs	r3, r1
 800393a:	aa28      	add	r2, sp, #160	; 0xa0
 800393c:	a930      	add	r1, sp, #192	; 0xc0
 800393e:	a810      	add	r0, sp, #64	; 0x40
 8003940:	f7ff fbaf 	bl	80030a2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(z, z, Ry[1 - nb], curve); /* Yb * (X1 - X0) */
 8003944:	0033      	movs	r3, r6
 8003946:	003a      	movs	r2, r7
 8003948:	a910      	add	r1, sp, #64	; 0x40
 800394a:	0008      	movs	r0, r1
 800394c:	f7ff fc87 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(z, z, point, curve); /* xP * Yb * (X1 - X0) */
 8003950:	0033      	movs	r3, r6
 8003952:	9a05      	ldr	r2, [sp, #20]
 8003954:	a910      	add	r1, sp, #64	; 0x40
 8003956:	0008      	movs	r0, r1
 8003958:	f7ff fc81 	bl	800325e <uECC_vli_modMult_fast>
	uECC_vli_modInv(z, z, curve->p, num_words); /* 1 / (xP * Yb * (X1 - X0))*/
 800395c:	9b04      	ldr	r3, [sp, #16]
 800395e:	9a03      	ldr	r2, [sp, #12]
 8003960:	a910      	add	r1, sp, #64	; 0x40
 8003962:	0008      	movs	r0, r1
 8003964:	f7ff fdb4 	bl	80034d0 <uECC_vli_modInv>
	/* yP / (xP * Yb * (X1 - X0)) */
	uECC_vli_modMult_fast(z, z, point + num_words, curve);
 8003968:	0033      	movs	r3, r6
 800396a:	9a06      	ldr	r2, [sp, #24]
 800396c:	a910      	add	r1, sp, #64	; 0x40
 800396e:	0008      	movs	r0, r1
 8003970:	f7ff fc75 	bl	800325e <uECC_vli_modMult_fast>
	/* Xb * yP / (xP * Yb * (X1 - X0)) */
	uECC_vli_modMult_fast(z, z, Rx[1 - nb], curve);
 8003974:	0033      	movs	r3, r6
 8003976:	002a      	movs	r2, r5
 8003978:	a910      	add	r1, sp, #64	; 0x40
 800397a:	0008      	movs	r0, r1
 800397c:	f7ff fc6f 	bl	800325e <uECC_vli_modMult_fast>
	/* End 1/Z calculation */

	XYcZ_add(Rx[nb], Ry[nb], Rx[1 - nb], Ry[1 - nb], curve);
 8003980:	9600      	str	r6, [sp, #0]
 8003982:	003b      	movs	r3, r7
 8003984:	002a      	movs	r2, r5
 8003986:	0021      	movs	r1, r4
 8003988:	9802      	ldr	r0, [sp, #8]
 800398a:	f7ff fed5 	bl	8003738 <XYcZ_add>
	apply_z(Rx[0], Ry[0], z, curve);
 800398e:	0033      	movs	r3, r6
 8003990:	aa10      	add	r2, sp, #64	; 0x40
 8003992:	a918      	add	r1, sp, #96	; 0x60
 8003994:	a828      	add	r0, sp, #160	; 0xa0
 8003996:	f7ff feb0 	bl	80036fa <apply_z>

	uECC_vli_set(result, Rx[0], num_words);
 800399a:	9c04      	ldr	r4, [sp, #16]
 800399c:	0022      	movs	r2, r4
 800399e:	a928      	add	r1, sp, #160	; 0xa0
 80039a0:	9d07      	ldr	r5, [sp, #28]
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7ff faf2 	bl	8002f8c <uECC_vli_set>
	uECC_vli_set(result + num_words, Ry[0], num_words);
 80039a8:	002b      	movs	r3, r5
 80039aa:	445b      	add	r3, fp
 80039ac:	0018      	movs	r0, r3
 80039ae:	0022      	movs	r2, r4
 80039b0:	a918      	add	r1, sp, #96	; 0x60
 80039b2:	f7ff faeb 	bl	8002f8c <uECC_vli_set>
}
 80039b6:	b038      	add	sp, #224	; 0xe0
 80039b8:	bc1c      	pop	{r2, r3, r4}
 80039ba:	4691      	mov	r9, r2
 80039bc:	469a      	mov	sl, r3
 80039be:	46a3      	mov	fp, r4
 80039c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_vli_clear(z, num_words);
 80039c2:	0021      	movs	r1, r4
 80039c4:	a808      	add	r0, sp, #32
 80039c6:	f7ff fa8f 	bl	8002ee8 <uECC_vli_clear>
		z[0] = 1;
 80039ca:	2301      	movs	r3, #1
 80039cc:	9308      	str	r3, [sp, #32]
 80039ce:	e743      	b.n	8003858 <EccPoint_mult+0x54>

080039d0 <regularize_k>:

uECC_word_t regularize_k(const uECC_word_t * const k, uECC_word_t *k0,
		uECC_word_t *k1, uECC_Curve curve)
{
 80039d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d2:	b085      	sub	sp, #20
 80039d4:	000e      	movs	r6, r1
 80039d6:	9202      	str	r2, [sp, #8]

	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 80039d8:	2202      	movs	r2, #2
 80039da:	5e9f      	ldrsh	r7, [r3, r2]
 80039dc:	9703      	str	r7, [sp, #12]
 80039de:	0039      	movs	r1, r7
 80039e0:	311f      	adds	r1, #31
 80039e2:	17cc      	asrs	r4, r1, #31
 80039e4:	221f      	movs	r2, #31
 80039e6:	4022      	ands	r2, r4
 80039e8:	1852      	adds	r2, r2, r1
 80039ea:	1152      	asrs	r2, r2, #5
 80039ec:	b255      	sxtb	r5, r2

	bitcount_t num_n_bits = curve->num_n_bits;

	uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 80039ee:	3324      	adds	r3, #36	; 0x24
 80039f0:	001c      	movs	r4, r3
 80039f2:	002b      	movs	r3, r5
 80039f4:	0022      	movs	r2, r4
 80039f6:	0001      	movs	r1, r0
 80039f8:	9601      	str	r6, [sp, #4]
 80039fa:	0030      	movs	r0, r6
 80039fc:	f7ff fa19 	bl	8002e32 <uECC_vli_add>
 8003a00:	2601      	movs	r6, #1
 8003a02:	2800      	cmp	r0, #0
 8003a04:	d10b      	bne.n	8003a1e <regularize_k+0x4e>
			(num_n_bits < ((bitcount_t)num_n_words * uECC_WORD_SIZE * 8) &&
 8003a06:	016b      	lsls	r3, r5, #5
	uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8003a08:	2600      	movs	r6, #0
 8003a0a:	9a03      	ldr	r2, [sp, #12]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	da06      	bge.n	8003a1e <regularize_k+0x4e>
					uECC_vli_testBit(k0, num_n_bits));
 8003a10:	0039      	movs	r1, r7
 8003a12:	9801      	ldr	r0, [sp, #4]
 8003a14:	f7ff fa87 	bl	8002f26 <uECC_vli_testBit>
	uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8003a18:	0006      	movs	r6, r0
 8003a1a:	1e70      	subs	r0, r6, #1
 8003a1c:	4186      	sbcs	r6, r0

	uECC_vli_add(k1, k0, curve->n, num_n_words);
 8003a1e:	002b      	movs	r3, r5
 8003a20:	0022      	movs	r2, r4
 8003a22:	9901      	ldr	r1, [sp, #4]
 8003a24:	9802      	ldr	r0, [sp, #8]
 8003a26:	f7ff fa04 	bl	8002e32 <uECC_vli_add>

	return carry;
}
 8003a2a:	0030      	movs	r0, r6
 8003a2c:	b005      	add	sp, #20
 8003a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a30 <EccPoint_compute_public_key>:

uECC_word_t EccPoint_compute_public_key(uECC_word_t *result,
		uECC_word_t *private_key,
		uECC_Curve curve)
{
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	b094      	sub	sp, #80	; 0x50
 8003a34:	0005      	movs	r5, r0
 8003a36:	0008      	movs	r0, r1
 8003a38:	0014      	movs	r4, r2

	uECC_word_t tmp1[NUM_ECC_WORDS];
	uECC_word_t tmp2[NUM_ECC_WORDS];
	uECC_word_t *p2[2] = {tmp1, tmp2};
 8003a3a:	ae02      	add	r6, sp, #8
 8003a3c:	a90c      	add	r1, sp, #48	; 0x30
 8003a3e:	9102      	str	r1, [sp, #8]
 8003a40:	aa04      	add	r2, sp, #16
 8003a42:	9203      	str	r2, [sp, #12]
	uECC_word_t carry;

	/* Regularize the bitcount for the private key so that attackers cannot
	 * use a side channel attack to learn the number of leading zeros. */
	carry = regularize_k(private_key, tmp1, tmp2, curve);
 8003a44:	0023      	movs	r3, r4
 8003a46:	f7ff ffc3 	bl	80039d0 <regularize_k>

	EccPoint_mult(result, curve->G, p2[!carry], 0, curve->num_n_bits + 1, curve);
 8003a4a:	4243      	negs	r3, r0
 8003a4c:	4158      	adcs	r0, r3
 8003a4e:	0080      	lsls	r0, r0, #2
 8003a50:	5982      	ldr	r2, [r0, r6]
 8003a52:	0021      	movs	r1, r4
 8003a54:	3144      	adds	r1, #68	; 0x44
 8003a56:	9401      	str	r4, [sp, #4]
 8003a58:	8863      	ldrh	r3, [r4, #2]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	b21b      	sxth	r3, r3
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2300      	movs	r3, #0
 8003a62:	0028      	movs	r0, r5
 8003a64:	f7ff fece 	bl	8003804 <EccPoint_mult>

	if (EccPoint_isZero(result, curve)) {
 8003a68:	0021      	movs	r1, r4
 8003a6a:	0028      	movs	r0, r5
 8003a6c:	f7ff fe3e 	bl	80036ec <EccPoint_isZero>
 8003a70:	4243      	negs	r3, r0
 8003a72:	4158      	adcs	r0, r3
		return 0;
	}
	return 1;
}
 8003a74:	b014      	add	sp, #80	; 0x50
 8003a76:	bd70      	pop	{r4, r5, r6, pc}

08003a78 <uECC_vli_nativeToBytes>:

/* Converts an integer in uECC native format to big-endian bytes. */
void uECC_vli_nativeToBytes(uint8_t *bytes, int num_bytes,
		const unsigned int *native)
{
 8003a78:	b5f0      	push	{r4, r5, r6, r7, lr}
	wordcount_t i;
	for (i = 0; i < num_bytes; ++i) {
 8003a7a:	2900      	cmp	r1, #0
 8003a7c:	dd10      	ble.n	8003aa0 <uECC_vli_nativeToBytes+0x28>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	2400      	movs	r4, #0
		unsigned b = num_bytes - 1 - i;
 8003a82:	1e4f      	subs	r7, r1, #1
		bytes[i] = native[b / uECC_WORD_SIZE] >> (8 * (b % uECC_WORD_SIZE));
 8003a84:	2603      	movs	r6, #3
		unsigned b = num_bytes - 1 - i;
 8003a86:	1afb      	subs	r3, r7, r3
		bytes[i] = native[b / uECC_WORD_SIZE] >> (8 * (b % uECC_WORD_SIZE));
 8003a88:	001d      	movs	r5, r3
 8003a8a:	43b5      	bics	r5, r6
 8003a8c:	4033      	ands	r3, r6
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	5955      	ldr	r5, [r2, r5]
 8003a92:	40dd      	lsrs	r5, r3
 8003a94:	5505      	strb	r5, [r0, r4]
 8003a96:	3401      	adds	r4, #1
 8003a98:	b264      	sxtb	r4, r4
	for (i = 0; i < num_bytes; ++i) {
 8003a9a:	0023      	movs	r3, r4
 8003a9c:	428c      	cmp	r4, r1
 8003a9e:	dbf2      	blt.n	8003a86 <uECC_vli_nativeToBytes+0xe>
	}
}
 8003aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003aa2 <uECC_vli_bytesToNative>:

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
		int num_bytes)
{
 8003aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aa4:	46c6      	mov	lr, r8
 8003aa6:	b500      	push	{lr}
 8003aa8:	0005      	movs	r5, r0
 8003aaa:	000e      	movs	r6, r1
 8003aac:	0014      	movs	r4, r2
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003aae:	1cd3      	adds	r3, r2, #3
 8003ab0:	17da      	asrs	r2, r3, #31
 8003ab2:	2103      	movs	r1, #3
 8003ab4:	4011      	ands	r1, r2
 8003ab6:	18c9      	adds	r1, r1, r3
 8003ab8:	1089      	asrs	r1, r1, #2
 8003aba:	b249      	sxtb	r1, r1
 8003abc:	f7ff fa14 	bl	8002ee8 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8003ac0:	2c00      	cmp	r4, #0
 8003ac2:	dd16      	ble.n	8003af2 <uECC_vli_bytesToNative+0x50>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2200      	movs	r2, #0
		unsigned b = num_bytes - 1 - i;
 8003ac8:	1e61      	subs	r1, r4, #1
 8003aca:	4688      	mov	r8, r1
		native[b / uECC_WORD_SIZE] |=
 8003acc:	2003      	movs	r0, #3
		unsigned b = num_bytes - 1 - i;
 8003ace:	4641      	mov	r1, r8
 8003ad0:	1acb      	subs	r3, r1, r3
		native[b / uECC_WORD_SIZE] |=
 8003ad2:	0019      	movs	r1, r3
 8003ad4:	4381      	bics	r1, r0
 8003ad6:	1869      	adds	r1, r5, r1
				(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8003ad8:	5cb7      	ldrb	r7, [r6, r2]
 8003ada:	4003      	ands	r3, r0
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	409f      	lsls	r7, r3
 8003ae0:	003b      	movs	r3, r7
		native[b / uECC_WORD_SIZE] |=
 8003ae2:	680f      	ldr	r7, [r1, #0]
 8003ae4:	433b      	orrs	r3, r7
 8003ae6:	600b      	str	r3, [r1, #0]
 8003ae8:	3201      	adds	r2, #1
 8003aea:	b252      	sxtb	r2, r2
	for (i = 0; i < num_bytes; ++i) {
 8003aec:	0013      	movs	r3, r2
 8003aee:	4294      	cmp	r4, r2
 8003af0:	dced      	bgt.n	8003ace <uECC_vli_bytesToNative+0x2c>
	}
}
 8003af2:	bc04      	pop	{r2}
 8003af4:	4690      	mov	r8, r2
 8003af6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003af8 <uECC_compute_public_key>:

	return uECC_valid_point(_public, curve);
}

int uECC_compute_public_key(const uint8_t *private_key, uint8_t *public_key, uECC_Curve curve)
{
 8003af8:	b570      	push	{r4, r5, r6, lr}
 8003afa:	b098      	sub	sp, #96	; 0x60
 8003afc:	000d      	movs	r5, r1
 8003afe:	0016      	movs	r6, r2
	uECC_word_t _public[NUM_ECC_WORDS * 2];

	uECC_vli_bytesToNative(
			_private,
			private_key,
			BITS_TO_BYTES(curve->num_n_bits));
 8003b00:	2202      	movs	r2, #2
 8003b02:	5eb3      	ldrsh	r3, [r6, r2]
 8003b04:	3307      	adds	r3, #7
	uECC_vli_bytesToNative(
 8003b06:	17d9      	asrs	r1, r3, #31
 8003b08:	2207      	movs	r2, #7
 8003b0a:	400a      	ands	r2, r1
 8003b0c:	18d2      	adds	r2, r2, r3
 8003b0e:	10d2      	asrs	r2, r2, #3
 8003b10:	0001      	movs	r1, r0
 8003b12:	a810      	add	r0, sp, #64	; 0x40
 8003b14:	f7ff ffc5 	bl	8003aa2 <uECC_vli_bytesToNative>

	/* Make sure the private key is in the range [1, n-1]. */
	if (uECC_vli_isZero(_private, BITS_TO_WORDS(curve->num_n_bits))) {
 8003b18:	2202      	movs	r2, #2
 8003b1a:	5eb3      	ldrsh	r3, [r6, r2]
 8003b1c:	331f      	adds	r3, #31
 8003b1e:	17da      	asrs	r2, r3, #31
 8003b20:	241f      	movs	r4, #31
 8003b22:	4014      	ands	r4, r2
 8003b24:	18e4      	adds	r4, r4, r3
 8003b26:	1164      	asrs	r4, r4, #5
 8003b28:	b264      	sxtb	r4, r4
 8003b2a:	0021      	movs	r1, r4
 8003b2c:	a810      	add	r0, sp, #64	; 0x40
 8003b2e:	f7ff f9e8 	bl	8002f02 <uECC_vli_isZero>
		return 0;
 8003b32:	2300      	movs	r3, #0
	if (uECC_vli_isZero(_private, BITS_TO_WORDS(curve->num_n_bits))) {
 8003b34:	2800      	cmp	r0, #0
 8003b36:	d002      	beq.n	8003b3e <uECC_compute_public_key+0x46>
	uECC_vli_nativeToBytes(public_key, curve->num_bytes, _public);
	uECC_vli_nativeToBytes(
			public_key +
			curve->num_bytes, curve->num_bytes, _public + curve->num_words);
	return 1;
}
 8003b38:	0018      	movs	r0, r3
 8003b3a:	b018      	add	sp, #96	; 0x60
 8003b3c:	bd70      	pop	{r4, r5, r6, pc}
	if (uECC_vli_cmp(curve->n, _private, BITS_TO_WORDS(curve->num_n_bits)) != 1) {
 8003b3e:	0030      	movs	r0, r6
 8003b40:	3024      	adds	r0, #36	; 0x24
 8003b42:	0022      	movs	r2, r4
 8003b44:	a910      	add	r1, sp, #64	; 0x40
 8003b46:	f7ff fa7d 	bl	8003044 <uECC_vli_cmp>
		return 0;
 8003b4a:	2300      	movs	r3, #0
	if (uECC_vli_cmp(curve->n, _private, BITS_TO_WORDS(curve->num_n_bits)) != 1) {
 8003b4c:	2801      	cmp	r0, #1
 8003b4e:	d1f3      	bne.n	8003b38 <uECC_compute_public_key+0x40>
	if (!EccPoint_compute_public_key(_public, _private, curve)) {
 8003b50:	0032      	movs	r2, r6
 8003b52:	a910      	add	r1, sp, #64	; 0x40
 8003b54:	4668      	mov	r0, sp
 8003b56:	f7ff ff6b 	bl	8003a30 <EccPoint_compute_public_key>
		return 0;
 8003b5a:	2300      	movs	r3, #0
	if (!EccPoint_compute_public_key(_public, _private, curve)) {
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d0eb      	beq.n	8003b38 <uECC_compute_public_key+0x40>
	uECC_vli_nativeToBytes(public_key, curve->num_bytes, _public);
 8003b60:	2101      	movs	r1, #1
 8003b62:	5671      	ldrsb	r1, [r6, r1]
 8003b64:	466a      	mov	r2, sp
 8003b66:	0028      	movs	r0, r5
 8003b68:	f7ff ff86 	bl	8003a78 <uECC_vli_nativeToBytes>
			curve->num_bytes, curve->num_bytes, _public + curve->num_words);
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	5671      	ldrsb	r1, [r6, r1]
 8003b70:	2200      	movs	r2, #0
 8003b72:	56b2      	ldrsb	r2, [r6, r2]
 8003b74:	0092      	lsls	r2, r2, #2
	uECC_vli_nativeToBytes(
 8003b76:	446a      	add	r2, sp
 8003b78:	1868      	adds	r0, r5, r1
 8003b7a:	f7ff ff7d 	bl	8003a78 <uECC_vli_nativeToBytes>
	return 1;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e7da      	b.n	8003b38 <uECC_compute_public_key+0x40>

08003b82 <bits2int>:
static uECC_RNG_Function g_rng_function = 0;
#endif

static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8003b82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b84:	b083      	sub	sp, #12
 8003b86:	9000      	str	r0, [sp, #0]
 8003b88:	000e      	movs	r6, r1
 8003b8a:	001f      	movs	r7, r3
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003b8c:	2102      	movs	r1, #2
 8003b8e:	5e5b      	ldrsh	r3, [r3, r1]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003b90:	0018      	movs	r0, r3
 8003b92:	301f      	adds	r0, #31
 8003b94:	17c5      	asrs	r5, r0, #31
 8003b96:	211f      	movs	r1, #31
 8003b98:	4029      	ands	r1, r5
 8003b9a:	1809      	adds	r1, r1, r0
 8003b9c:	114c      	asrs	r4, r1, #5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003b9e:	1dd9      	adds	r1, r3, #7
 8003ba0:	17c8      	asrs	r0, r1, #31
 8003ba2:	2307      	movs	r3, #7
 8003ba4:	4003      	ands	r3, r0
 8003ba6:	185b      	adds	r3, r3, r1
 8003ba8:	10dd      	asrs	r5, r3, #3
 8003baa:	4295      	cmp	r5, r2
 8003bac:	d900      	bls.n	8003bb0 <bits2int+0x2e>
 8003bae:	0015      	movs	r5, r2

	if (bits_size > num_n_bytes) {
		bits_size = num_n_bytes;
	}

	uECC_vli_clear(native, num_n_words);
 8003bb0:	b263      	sxtb	r3, r4
 8003bb2:	9301      	str	r3, [sp, #4]
 8003bb4:	0019      	movs	r1, r3
 8003bb6:	9800      	ldr	r0, [sp, #0]
 8003bb8:	f7ff f996 	bl	8002ee8 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8003bbc:	002a      	movs	r2, r5
 8003bbe:	0031      	movs	r1, r6
 8003bc0:	9e00      	ldr	r6, [sp, #0]
 8003bc2:	0030      	movs	r0, r6
 8003bc4:	f7ff ff6d 	bl	8003aa2 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8003bc8:	00ea      	lsls	r2, r5, #3
 8003bca:	2102      	movs	r1, #2
 8003bcc:	5e7b      	ldrsh	r3, [r7, r1]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d929      	bls.n	8003c26 <bits2int+0xa4>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8003bd2:	1ad2      	subs	r2, r2, r3
	carry = 0;
	ptr = native + num_n_words;
 8003bd4:	00a1      	lsls	r1, r4, #2
 8003bd6:	46b4      	mov	ip, r6
 8003bd8:	4461      	add	r1, ip
	while (ptr-- > native) {
 8003bda:	1f0b      	subs	r3, r1, #4
 8003bdc:	428e      	cmp	r6, r1
 8003bde:	d212      	bcs.n	8003c06 <bits2int+0x84>
 8003be0:	1b98      	subs	r0, r3, r6
 8003be2:	3003      	adds	r0, #3
 8003be4:	0880      	lsrs	r0, r0, #2
 8003be6:	0080      	lsls	r0, r0, #2
 8003be8:	1a08      	subs	r0, r1, r0
 8003bea:	3808      	subs	r0, #8
 8003bec:	2400      	movs	r4, #0
		uECC_word_t temp = *ptr;
		*ptr = (temp >> shift) | carry;
		carry = temp << (uECC_WORD_BITS - shift);
 8003bee:	2520      	movs	r5, #32
 8003bf0:	1aad      	subs	r5, r5, r2
		uECC_word_t temp = *ptr;
 8003bf2:	681e      	ldr	r6, [r3, #0]
		*ptr = (temp >> shift) | carry;
 8003bf4:	0031      	movs	r1, r6
 8003bf6:	40d1      	lsrs	r1, r2
 8003bf8:	4321      	orrs	r1, r4
 8003bfa:	6019      	str	r1, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8003bfc:	0034      	movs	r4, r6
 8003bfe:	40ac      	lsls	r4, r5
	while (ptr-- > native) {
 8003c00:	3b04      	subs	r3, #4
 8003c02:	4283      	cmp	r3, r0
 8003c04:	d1f5      	bne.n	8003bf2 <bits2int+0x70>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8003c06:	3724      	adds	r7, #36	; 0x24
 8003c08:	9d01      	ldr	r5, [sp, #4]
 8003c0a:	002a      	movs	r2, r5
 8003c0c:	9c00      	ldr	r4, [sp, #0]
 8003c0e:	0021      	movs	r1, r4
 8003c10:	0038      	movs	r0, r7
 8003c12:	f7ff f9c9 	bl	8002fa8 <uECC_vli_cmp_unsafe>
 8003c16:	2801      	cmp	r0, #1
 8003c18:	d005      	beq.n	8003c26 <bits2int+0xa4>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8003c1a:	002b      	movs	r3, r5
 8003c1c:	003a      	movs	r2, r7
 8003c1e:	0021      	movs	r1, r4
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7ff f9e4 	bl	8002fee <uECC_vli_sub>
	}
}
 8003c26:	b003      	add	sp, #12
 8003c28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c2a <uECC_sign_with_k>:

int uECC_sign_with_k(const uint8_t *private_key, const uint8_t *message_hash,
		     unsigned hash_size, uECC_word_t *k, uint8_t *signature,
		     uECC_Curve curve)
{
 8003c2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c2c:	b0ab      	sub	sp, #172	; 0xac
 8003c2e:	9004      	str	r0, [sp, #16]
 8003c30:	9105      	str	r1, [sp, #20]
 8003c32:	9206      	str	r2, [sp, #24]
 8003c34:	0018      	movs	r0, r3
 8003c36:	9303      	str	r3, [sp, #12]
 8003c38:	9c31      	ldr	r4, [sp, #196]	; 0xc4

	uECC_word_t tmp[NUM_ECC_WORDS];
	uECC_word_t s[NUM_ECC_WORDS];
	uECC_word_t *k2[2] = {tmp, s};
 8003c3a:	ab22      	add	r3, sp, #136	; 0x88
 8003c3c:	9318      	str	r3, [sp, #96]	; 0x60
 8003c3e:	ab1a      	add	r3, sp, #104	; 0x68
 8003c40:	9319      	str	r3, [sp, #100]	; 0x64
	uECC_word_t p[NUM_ECC_WORDS * 2];
	uECC_word_t carry;
	wordcount_t num_words = curve->num_words;
 8003c42:	2500      	movs	r5, #0
 8003c44:	5765      	ldrsb	r5, [r4, r5]
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003c46:	2302      	movs	r3, #2
 8003c48:	5ee7      	ldrsh	r7, [r4, r3]
	bitcount_t num_n_bits = curve->num_n_bits;

	/* Make sure 0 < k < curve_n */
  	if (uECC_vli_isZero(k, num_words) ||
 8003c4a:	0029      	movs	r1, r5
 8003c4c:	f7ff f959 	bl	8002f02 <uECC_vli_isZero>
	    uECC_vli_cmp(curve->n, k, num_n_words) != 1) {
		return 0;
 8003c50:	2300      	movs	r3, #0
  	if (uECC_vli_isZero(k, num_words) ||
 8003c52:	2800      	cmp	r0, #0
 8003c54:	d002      	beq.n	8003c5c <uECC_sign_with_k+0x32>
		return 0;
	}

	uECC_vli_nativeToBytes(signature + curve->num_bytes, curve->num_bytes, s);
	return 1;
}
 8003c56:	0018      	movs	r0, r3
 8003c58:	b02b      	add	sp, #172	; 0xac
 8003c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003c5c:	003a      	movs	r2, r7
 8003c5e:	321f      	adds	r2, #31
 8003c60:	17d1      	asrs	r1, r2, #31
 8003c62:	331f      	adds	r3, #31
 8003c64:	400b      	ands	r3, r1
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	115b      	asrs	r3, r3, #5
 8003c6a:	b25e      	sxtb	r6, r3
	    uECC_vli_cmp(curve->n, k, num_n_words) != 1) {
 8003c6c:	2324      	movs	r3, #36	; 0x24
 8003c6e:	469c      	mov	ip, r3
 8003c70:	44a4      	add	ip, r4
 8003c72:	4663      	mov	r3, ip
 8003c74:	9307      	str	r3, [sp, #28]
 8003c76:	0032      	movs	r2, r6
 8003c78:	9903      	ldr	r1, [sp, #12]
 8003c7a:	4660      	mov	r0, ip
 8003c7c:	f7ff f9e2 	bl	8003044 <uECC_vli_cmp>
		return 0;
 8003c80:	2300      	movs	r3, #0
  	if (uECC_vli_isZero(k, num_words) ||
 8003c82:	2801      	cmp	r0, #1
 8003c84:	d1e7      	bne.n	8003c56 <uECC_sign_with_k+0x2c>
	carry = regularize_k(k, tmp, s, curve);
 8003c86:	0023      	movs	r3, r4
 8003c88:	aa1a      	add	r2, sp, #104	; 0x68
 8003c8a:	a922      	add	r1, sp, #136	; 0x88
 8003c8c:	9803      	ldr	r0, [sp, #12]
 8003c8e:	f7ff fe9f 	bl	80039d0 <regularize_k>
	EccPoint_mult(p, curve->G, k2[!carry], 0, num_n_bits + 1, curve);
 8003c92:	4243      	negs	r3, r0
 8003c94:	4158      	adcs	r0, r3
 8003c96:	0080      	lsls	r0, r0, #2
 8003c98:	ab18      	add	r3, sp, #96	; 0x60
 8003c9a:	58c2      	ldr	r2, [r0, r3]
 8003c9c:	0021      	movs	r1, r4
 8003c9e:	3144      	adds	r1, #68	; 0x44
 8003ca0:	9401      	str	r4, [sp, #4]
 8003ca2:	1c7b      	adds	r3, r7, #1
 8003ca4:	b21b      	sxth	r3, r3
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	a808      	add	r0, sp, #32
 8003cac:	f7ff fdaa 	bl	8003804 <EccPoint_mult>
	if (uECC_vli_isZero(p, num_words)) {
 8003cb0:	0029      	movs	r1, r5
 8003cb2:	a808      	add	r0, sp, #32
 8003cb4:	f7ff f925 	bl	8002f02 <uECC_vli_isZero>
		return 0;
 8003cb8:	2300      	movs	r3, #0
	if (uECC_vli_isZero(p, num_words)) {
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d1cb      	bne.n	8003c56 <uECC_sign_with_k+0x2c>
		uECC_vli_clear(tmp, num_n_words);
 8003cbe:	0031      	movs	r1, r6
 8003cc0:	a822      	add	r0, sp, #136	; 0x88
 8003cc2:	f7ff f911 	bl	8002ee8 <uECC_vli_clear>
		tmp[0] = 1;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	9322      	str	r3, [sp, #136]	; 0x88
	uECC_vli_modMult(k, k, tmp, curve->n, num_n_words); /* k' = rand * k */
 8003cca:	9600      	str	r6, [sp, #0]
 8003ccc:	9b07      	ldr	r3, [sp, #28]
 8003cce:	aa22      	add	r2, sp, #136	; 0x88
 8003cd0:	9f03      	ldr	r7, [sp, #12]
 8003cd2:	0039      	movs	r1, r7
 8003cd4:	0038      	movs	r0, r7
 8003cd6:	f7ff faaf 	bl	8003238 <uECC_vli_modMult>
	uECC_vli_modInv(k, k, curve->n, num_n_words);       /* k = 1 / k' */
 8003cda:	0033      	movs	r3, r6
 8003cdc:	9a07      	ldr	r2, [sp, #28]
 8003cde:	0039      	movs	r1, r7
 8003ce0:	0038      	movs	r0, r7
 8003ce2:	f7ff fbf5 	bl	80034d0 <uECC_vli_modInv>
	uECC_vli_modMult(k, k, tmp, curve->n, num_n_words); /* k = 1 / k */
 8003ce6:	9600      	str	r6, [sp, #0]
 8003ce8:	9b07      	ldr	r3, [sp, #28]
 8003cea:	aa22      	add	r2, sp, #136	; 0x88
 8003cec:	0039      	movs	r1, r7
 8003cee:	9703      	str	r7, [sp, #12]
 8003cf0:	0038      	movs	r0, r7
 8003cf2:	f7ff faa1 	bl	8003238 <uECC_vli_modMult>
	uECC_vli_nativeToBytes(signature, curve->num_bytes, p); /* store r */
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	5661      	ldrsb	r1, [r4, r1]
 8003cfa:	ab08      	add	r3, sp, #32
 8003cfc:	001a      	movs	r2, r3
 8003cfe:	9830      	ldr	r0, [sp, #192]	; 0xc0
 8003d00:	f7ff feba 	bl	8003a78 <uECC_vli_nativeToBytes>
	uECC_vli_bytesToNative(tmp, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8003d04:	2102      	movs	r1, #2
 8003d06:	5e63      	ldrsh	r3, [r4, r1]
 8003d08:	3307      	adds	r3, #7
 8003d0a:	17d9      	asrs	r1, r3, #31
 8003d0c:	2207      	movs	r2, #7
 8003d0e:	400a      	ands	r2, r1
 8003d10:	18d2      	adds	r2, r2, r3
 8003d12:	10d2      	asrs	r2, r2, #3
 8003d14:	9904      	ldr	r1, [sp, #16]
 8003d16:	ab22      	add	r3, sp, #136	; 0x88
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f7ff fec2 	bl	8003aa2 <uECC_vli_bytesToNative>
	s[num_n_words - 1] = 0;
 8003d1e:	af1a      	add	r7, sp, #104	; 0x68
 8003d20:	1e73      	subs	r3, r6, #1
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	2200      	movs	r2, #0
 8003d26:	51da      	str	r2, [r3, r7]
	uECC_vli_set(s, p, num_words);
 8003d28:	002a      	movs	r2, r5
 8003d2a:	a908      	add	r1, sp, #32
 8003d2c:	0038      	movs	r0, r7
 8003d2e:	f7ff f92d 	bl	8002f8c <uECC_vli_set>
	uECC_vli_modMult(s, tmp, s, curve->n, num_n_words); /* s = r*d */
 8003d32:	9600      	str	r6, [sp, #0]
 8003d34:	9d07      	ldr	r5, [sp, #28]
 8003d36:	002b      	movs	r3, r5
 8003d38:	003a      	movs	r2, r7
 8003d3a:	a922      	add	r1, sp, #136	; 0x88
 8003d3c:	0038      	movs	r0, r7
 8003d3e:	f7ff fa7b 	bl	8003238 <uECC_vli_modMult>
	bits2int(tmp, message_hash, hash_size, curve);
 8003d42:	0023      	movs	r3, r4
 8003d44:	9a06      	ldr	r2, [sp, #24]
 8003d46:	9905      	ldr	r1, [sp, #20]
 8003d48:	a822      	add	r0, sp, #136	; 0x88
 8003d4a:	f7ff ff1a 	bl	8003b82 <bits2int>
	uECC_vli_modAdd(s, tmp, s, curve->n, num_n_words); /* s = e + r*d */
 8003d4e:	9600      	str	r6, [sp, #0]
 8003d50:	002b      	movs	r3, r5
 8003d52:	003a      	movs	r2, r7
 8003d54:	a922      	add	r1, sp, #136	; 0x88
 8003d56:	0038      	movs	r0, r7
 8003d58:	f7ff f98a 	bl	8003070 <uECC_vli_modAdd>
	uECC_vli_modMult(s, s, k, curve->n, num_n_words);  /* s = (e + r*d) / k */
 8003d5c:	9600      	str	r6, [sp, #0]
 8003d5e:	002b      	movs	r3, r5
 8003d60:	9a03      	ldr	r2, [sp, #12]
 8003d62:	0039      	movs	r1, r7
 8003d64:	0038      	movs	r0, r7
 8003d66:	f7ff fa67 	bl	8003238 <uECC_vli_modMult>
	if (uECC_vli_numBits(s, num_n_words) > (bitcount_t)curve->num_bytes * 8) {
 8003d6a:	0031      	movs	r1, r6
 8003d6c:	0038      	movs	r0, r7
 8003d6e:	f7ff f8e3 	bl	8002f38 <uECC_vli_numBits>
 8003d72:	2101      	movs	r1, #1
 8003d74:	5661      	ldrsb	r1, [r4, r1]
 8003d76:	00ca      	lsls	r2, r1, #3
		return 0;
 8003d78:	2300      	movs	r3, #0
	if (uECC_vli_numBits(s, num_n_words) > (bitcount_t)curve->num_bytes * 8) {
 8003d7a:	4290      	cmp	r0, r2
 8003d7c:	dd00      	ble.n	8003d80 <uECC_sign_with_k+0x156>
 8003d7e:	e76a      	b.n	8003c56 <uECC_sign_with_k+0x2c>
	uECC_vli_nativeToBytes(signature + curve->num_bytes, curve->num_bytes, s);
 8003d80:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8003d82:	1858      	adds	r0, r3, r1
 8003d84:	aa1a      	add	r2, sp, #104	; 0x68
 8003d86:	f7ff fe77 	bl	8003a78 <uECC_vli_nativeToBytes>
	return 1;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e763      	b.n	8003c56 <uECC_sign_with_k+0x2c>

08003d8e <uECC_sign>:

int uECC_sign(const uint8_t *private_key, const uint8_t *message_hash,
	      unsigned hash_size, uint8_t *signature, uECC_Curve curve)
{
 8003d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d90:	b09f      	sub	sp, #124	; 0x7c
 8003d92:	9002      	str	r0, [sp, #8]
 8003d94:	9103      	str	r1, [sp, #12]
 8003d96:	9204      	str	r2, [sp, #16]
 8003d98:	001c      	movs	r4, r3
 8003d9a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8003d9c:	2740      	movs	r7, #64	; 0x40
		    !rng_function((uint8_t *)_random, 2*NUM_ECC_WORDS*uECC_WORD_SIZE)) {
			return 0;
		}

		// computing k as modular reduction of _random (see FIPS 186.4 B.5.1):
		uECC_vli_mmod(k, _random, curve->n, BITS_TO_WORDS(curve->num_n_bits));
 8003d9e:	261f      	movs	r6, #31
 8003da0:	2324      	movs	r3, #36	; 0x24
 8003da2:	469c      	mov	ip, r3
 8003da4:	44ac      	add	ip, r5
 8003da6:	4663      	mov	r3, ip
 8003da8:	9305      	str	r3, [sp, #20]
		uECC_RNG_Function rng_function = uECC_get_rng();
 8003daa:	f7ff f897 	bl	8002edc <uECC_get_rng>
 8003dae:	1e03      	subs	r3, r0, #0
		if (!rng_function ||
 8003db0:	d01f      	beq.n	8003df2 <uECC_sign+0x64>
		    !rng_function((uint8_t *)_random, 2*NUM_ECC_WORDS*uECC_WORD_SIZE)) {
 8003db2:	2140      	movs	r1, #64	; 0x40
 8003db4:	a80e      	add	r0, sp, #56	; 0x38
 8003db6:	4798      	blx	r3
		if (!rng_function ||
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d01b      	beq.n	8003df4 <uECC_sign+0x66>
		uECC_vli_mmod(k, _random, curve->n, BITS_TO_WORDS(curve->num_n_bits));
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	5eea      	ldrsh	r2, [r5, r3]
 8003dc0:	321f      	adds	r2, #31
 8003dc2:	17d3      	asrs	r3, r2, #31
 8003dc4:	4033      	ands	r3, r6
 8003dc6:	189b      	adds	r3, r3, r2
 8003dc8:	115b      	asrs	r3, r3, #5
 8003dca:	b25b      	sxtb	r3, r3
 8003dcc:	9a05      	ldr	r2, [sp, #20]
 8003dce:	a90e      	add	r1, sp, #56	; 0x38
 8003dd0:	a806      	add	r0, sp, #24
 8003dd2:	f7ff f979 	bl	80030c8 <uECC_vli_mmod>

		if (uECC_sign_with_k(private_key, message_hash, hash_size, k, signature, 
 8003dd6:	9501      	str	r5, [sp, #4]
 8003dd8:	9400      	str	r4, [sp, #0]
 8003dda:	ab06      	add	r3, sp, #24
 8003ddc:	9a04      	ldr	r2, [sp, #16]
 8003dde:	9903      	ldr	r1, [sp, #12]
 8003de0:	9802      	ldr	r0, [sp, #8]
 8003de2:	f7ff ff22 	bl	8003c2a <uECC_sign_with_k>
 8003de6:	2800      	cmp	r0, #0
 8003de8:	d106      	bne.n	8003df8 <uECC_sign+0x6a>
 8003dea:	3f01      	subs	r7, #1
	for (tries = 0; tries < uECC_RNG_MAX_TRIES; ++tries) {
 8003dec:	2f00      	cmp	r7, #0
 8003dee:	d1dc      	bne.n	8003daa <uECC_sign+0x1c>
 8003df0:	e000      	b.n	8003df4 <uECC_sign+0x66>
			return 0;
 8003df2:	2000      	movs	r0, #0
		    curve)) {
			return 1;
		}
	}
	return 0;
}
 8003df4:	b01f      	add	sp, #124	; 0x7c
 8003df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return 1;
 8003df8:	2001      	movs	r0, #1
 8003dfa:	e7fb      	b.n	8003df4 <uECC_sign+0x66>

08003dfc <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003dfc:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003dfe:	f000 fcf5 	bl	80047ec <xTaskGetSchedulerState>
 8003e02:	2801      	cmp	r0, #1
 8003e04:	d001      	beq.n	8003e0a <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8003e06:	f000 f90d 	bl	8004024 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003e0a:	bd10      	pop	{r4, pc}

08003e0c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e0c:	0003      	movs	r3, r0
 8003e0e:	3308      	adds	r3, #8
 8003e10:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e12:	2201      	movs	r2, #1
 8003e14:	4252      	negs	r2, r2
 8003e16:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e18:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e1a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e20:	4770      	bx	lr

08003e22 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e26:	4770      	bx	lr

08003e28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e28:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e2a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e34:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e36:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003e38:	6803      	ldr	r3, [r0, #0]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	6003      	str	r3, [r0, #0]
}
 8003e3e:	4770      	bx	lr

08003e40 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e40:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e42:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e44:	0002      	movs	r2, r0
 8003e46:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
 8003e48:	1c63      	adds	r3, r4, #1
 8003e4a:	d102      	bne.n	8003e52 <vListInsert+0x12>
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e4c:	6902      	ldr	r2, [r0, #16]
 8003e4e:	e004      	b.n	8003e5a <vListInsert+0x1a>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e50:	001a      	movs	r2, r3
 8003e52:	6853      	ldr	r3, [r2, #4]
 8003e54:	681d      	ldr	r5, [r3, #0]
 8003e56:	42ac      	cmp	r4, r5
 8003e58:	d2fa      	bcs.n	8003e50 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e5a:	6853      	ldr	r3, [r2, #4]
 8003e5c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e5e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e60:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e62:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e64:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003e66:	6803      	ldr	r3, [r0, #0]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	6003      	str	r3, [r0, #0]
}
 8003e6c:	bd30      	pop	{r4, r5, pc}

08003e6e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003e6e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e70:	6842      	ldr	r2, [r0, #4]
 8003e72:	6881      	ldr	r1, [r0, #8]
 8003e74:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e76:	6882      	ldr	r2, [r0, #8]
 8003e78:	6841      	ldr	r1, [r0, #4]
 8003e7a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	4290      	cmp	r0, r2
 8003e80:	d006      	beq.n	8003e90 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e82:	2200      	movs	r2, #0
 8003e84:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	3a01      	subs	r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e8c:	6818      	ldr	r0, [r3, #0]
}
 8003e8e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e90:	6882      	ldr	r2, [r0, #8]
 8003e92:	605a      	str	r2, [r3, #4]
 8003e94:	e7f5      	b.n	8003e82 <uxListRemove+0x14>
	...

08003e98 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e98:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e9e:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <prvTaskExitError+0x20>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	d001      	beq.n	8003eaa <prvTaskExitError+0x12>
 8003ea6:	b672      	cpsid	i
 8003ea8:	e7fe      	b.n	8003ea8 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 8003eaa:	b672      	cpsid	i
	while( ulDummy == 0 )
 8003eac:	9b01      	ldr	r3, [sp, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0fc      	beq.n	8003eac <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003eb2:	b002      	add	sp, #8
 8003eb4:	4770      	bx	lr
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	20000008 	.word	0x20000008
 8003ebc:	00000000 	.word	0x00000000

08003ec0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8003ec0:	4a0b      	ldr	r2, [pc, #44]	; (8003ef0 <pxCurrentTCBConst2>)
 8003ec2:	6813      	ldr	r3, [r2, #0]
 8003ec4:	6818      	ldr	r0, [r3, #0]
 8003ec6:	3020      	adds	r0, #32
 8003ec8:	f380 8809 	msr	PSP, r0
 8003ecc:	2002      	movs	r0, #2
 8003ece:	f380 8814 	msr	CONTROL, r0
 8003ed2:	f3bf 8f6f 	isb	sy
 8003ed6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8003ed8:	46ae      	mov	lr, r5
 8003eda:	bc08      	pop	{r3}
 8003edc:	bc04      	pop	{r2}
 8003ede:	b662      	cpsie	i
 8003ee0:	4718      	bx	r3
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	46c0      	nop			; (mov r8, r8)
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	46c0      	nop			; (mov r8, r8)
 8003eea:	46c0      	nop			; (mov r8, r8)
 8003eec:	46c0      	nop			; (mov r8, r8)
 8003eee:	46c0      	nop			; (mov r8, r8)

08003ef0 <pxCurrentTCBConst2>:
 8003ef0:	20000d28 	.word	0x20000d28

08003ef4 <pxPortInitialiseStack>:
{
 8003ef4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003ef6:	1f03      	subs	r3, r0, #4
 8003ef8:	2480      	movs	r4, #128	; 0x80
 8003efa:	0464      	lsls	r4, r4, #17
 8003efc:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8003efe:	3b04      	subs	r3, #4
 8003f00:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f02:	3b04      	subs	r3, #4
 8003f04:	4902      	ldr	r1, [pc, #8]	; (8003f10 <pxPortInitialiseStack+0x1c>)
 8003f06:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003f08:	3b14      	subs	r3, #20
 8003f0a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8003f0c:	3840      	subs	r0, #64	; 0x40
}
 8003f0e:	bd10      	pop	{r4, pc}
 8003f10:	08003e99 	.word	0x08003e99

08003f14 <SVC_Handler>:
}
 8003f14:	4770      	bx	lr
	...

08003f18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f18:	b570      	push	{r4, r5, r6, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8003f1a:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <xPortStartScheduler+0x4c>)
 8003f1c:	6819      	ldr	r1, [r3, #0]
 8003f1e:	22ff      	movs	r2, #255	; 0xff
 8003f20:	0412      	lsls	r2, r2, #16
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8003f26:	6819      	ldr	r1, [r3, #0]
 8003f28:	22ff      	movs	r2, #255	; 0xff
 8003f2a:	0612      	lsls	r2, r2, #24
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8003f30:	4d0d      	ldr	r5, [pc, #52]	; (8003f68 <xPortStartScheduler+0x50>)
 8003f32:	2400      	movs	r4, #0
 8003f34:	602c      	str	r4, [r5, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8003f36:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <xPortStartScheduler+0x54>)
 8003f38:	601c      	str	r4, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003f3a:	4b0d      	ldr	r3, [pc, #52]	; (8003f70 <xPortStartScheduler+0x58>)
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	21fa      	movs	r1, #250	; 0xfa
 8003f40:	0089      	lsls	r1, r1, #2
 8003f42:	f7fc f8e9 	bl	8000118 <__udivsi3>
 8003f46:	3801      	subs	r0, #1
 8003f48:	4b0a      	ldr	r3, [pc, #40]	; (8003f74 <xPortStartScheduler+0x5c>)
 8003f4a:	6018      	str	r0, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8003f4c:	2307      	movs	r3, #7
 8003f4e:	602b      	str	r3, [r5, #0]
	uxCriticalNesting = 0;
 8003f50:	4b09      	ldr	r3, [pc, #36]	; (8003f78 <xPortStartScheduler+0x60>)
 8003f52:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
 8003f54:	f7ff ffb4 	bl	8003ec0 <vPortStartFirstTask>
	vTaskSwitchContext();
 8003f58:	f000 fbfa 	bl	8004750 <vTaskSwitchContext>
	prvTaskExitError();
 8003f5c:	f7ff ff9c 	bl	8003e98 <prvTaskExitError>
}
 8003f60:	2000      	movs	r0, #0
 8003f62:	bd70      	pop	{r4, r5, r6, pc}
 8003f64:	e000ed20 	.word	0xe000ed20
 8003f68:	e000e010 	.word	0xe000e010
 8003f6c:	e000e018 	.word	0xe000e018
 8003f70:	20000000 	.word	0x20000000
 8003f74:	e000e014 	.word	0xe000e014
 8003f78:	20000008 	.word	0x20000008

08003f7c <vPortYield>:
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8003f7c:	2280      	movs	r2, #128	; 0x80
 8003f7e:	0552      	lsls	r2, r2, #21
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <vPortYield+0x14>)
 8003f82:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8003f84:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003f88:	f3bf 8f6f 	isb	sy
}
 8003f8c:	4770      	bx	lr
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	e000ed04 	.word	0xe000ed04

08003f94 <vPortEnterCritical>:
    portDISABLE_INTERRUPTS();
 8003f94:	b672      	cpsid	i
    uxCriticalNesting++;
 8003f96:	4a04      	ldr	r2, [pc, #16]	; (8003fa8 <vPortEnterCritical+0x14>)
 8003f98:	6813      	ldr	r3, [r2, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 8003f9e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003fa2:	f3bf 8f6f 	isb	sy
}
 8003fa6:	4770      	bx	lr
 8003fa8:	20000008 	.word	0x20000008

08003fac <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003fac:	4b06      	ldr	r3, [pc, #24]	; (8003fc8 <vPortExitCritical+0x1c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <vPortExitCritical+0xc>
 8003fb4:	b672      	cpsid	i
 8003fb6:	e7fe      	b.n	8003fb6 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	4a03      	ldr	r2, [pc, #12]	; (8003fc8 <vPortExitCritical+0x1c>)
 8003fbc:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d100      	bne.n	8003fc4 <vPortExitCritical+0x18>
        portENABLE_INTERRUPTS();
 8003fc2:	b662      	cpsie	i
}
 8003fc4:	4770      	bx	lr
 8003fc6:	46c0      	nop			; (mov r8, r8)
 8003fc8:	20000008 	.word	0x20000008

08003fcc <ulSetInterruptMaskFromISR>:
	__asm volatile(
 8003fcc:	f3ef 8010 	mrs	r0, PRIMASK
 8003fd0:	b672      	cpsid	i
 8003fd2:	4770      	bx	lr

08003fd4 <vClearInterruptMaskFromISR>:
	__asm volatile(
 8003fd4:	f380 8810 	msr	PRIMASK, r0
 8003fd8:	4770      	bx	lr
 8003fda:	0000      	movs	r0, r0
 8003fdc:	0000      	movs	r0, r0
	...

08003fe0 <PendSV_Handler>:
	__asm volatile
 8003fe0:	f3ef 8009 	mrs	r0, PSP
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	; (8004020 <pxCurrentTCBConst>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	3820      	subs	r0, #32
 8003fea:	6010      	str	r0, [r2, #0]
 8003fec:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003fee:	4644      	mov	r4, r8
 8003ff0:	464d      	mov	r5, r9
 8003ff2:	4656      	mov	r6, sl
 8003ff4:	465f      	mov	r7, fp
 8003ff6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003ff8:	b508      	push	{r3, lr}
 8003ffa:	b672      	cpsid	i
 8003ffc:	f000 fba8 	bl	8004750 <vTaskSwitchContext>
 8004000:	b662      	cpsie	i
 8004002:	bc0c      	pop	{r2, r3}
 8004004:	6811      	ldr	r1, [r2, #0]
 8004006:	6808      	ldr	r0, [r1, #0]
 8004008:	3010      	adds	r0, #16
 800400a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800400c:	46a0      	mov	r8, r4
 800400e:	46a9      	mov	r9, r5
 8004010:	46b2      	mov	sl, r6
 8004012:	46bb      	mov	fp, r7
 8004014:	f380 8809 	msr	PSP, r0
 8004018:	3820      	subs	r0, #32
 800401a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800401c:	4718      	bx	r3
 800401e:	46c0      	nop			; (mov r8, r8)

08004020 <pxCurrentTCBConst>:
 8004020:	20000d28 	.word	0x20000d28

08004024 <xPortSysTickHandler>:
{
 8004024:	b510      	push	{r4, lr}
	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004026:	f7ff ffd1 	bl	8003fcc <ulSetInterruptMaskFromISR>
 800402a:	0004      	movs	r4, r0
		if( xTaskIncrementTick() != pdFALSE )
 800402c:	f000 fa7c 	bl	8004528 <xTaskIncrementTick>
 8004030:	2800      	cmp	r0, #0
 8004032:	d003      	beq.n	800403c <xPortSysTickHandler+0x18>
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8004034:	2280      	movs	r2, #128	; 0x80
 8004036:	0552      	lsls	r2, r2, #21
 8004038:	4b02      	ldr	r3, [pc, #8]	; (8004044 <xPortSysTickHandler+0x20>)
 800403a:	601a      	str	r2, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800403c:	0020      	movs	r0, r4
 800403e:	f7ff ffc9 	bl	8003fd4 <vClearInterruptMaskFromISR>
}
 8004042:	bd10      	pop	{r4, pc}
 8004044:	e000ed04 	.word	0xe000ed04

08004048 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004048:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800404a:	4b12      	ldr	r3, [pc, #72]	; (8004094 <prvInsertBlockIntoFreeList+0x4c>)
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	4282      	cmp	r2, r0
 8004050:	d319      	bcc.n	8004086 <prvInsertBlockIntoFreeList+0x3e>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004052:	685c      	ldr	r4, [r3, #4]
 8004054:	1919      	adds	r1, r3, r4
 8004056:	4288      	cmp	r0, r1
 8004058:	d103      	bne.n	8004062 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800405a:	6841      	ldr	r1, [r0, #4]
 800405c:	1909      	adds	r1, r1, r4
 800405e:	6059      	str	r1, [r3, #4]
 8004060:	0018      	movs	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004062:	6841      	ldr	r1, [r0, #4]
 8004064:	1844      	adds	r4, r0, r1
 8004066:	42a2      	cmp	r2, r4
 8004068:	d111      	bne.n	800408e <prvInsertBlockIntoFreeList+0x46>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800406a:	4c0b      	ldr	r4, [pc, #44]	; (8004098 <prvInsertBlockIntoFreeList+0x50>)
 800406c:	6824      	ldr	r4, [r4, #0]
 800406e:	42a2      	cmp	r2, r4
 8004070:	d00b      	beq.n	800408a <prvInsertBlockIntoFreeList+0x42>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004072:	6852      	ldr	r2, [r2, #4]
 8004074:	1852      	adds	r2, r2, r1
 8004076:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	6812      	ldr	r2, [r2, #0]
 800407c:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800407e:	4298      	cmp	r0, r3
 8004080:	d000      	beq.n	8004084 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004082:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004084:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004086:	0013      	movs	r3, r2
 8004088:	e7e0      	b.n	800404c <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800408a:	6002      	str	r2, [r0, #0]
 800408c:	e7f7      	b.n	800407e <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800408e:	6002      	str	r2, [r0, #0]
 8004090:	e7f5      	b.n	800407e <prvInsertBlockIntoFreeList+0x36>
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	20000d20 	.word	0x20000d20
 8004098:	20000110 	.word	0x20000110

0800409c <pvPortMalloc>:
{
 800409c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800409e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 80040a0:	f000 fa3a 	bl	8004518 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80040a4:	4b3c      	ldr	r3, [pc, #240]	; (8004198 <pvPortMalloc+0xfc>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80040ac:	4b3b      	ldr	r3, [pc, #236]	; (800419c <pvPortMalloc+0x100>)
 80040ae:	681f      	ldr	r7, [r3, #0]
 80040b0:	423c      	tst	r4, r7
 80040b2:	d168      	bne.n	8004186 <pvPortMalloc+0xea>
			if( xWantedSize > 0 )
 80040b4:	2c00      	cmp	r4, #0
 80040b6:	d06a      	beq.n	800418e <pvPortMalloc+0xf2>
				xWantedSize += xHeapStructSize;
 80040b8:	0023      	movs	r3, r4
 80040ba:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80040bc:	075a      	lsls	r2, r3, #29
 80040be:	d002      	beq.n	80040c6 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80040c0:	2207      	movs	r2, #7
 80040c2:	4393      	bics	r3, r2
 80040c4:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d05d      	beq.n	8004186 <pvPortMalloc+0xea>
 80040ca:	4a35      	ldr	r2, [pc, #212]	; (80041a0 <pvPortMalloc+0x104>)
 80040cc:	6816      	ldr	r6, [r2, #0]
 80040ce:	42b3      	cmp	r3, r6
 80040d0:	d859      	bhi.n	8004186 <pvPortMalloc+0xea>
				pxBlock = xStart.pxNextFreeBlock;
 80040d2:	4a34      	ldr	r2, [pc, #208]	; (80041a4 <pvPortMalloc+0x108>)
 80040d4:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040d6:	e027      	b.n	8004128 <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 80040d8:	4a33      	ldr	r2, [pc, #204]	; (80041a8 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80040da:	0753      	lsls	r3, r2, #29
 80040dc:	d01f      	beq.n	800411e <pvPortMalloc+0x82>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80040de:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040e0:	2307      	movs	r3, #7
 80040e2:	4399      	bics	r1, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80040e4:	23c0      	movs	r3, #192	; 0xc0
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	18d3      	adds	r3, r2, r3
 80040ea:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040ec:	000a      	movs	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80040ee:	482d      	ldr	r0, [pc, #180]	; (80041a4 <pvPortMalloc+0x108>)
 80040f0:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80040f2:	2100      	movs	r1, #0
 80040f4:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80040f6:	18d3      	adds	r3, r2, r3
	uxAddress -= xHeapStructSize;
 80040f8:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040fa:	2007      	movs	r0, #7
 80040fc:	4383      	bics	r3, r0
	pxEnd = ( void * ) uxAddress;
 80040fe:	4826      	ldr	r0, [pc, #152]	; (8004198 <pvPortMalloc+0xfc>)
 8004100:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8004102:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004104:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004106:	1a99      	subs	r1, r3, r2
 8004108:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800410a:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800410c:	4b27      	ldr	r3, [pc, #156]	; (80041ac <pvPortMalloc+0x110>)
 800410e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004110:	4b23      	ldr	r3, [pc, #140]	; (80041a0 <pvPortMalloc+0x104>)
 8004112:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004114:	2280      	movs	r2, #128	; 0x80
 8004116:	0612      	lsls	r2, r2, #24
 8004118:	4b20      	ldr	r3, [pc, #128]	; (800419c <pvPortMalloc+0x100>)
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	e7c6      	b.n	80040ac <pvPortMalloc+0x10>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800411e:	23c0      	movs	r3, #192	; 0xc0
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	e7e4      	b.n	80040ee <pvPortMalloc+0x52>
 8004124:	0022      	movs	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8004126:	000c      	movs	r4, r1
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004128:	6861      	ldr	r1, [r4, #4]
 800412a:	428b      	cmp	r3, r1
 800412c:	d902      	bls.n	8004134 <pvPortMalloc+0x98>
 800412e:	6821      	ldr	r1, [r4, #0]
 8004130:	2900      	cmp	r1, #0
 8004132:	d1f7      	bne.n	8004124 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 8004134:	4918      	ldr	r1, [pc, #96]	; (8004198 <pvPortMalloc+0xfc>)
 8004136:	6809      	ldr	r1, [r1, #0]
 8004138:	428c      	cmp	r4, r1
 800413a:	d024      	beq.n	8004186 <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800413c:	6815      	ldr	r5, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800413e:	6821      	ldr	r1, [r4, #0]
 8004140:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004142:	6862      	ldr	r2, [r4, #4]
 8004144:	1ad2      	subs	r2, r2, r3
 8004146:	2a10      	cmp	r2, #16
 8004148:	d908      	bls.n	800415c <pvPortMalloc+0xc0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800414a:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800414c:	0741      	lsls	r1, r0, #29
 800414e:	d001      	beq.n	8004154 <pvPortMalloc+0xb8>
 8004150:	b672      	cpsid	i
 8004152:	e7fe      	b.n	8004152 <pvPortMalloc+0xb6>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004154:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004156:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004158:	f7ff ff76 	bl	8004048 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800415c:	6862      	ldr	r2, [r4, #4]
 800415e:	1ab6      	subs	r6, r6, r2
 8004160:	490f      	ldr	r1, [pc, #60]	; (80041a0 <pvPortMalloc+0x104>)
 8004162:	600e      	str	r6, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004164:	4911      	ldr	r1, [pc, #68]	; (80041ac <pvPortMalloc+0x110>)
 8004166:	6809      	ldr	r1, [r1, #0]
 8004168:	428e      	cmp	r6, r1
 800416a:	d201      	bcs.n	8004170 <pvPortMalloc+0xd4>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800416c:	490f      	ldr	r1, [pc, #60]	; (80041ac <pvPortMalloc+0x110>)
 800416e:	600e      	str	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004170:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004172:	4317      	orrs	r7, r2
 8004174:	6067      	str	r7, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004176:	2300      	movs	r3, #0
 8004178:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 800417a:	f000 fa5f 	bl	800463c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800417e:	076b      	lsls	r3, r5, #29
 8004180:	d008      	beq.n	8004194 <pvPortMalloc+0xf8>
 8004182:	b672      	cpsid	i
 8004184:	e7fe      	b.n	8004184 <pvPortMalloc+0xe8>
	( void ) xTaskResumeAll();
 8004186:	f000 fa59 	bl	800463c <xTaskResumeAll>
 800418a:	2500      	movs	r5, #0
 800418c:	e002      	b.n	8004194 <pvPortMalloc+0xf8>
 800418e:	f000 fa55 	bl	800463c <xTaskResumeAll>
void *pvReturn = NULL;
 8004192:	2500      	movs	r5, #0
}
 8004194:	0028      	movs	r0, r5
 8004196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004198:	20000110 	.word	0x20000110
 800419c:	20000d14 	.word	0x20000d14
 80041a0:	20000d18 	.word	0x20000d18
 80041a4:	20000d20 	.word	0x20000d20
 80041a8:	20000114 	.word	0x20000114
 80041ac:	20000d1c 	.word	0x20000d1c

080041b0 <vPortFree>:
{
 80041b0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80041b2:	2800      	cmp	r0, #0
 80041b4:	d020      	beq.n	80041f8 <vPortFree+0x48>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80041b6:	0003      	movs	r3, r0
 80041b8:	3b08      	subs	r3, #8
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	4a0f      	ldr	r2, [pc, #60]	; (80041fc <vPortFree+0x4c>)
 80041be:	6812      	ldr	r2, [r2, #0]
 80041c0:	421a      	tst	r2, r3
 80041c2:	d101      	bne.n	80041c8 <vPortFree+0x18>
 80041c4:	b672      	cpsid	i
 80041c6:	e7fe      	b.n	80041c6 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80041c8:	0001      	movs	r1, r0
 80041ca:	3908      	subs	r1, #8
 80041cc:	6809      	ldr	r1, [r1, #0]
 80041ce:	2900      	cmp	r1, #0
 80041d0:	d001      	beq.n	80041d6 <vPortFree+0x26>
 80041d2:	b672      	cpsid	i
 80041d4:	e7fe      	b.n	80041d4 <vPortFree+0x24>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80041d6:	3808      	subs	r0, #8
 80041d8:	0004      	movs	r4, r0
 80041da:	4393      	bics	r3, r2
 80041dc:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 80041de:	f000 f99b 	bl	8004518 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80041e2:	4a07      	ldr	r2, [pc, #28]	; (8004200 <vPortFree+0x50>)
 80041e4:	6863      	ldr	r3, [r4, #4]
 80041e6:	6811      	ldr	r1, [r2, #0]
 80041e8:	468c      	mov	ip, r1
 80041ea:	4463      	add	r3, ip
 80041ec:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80041ee:	0020      	movs	r0, r4
 80041f0:	f7ff ff2a 	bl	8004048 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80041f4:	f000 fa22 	bl	800463c <xTaskResumeAll>
}
 80041f8:	bd10      	pop	{r4, pc}
 80041fa:	46c0      	nop			; (mov r8, r8)
 80041fc:	20000d14 	.word	0x20000d14
 8004200:	20000d18 	.word	0x20000d18

08004204 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <prvResetNextTaskUnblockTime+0x24>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d007      	beq.n	800421e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800420e:	4b06      	ldr	r3, [pc, #24]	; (8004228 <prvResetNextTaskUnblockTime+0x24>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	4b04      	ldr	r3, [pc, #16]	; (800422c <prvResetNextTaskUnblockTime+0x28>)
 800421a:	601a      	str	r2, [r3, #0]
	}
}
 800421c:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
 800421e:	2201      	movs	r2, #1
 8004220:	4252      	negs	r2, r2
 8004222:	4b02      	ldr	r3, [pc, #8]	; (800422c <prvResetNextTaskUnblockTime+0x28>)
 8004224:	601a      	str	r2, [r3, #0]
 8004226:	e7f9      	b.n	800421c <prvResetNextTaskUnblockTime+0x18>
 8004228:	20000d2c 	.word	0x20000d2c
 800422c:	20000e04 	.word	0x20000e04

08004230 <prvIdleTask>:
{
 8004230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004232:	46c6      	mov	lr, r8
 8004234:	b500      	push	{lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004236:	4b14      	ldr	r3, [pc, #80]	; (8004288 <prvIdleTask+0x58>)
 8004238:	4698      	mov	r8, r3
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800423a:	4f14      	ldr	r7, [pc, #80]	; (800428c <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 800423c:	4e14      	ldr	r6, [pc, #80]	; (8004290 <prvIdleTask+0x60>)
				--uxDeletedTasksWaitingCleanUp;
 800423e:	001d      	movs	r5, r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004240:	4643      	mov	r3, r8
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d017      	beq.n	8004278 <prvIdleTask+0x48>
			taskENTER_CRITICAL();
 8004248:	f7ff fea4 	bl	8003f94 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004250:	1d20      	adds	r0, r4, #4
 8004252:	f7ff fe0c 	bl	8003e6e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004256:	6833      	ldr	r3, [r6, #0]
 8004258:	3b01      	subs	r3, #1
 800425a:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	3b01      	subs	r3, #1
 8004260:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 8004262:	f7ff fea3 	bl	8003fac <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8004266:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004268:	f7ff ffa2 	bl	80041b0 <vPortFree>
			vPortFree( pxTCB );
 800426c:	0020      	movs	r0, r4
 800426e:	f7ff ff9f 	bl	80041b0 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e7      	bne.n	8004248 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004278:	4b06      	ldr	r3, [pc, #24]	; (8004294 <prvIdleTask+0x64>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d9df      	bls.n	8004240 <prvIdleTask+0x10>
				taskYIELD();
 8004280:	f7ff fe7c 	bl	8003f7c <vPortYield>
 8004284:	e7dc      	b.n	8004240 <prvIdleTask+0x10>
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	20000dc4 	.word	0x20000dc4
 800428c:	20000e38 	.word	0x20000e38
 8004290:	20000dc0 	.word	0x20000dc0
 8004294:	20000d34 	.word	0x20000d34

08004298 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004298:	b570      	push	{r4, r5, r6, lr}
 800429a:	0004      	movs	r4, r0
 800429c:	000d      	movs	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800429e:	4b17      	ldr	r3, [pc, #92]	; (80042fc <prvAddCurrentTaskToDelayedList+0x64>)
 80042a0:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042a2:	4b17      	ldr	r3, [pc, #92]	; (8004300 <prvAddCurrentTaskToDelayedList+0x68>)
 80042a4:	6818      	ldr	r0, [r3, #0]
 80042a6:	3004      	adds	r0, #4
 80042a8:	f7ff fde1 	bl	8003e6e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042ac:	1c63      	adds	r3, r4, #1
 80042ae:	d013      	beq.n	80042d8 <prvAddCurrentTaskToDelayedList+0x40>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042b0:	1934      	adds	r4, r6, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042b2:	4b13      	ldr	r3, [pc, #76]	; (8004300 <prvAddCurrentTaskToDelayedList+0x68>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80042b8:	42a6      	cmp	r6, r4
 80042ba:	d816      	bhi.n	80042ea <prvAddCurrentTaskToDelayedList+0x52>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042bc:	4b11      	ldr	r3, [pc, #68]	; (8004304 <prvAddCurrentTaskToDelayedList+0x6c>)
 80042be:	6818      	ldr	r0, [r3, #0]
 80042c0:	4b0f      	ldr	r3, [pc, #60]	; (8004300 <prvAddCurrentTaskToDelayedList+0x68>)
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	3104      	adds	r1, #4
 80042c6:	f7ff fdbb 	bl	8003e40 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80042ca:	4b0f      	ldr	r3, [pc, #60]	; (8004308 <prvAddCurrentTaskToDelayedList+0x70>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	429c      	cmp	r4, r3
 80042d0:	d212      	bcs.n	80042f8 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80042d2:	4b0d      	ldr	r3, [pc, #52]	; (8004308 <prvAddCurrentTaskToDelayedList+0x70>)
 80042d4:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042d6:	e00f      	b.n	80042f8 <prvAddCurrentTaskToDelayedList+0x60>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042d8:	2d00      	cmp	r5, #0
 80042da:	d0e9      	beq.n	80042b0 <prvAddCurrentTaskToDelayedList+0x18>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042dc:	4b08      	ldr	r3, [pc, #32]	; (8004300 <prvAddCurrentTaskToDelayedList+0x68>)
 80042de:	6819      	ldr	r1, [r3, #0]
 80042e0:	3104      	adds	r1, #4
 80042e2:	480a      	ldr	r0, [pc, #40]	; (800430c <prvAddCurrentTaskToDelayedList+0x74>)
 80042e4:	f7ff fda0 	bl	8003e28 <vListInsertEnd>
 80042e8:	e006      	b.n	80042f8 <prvAddCurrentTaskToDelayedList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042ea:	4b09      	ldr	r3, [pc, #36]	; (8004310 <prvAddCurrentTaskToDelayedList+0x78>)
 80042ec:	6818      	ldr	r0, [r3, #0]
 80042ee:	4b04      	ldr	r3, [pc, #16]	; (8004300 <prvAddCurrentTaskToDelayedList+0x68>)
 80042f0:	6819      	ldr	r1, [r3, #0]
 80042f2:	3104      	adds	r1, #4
 80042f4:	f7ff fda4 	bl	8003e40 <vListInsert>
}
 80042f8:	bd70      	pop	{r4, r5, r6, pc}
 80042fa:	46c0      	nop			; (mov r8, r8)
 80042fc:	20000e4c 	.word	0x20000e4c
 8004300:	20000d28 	.word	0x20000d28
 8004304:	20000d2c 	.word	0x20000d2c
 8004308:	20000e04 	.word	0x20000e04
 800430c:	20000e24 	.word	0x20000e24
 8004310:	20000d30 	.word	0x20000d30

08004314 <xTaskCreate>:
	{
 8004314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004316:	46c6      	mov	lr, r8
 8004318:	b500      	push	{lr}
 800431a:	b082      	sub	sp, #8
 800431c:	9000      	str	r0, [sp, #0]
 800431e:	000f      	movs	r7, r1
 8004320:	9301      	str	r3, [sp, #4]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004322:	0095      	lsls	r5, r2, #2
 8004324:	0028      	movs	r0, r5
 8004326:	f7ff feb9 	bl	800409c <pvPortMalloc>
 800432a:	1e04      	subs	r4, r0, #0
			if( pxStack != NULL )
 800432c:	d100      	bne.n	8004330 <xTaskCreate+0x1c>
 800432e:	e080      	b.n	8004432 <xTaskCreate+0x11e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004330:	2054      	movs	r0, #84	; 0x54
 8004332:	f7ff feb3 	bl	800409c <pvPortMalloc>
 8004336:	1e06      	subs	r6, r0, #0
				if( pxNewTCB != NULL )
 8004338:	d100      	bne.n	800433c <xTaskCreate+0x28>
 800433a:	e077      	b.n	800442c <xTaskCreate+0x118>
					pxNewTCB->pxStack = pxStack;
 800433c:	6304      	str	r4, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800433e:	1f2a      	subs	r2, r5, #4
 8004340:	18a2      	adds	r2, r4, r2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004342:	2307      	movs	r3, #7
 8004344:	439a      	bics	r2, r3
 8004346:	4690      	mov	r8, r2
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004348:	783a      	ldrb	r2, [r7, #0]
 800434a:	332d      	adds	r3, #45	; 0x2d
 800434c:	54c2      	strb	r2, [r0, r3]
		if( pcName[ x ] == 0x00 )
 800434e:	783b      	ldrb	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00c      	beq.n	800436e <xTaskCreate+0x5a>
 8004354:	3701      	adds	r7, #1
 8004356:	0003      	movs	r3, r0
 8004358:	3335      	adds	r3, #53	; 0x35
 800435a:	3044      	adds	r0, #68	; 0x44
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800435c:	783a      	ldrb	r2, [r7, #0]
 800435e:	701a      	strb	r2, [r3, #0]
		if( pcName[ x ] == 0x00 )
 8004360:	783a      	ldrb	r2, [r7, #0]
 8004362:	2a00      	cmp	r2, #0
 8004364:	d003      	beq.n	800436e <xTaskCreate+0x5a>
 8004366:	3701      	adds	r7, #1
 8004368:	3301      	adds	r3, #1
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800436a:	4283      	cmp	r3, r0
 800436c:	d1f6      	bne.n	800435c <xTaskCreate+0x48>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800436e:	2200      	movs	r2, #0
 8004370:	2343      	movs	r3, #67	; 0x43
 8004372:	54f2      	strb	r2, [r6, r3]
 8004374:	9d08      	ldr	r5, [sp, #32]
 8004376:	2d06      	cmp	r5, #6
 8004378:	d900      	bls.n	800437c <xTaskCreate+0x68>
 800437a:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 800437c:	62f5      	str	r5, [r6, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800437e:	6475      	str	r5, [r6, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004380:	2400      	movs	r4, #0
 8004382:	64b4      	str	r4, [r6, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004384:	1d37      	adds	r7, r6, #4
 8004386:	0038      	movs	r0, r7
 8004388:	f7ff fd4b 	bl	8003e22 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800438c:	0030      	movs	r0, r6
 800438e:	3018      	adds	r0, #24
 8004390:	f7ff fd47 	bl	8003e22 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004394:	6136      	str	r6, [r6, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004396:	2307      	movs	r3, #7
 8004398:	1b5b      	subs	r3, r3, r5
 800439a:	61b3      	str	r3, [r6, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800439c:	6276      	str	r6, [r6, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800439e:	64f4      	str	r4, [r6, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043a0:	2350      	movs	r3, #80	; 0x50
 80043a2:	54f4      	strb	r4, [r6, r3]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043a4:	9a01      	ldr	r2, [sp, #4]
 80043a6:	9900      	ldr	r1, [sp, #0]
 80043a8:	4640      	mov	r0, r8
 80043aa:	f7ff fda3 	bl	8003ef4 <pxPortInitialiseStack>
 80043ae:	6030      	str	r0, [r6, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80043b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d000      	beq.n	80043b8 <xTaskCreate+0xa4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043b6:	601e      	str	r6, [r3, #0]
	taskENTER_CRITICAL();
 80043b8:	f7ff fdec 	bl	8003f94 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80043bc:	4a32      	ldr	r2, [pc, #200]	; (8004488 <xTaskCreate+0x174>)
 80043be:	6813      	ldr	r3, [r2, #0]
 80043c0:	3301      	adds	r3, #1
 80043c2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80043c4:	4b31      	ldr	r3, [pc, #196]	; (800448c <xTaskCreate+0x178>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d035      	beq.n	8004438 <xTaskCreate+0x124>
			if( xSchedulerRunning == pdFALSE )
 80043cc:	4b30      	ldr	r3, [pc, #192]	; (8004490 <xTaskCreate+0x17c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d107      	bne.n	80043e4 <xTaskCreate+0xd0>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043d4:	4b2d      	ldr	r3, [pc, #180]	; (800448c <xTaskCreate+0x178>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043da:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80043dc:	4293      	cmp	r3, r2
 80043de:	d801      	bhi.n	80043e4 <xTaskCreate+0xd0>
					pxCurrentTCB = pxNewTCB;
 80043e0:	4b2a      	ldr	r3, [pc, #168]	; (800448c <xTaskCreate+0x178>)
 80043e2:	601e      	str	r6, [r3, #0]
		uxTaskNumber++;
 80043e4:	4a2b      	ldr	r2, [pc, #172]	; (8004494 <xTaskCreate+0x180>)
 80043e6:	6813      	ldr	r3, [r2, #0]
 80043e8:	3301      	adds	r3, #1
 80043ea:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80043ec:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80043ee:	4a2a      	ldr	r2, [pc, #168]	; (8004498 <xTaskCreate+0x184>)
 80043f0:	6812      	ldr	r2, [r2, #0]
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d901      	bls.n	80043fa <xTaskCreate+0xe6>
 80043f6:	4a28      	ldr	r2, [pc, #160]	; (8004498 <xTaskCreate+0x184>)
 80043f8:	6013      	str	r3, [r2, #0]
 80043fa:	0098      	lsls	r0, r3, #2
 80043fc:	18c0      	adds	r0, r0, r3
 80043fe:	0080      	lsls	r0, r0, #2
 8004400:	4b26      	ldr	r3, [pc, #152]	; (800449c <xTaskCreate+0x188>)
 8004402:	1818      	adds	r0, r3, r0
 8004404:	0039      	movs	r1, r7
 8004406:	f7ff fd0f 	bl	8003e28 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800440a:	f7ff fdcf 	bl	8003fac <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <xTaskCreate+0x17c>)
 8004410:	681b      	ldr	r3, [r3, #0]
			xReturn = pdPASS;
 8004412:	2001      	movs	r0, #1
	if( xSchedulerRunning != pdFALSE )
 8004414:	2b00      	cmp	r3, #0
 8004416:	d005      	beq.n	8004424 <xTaskCreate+0x110>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004418:	4b1c      	ldr	r3, [pc, #112]	; (800448c <xTaskCreate+0x178>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004420:	429a      	cmp	r2, r3
 8004422:	d32d      	bcc.n	8004480 <xTaskCreate+0x16c>
	}
 8004424:	b002      	add	sp, #8
 8004426:	bc04      	pop	{r2}
 8004428:	4690      	mov	r8, r2
 800442a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 800442c:	0020      	movs	r0, r4
 800442e:	f7ff febf 	bl	80041b0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004432:	2001      	movs	r0, #1
 8004434:	4240      	negs	r0, r0
 8004436:	e7f5      	b.n	8004424 <xTaskCreate+0x110>
			pxCurrentTCB = pxNewTCB;
 8004438:	4b14      	ldr	r3, [pc, #80]	; (800448c <xTaskCreate+0x178>)
 800443a:	601e      	str	r6, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800443c:	6813      	ldr	r3, [r2, #0]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d1d0      	bne.n	80043e4 <xTaskCreate+0xd0>
 8004442:	4c16      	ldr	r4, [pc, #88]	; (800449c <xTaskCreate+0x188>)
 8004444:	0025      	movs	r5, r4
 8004446:	358c      	adds	r5, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004448:	0020      	movs	r0, r4
 800444a:	f7ff fcdf 	bl	8003e0c <vListInitialise>
 800444e:	3414      	adds	r4, #20
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004450:	42a5      	cmp	r5, r4
 8004452:	d1f9      	bne.n	8004448 <xTaskCreate+0x134>
	vListInitialise( &xDelayedTaskList1 );
 8004454:	4d12      	ldr	r5, [pc, #72]	; (80044a0 <xTaskCreate+0x18c>)
 8004456:	0028      	movs	r0, r5
 8004458:	f7ff fcd8 	bl	8003e0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800445c:	4c11      	ldr	r4, [pc, #68]	; (80044a4 <xTaskCreate+0x190>)
 800445e:	0020      	movs	r0, r4
 8004460:	f7ff fcd4 	bl	8003e0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004464:	4810      	ldr	r0, [pc, #64]	; (80044a8 <xTaskCreate+0x194>)
 8004466:	f7ff fcd1 	bl	8003e0c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800446a:	4810      	ldr	r0, [pc, #64]	; (80044ac <xTaskCreate+0x198>)
 800446c:	f7ff fcce 	bl	8003e0c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8004470:	480f      	ldr	r0, [pc, #60]	; (80044b0 <xTaskCreate+0x19c>)
 8004472:	f7ff fccb 	bl	8003e0c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004476:	4b0f      	ldr	r3, [pc, #60]	; (80044b4 <xTaskCreate+0x1a0>)
 8004478:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800447a:	4b0f      	ldr	r3, [pc, #60]	; (80044b8 <xTaskCreate+0x1a4>)
 800447c:	601c      	str	r4, [r3, #0]
 800447e:	e7b1      	b.n	80043e4 <xTaskCreate+0xd0>
			taskYIELD_IF_USING_PREEMPTION();
 8004480:	f7ff fd7c 	bl	8003f7c <vPortYield>
			xReturn = pdPASS;
 8004484:	2001      	movs	r0, #1
 8004486:	e7cd      	b.n	8004424 <xTaskCreate+0x110>
 8004488:	20000dc0 	.word	0x20000dc0
 800448c:	20000d28 	.word	0x20000d28
 8004490:	20000e20 	.word	0x20000e20
 8004494:	20000dd0 	.word	0x20000dd0
 8004498:	20000dd4 	.word	0x20000dd4
 800449c:	20000d34 	.word	0x20000d34
 80044a0:	20000dd8 	.word	0x20000dd8
 80044a4:	20000dec 	.word	0x20000dec
 80044a8:	20000e0c 	.word	0x20000e0c
 80044ac:	20000e38 	.word	0x20000e38
 80044b0:	20000e24 	.word	0x20000e24
 80044b4:	20000d2c 	.word	0x20000d2c
 80044b8:	20000d30 	.word	0x20000d30

080044bc <vTaskStartScheduler>:
{
 80044bc:	b500      	push	{lr}
 80044be:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
 80044c0:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <vTaskStartScheduler+0x44>)
 80044c2:	9301      	str	r3, [sp, #4]
 80044c4:	2300      	movs	r3, #0
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	2280      	movs	r2, #128	; 0x80
 80044ca:	490e      	ldr	r1, [pc, #56]	; (8004504 <vTaskStartScheduler+0x48>)
 80044cc:	480e      	ldr	r0, [pc, #56]	; (8004508 <vTaskStartScheduler+0x4c>)
 80044ce:	f7ff ff21 	bl	8004314 <xTaskCreate>
	if( xReturn == pdPASS )
 80044d2:	2801      	cmp	r0, #1
 80044d4:	d003      	beq.n	80044de <vTaskStartScheduler+0x22>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80044d6:	1c43      	adds	r3, r0, #1
 80044d8:	d00f      	beq.n	80044fa <vTaskStartScheduler+0x3e>
}
 80044da:	b003      	add	sp, #12
 80044dc:	bd00      	pop	{pc}
		portDISABLE_INTERRUPTS();
 80044de:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 80044e0:	2201      	movs	r2, #1
 80044e2:	4252      	negs	r2, r2
 80044e4:	4b09      	ldr	r3, [pc, #36]	; (800450c <vTaskStartScheduler+0x50>)
 80044e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80044e8:	3202      	adds	r2, #2
 80044ea:	4b09      	ldr	r3, [pc, #36]	; (8004510 <vTaskStartScheduler+0x54>)
 80044ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80044ee:	2200      	movs	r2, #0
 80044f0:	4b08      	ldr	r3, [pc, #32]	; (8004514 <vTaskStartScheduler+0x58>)
 80044f2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80044f4:	f7ff fd10 	bl	8003f18 <xPortStartScheduler>
 80044f8:	e7ef      	b.n	80044da <vTaskStartScheduler+0x1e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80044fa:	b672      	cpsid	i
 80044fc:	e7fe      	b.n	80044fc <vTaskStartScheduler+0x40>
 80044fe:	46c0      	nop			; (mov r8, r8)
 8004500:	20000e00 	.word	0x20000e00
 8004504:	08004bf8 	.word	0x08004bf8
 8004508:	08004231 	.word	0x08004231
 800450c:	20000e04 	.word	0x20000e04
 8004510:	20000e20 	.word	0x20000e20
 8004514:	20000e4c 	.word	0x20000e4c

08004518 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004518:	4a02      	ldr	r2, [pc, #8]	; (8004524 <vTaskSuspendAll+0xc>)
 800451a:	6813      	ldr	r3, [r2, #0]
 800451c:	3301      	adds	r3, #1
 800451e:	6013      	str	r3, [r2, #0]
}
 8004520:	4770      	bx	lr
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	20000dcc 	.word	0x20000dcc

08004528 <xTaskIncrementTick>:
{
 8004528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800452a:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800452c:	4b38      	ldr	r3, [pc, #224]	; (8004610 <xTaskIncrementTick+0xe8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d160      	bne.n	80045f6 <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004534:	4b37      	ldr	r3, [pc, #220]	; (8004614 <xTaskIncrementTick+0xec>)
 8004536:	681f      	ldr	r7, [r3, #0]
 8004538:	3701      	adds	r7, #1
		xTickCount = xConstTickCount;
 800453a:	601f      	str	r7, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800453c:	2f00      	cmp	r7, #0
 800453e:	d112      	bne.n	8004566 <xTaskIncrementTick+0x3e>
			taskSWITCH_DELAYED_LISTS();
 8004540:	4b35      	ldr	r3, [pc, #212]	; (8004618 <xTaskIncrementTick+0xf0>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <xTaskIncrementTick+0x26>
 800454a:	b672      	cpsid	i
 800454c:	e7fe      	b.n	800454c <xTaskIncrementTick+0x24>
 800454e:	4a32      	ldr	r2, [pc, #200]	; (8004618 <xTaskIncrementTick+0xf0>)
 8004550:	6811      	ldr	r1, [r2, #0]
 8004552:	4b32      	ldr	r3, [pc, #200]	; (800461c <xTaskIncrementTick+0xf4>)
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	6010      	str	r0, [r2, #0]
 8004558:	6019      	str	r1, [r3, #0]
 800455a:	4a31      	ldr	r2, [pc, #196]	; (8004620 <xTaskIncrementTick+0xf8>)
 800455c:	6813      	ldr	r3, [r2, #0]
 800455e:	3301      	adds	r3, #1
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	f7ff fe4f 	bl	8004204 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004566:	4b2f      	ldr	r3, [pc, #188]	; (8004624 <xTaskIncrementTick+0xfc>)
 8004568:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800456a:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 800456c:	429f      	cmp	r7, r3
 800456e:	d333      	bcc.n	80045d8 <xTaskIncrementTick+0xb0>
 8004570:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004572:	4e29      	ldr	r6, [pc, #164]	; (8004618 <xTaskIncrementTick+0xf0>)
 8004574:	6833      	ldr	r3, [r6, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d029      	beq.n	80045d0 <xTaskIncrementTick+0xa8>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800457c:	4b26      	ldr	r3, [pc, #152]	; (8004618 <xTaskIncrementTick+0xf0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004584:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8004586:	429f      	cmp	r7, r3
 8004588:	d332      	bcc.n	80045f0 <xTaskIncrementTick+0xc8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800458a:	1d2b      	adds	r3, r5, #4
 800458c:	9301      	str	r3, [sp, #4]
 800458e:	0018      	movs	r0, r3
 8004590:	f7ff fc6d 	bl	8003e6e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004594:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800459a:	0028      	movs	r0, r5
 800459c:	3018      	adds	r0, #24
 800459e:	f7ff fc66 	bl	8003e6e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80045a2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80045a4:	4a20      	ldr	r2, [pc, #128]	; (8004628 <xTaskIncrementTick+0x100>)
 80045a6:	6812      	ldr	r2, [r2, #0]
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d901      	bls.n	80045b0 <xTaskIncrementTick+0x88>
 80045ac:	4a1e      	ldr	r2, [pc, #120]	; (8004628 <xTaskIncrementTick+0x100>)
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	0098      	lsls	r0, r3, #2
 80045b2:	18c0      	adds	r0, r0, r3
 80045b4:	0080      	lsls	r0, r0, #2
 80045b6:	4b1d      	ldr	r3, [pc, #116]	; (800462c <xTaskIncrementTick+0x104>)
 80045b8:	1818      	adds	r0, r3, r0
 80045ba:	9901      	ldr	r1, [sp, #4]
 80045bc:	f7ff fc34 	bl	8003e28 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045c0:	4b1b      	ldr	r3, [pc, #108]	; (8004630 <xTaskIncrementTick+0x108>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d3d3      	bcc.n	8004574 <xTaskIncrementTick+0x4c>
							xSwitchRequired = pdTRUE;
 80045cc:	2401      	movs	r4, #1
 80045ce:	e7d1      	b.n	8004574 <xTaskIncrementTick+0x4c>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045d0:	2201      	movs	r2, #1
 80045d2:	4252      	negs	r2, r2
 80045d4:	4b13      	ldr	r3, [pc, #76]	; (8004624 <xTaskIncrementTick+0xfc>)
 80045d6:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80045d8:	4b15      	ldr	r3, [pc, #84]	; (8004630 <xTaskIncrementTick+0x108>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045de:	0093      	lsls	r3, r2, #2
 80045e0:	189b      	adds	r3, r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4a11      	ldr	r2, [pc, #68]	; (800462c <xTaskIncrementTick+0x104>)
 80045e6:	589b      	ldr	r3, [r3, r2]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d909      	bls.n	8004600 <xTaskIncrementTick+0xd8>
				xSwitchRequired = pdTRUE;
 80045ec:	2401      	movs	r4, #1
 80045ee:	e007      	b.n	8004600 <xTaskIncrementTick+0xd8>
						xNextTaskUnblockTime = xItemValue;
 80045f0:	4a0c      	ldr	r2, [pc, #48]	; (8004624 <xTaskIncrementTick+0xfc>)
 80045f2:	6013      	str	r3, [r2, #0]
						break;
 80045f4:	e7f0      	b.n	80045d8 <xTaskIncrementTick+0xb0>
		++uxPendedTicks;
 80045f6:	4a0f      	ldr	r2, [pc, #60]	; (8004634 <xTaskIncrementTick+0x10c>)
 80045f8:	6813      	ldr	r3, [r2, #0]
 80045fa:	3301      	adds	r3, #1
 80045fc:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80045fe:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8004600:	4b0d      	ldr	r3, [pc, #52]	; (8004638 <xTaskIncrementTick+0x110>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d000      	beq.n	800460a <xTaskIncrementTick+0xe2>
			xSwitchRequired = pdTRUE;
 8004608:	2401      	movs	r4, #1
}
 800460a:	0020      	movs	r0, r4
 800460c:	b003      	add	sp, #12
 800460e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004610:	20000dcc 	.word	0x20000dcc
 8004614:	20000e4c 	.word	0x20000e4c
 8004618:	20000d2c 	.word	0x20000d2c
 800461c:	20000d30 	.word	0x20000d30
 8004620:	20000e08 	.word	0x20000e08
 8004624:	20000e04 	.word	0x20000e04
 8004628:	20000dd4 	.word	0x20000dd4
 800462c:	20000d34 	.word	0x20000d34
 8004630:	20000d28 	.word	0x20000d28
 8004634:	20000dc8 	.word	0x20000dc8
 8004638:	20000e50 	.word	0x20000e50

0800463c <xTaskResumeAll>:
{
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 800463e:	4b30      	ldr	r3, [pc, #192]	; (8004700 <xTaskResumeAll+0xc4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <xTaskResumeAll+0xe>
 8004646:	b672      	cpsid	i
 8004648:	e7fe      	b.n	8004648 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 800464a:	f7ff fca3 	bl	8003f94 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800464e:	4b2c      	ldr	r3, [pc, #176]	; (8004700 <xTaskResumeAll+0xc4>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	3a01      	subs	r2, #1
 8004654:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004656:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
 8004658:	2400      	movs	r4, #0
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800465a:	2b00      	cmp	r3, #0
 800465c:	d103      	bne.n	8004666 <xTaskResumeAll+0x2a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800465e:	4b29      	ldr	r3, [pc, #164]	; (8004704 <xTaskResumeAll+0xc8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d103      	bne.n	800466e <xTaskResumeAll+0x32>
	taskEXIT_CRITICAL();
 8004666:	f7ff fca1 	bl	8003fac <vPortExitCritical>
}
 800466a:	0020      	movs	r0, r4
 800466c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800466e:	4e26      	ldr	r6, [pc, #152]	; (8004708 <xTaskResumeAll+0xcc>)
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004670:	0037      	movs	r7, r6
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004672:	6833      	ldr	r3, [r6, #0]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d022      	beq.n	80046be <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800467c:	0020      	movs	r0, r4
 800467e:	3018      	adds	r0, #24
 8004680:	f7ff fbf5 	bl	8003e6e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004684:	1d25      	adds	r5, r4, #4
 8004686:	0028      	movs	r0, r5
 8004688:	f7ff fbf1 	bl	8003e6e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800468c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800468e:	4a1f      	ldr	r2, [pc, #124]	; (800470c <xTaskResumeAll+0xd0>)
 8004690:	6812      	ldr	r2, [r2, #0]
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <xTaskResumeAll+0x5e>
 8004696:	4a1d      	ldr	r2, [pc, #116]	; (800470c <xTaskResumeAll+0xd0>)
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	0098      	lsls	r0, r3, #2
 800469c:	18c0      	adds	r0, r0, r3
 800469e:	0080      	lsls	r0, r0, #2
 80046a0:	4b1b      	ldr	r3, [pc, #108]	; (8004710 <xTaskResumeAll+0xd4>)
 80046a2:	1818      	adds	r0, r3, r0
 80046a4:	0029      	movs	r1, r5
 80046a6:	f7ff fbbf 	bl	8003e28 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046aa:	4b1a      	ldr	r3, [pc, #104]	; (8004714 <xTaskResumeAll+0xd8>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d3dd      	bcc.n	8004672 <xTaskResumeAll+0x36>
						xYieldPending = pdTRUE;
 80046b6:	2201      	movs	r2, #1
 80046b8:	4b17      	ldr	r3, [pc, #92]	; (8004718 <xTaskResumeAll+0xdc>)
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	e7d9      	b.n	8004672 <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
 80046be:	2c00      	cmp	r4, #0
 80046c0:	d001      	beq.n	80046c6 <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
 80046c2:	f7ff fd9f 	bl	8004204 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80046c6:	4b15      	ldr	r3, [pc, #84]	; (800471c <xTaskResumeAll+0xe0>)
 80046c8:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80046ca:	2c00      	cmp	r4, #0
 80046cc:	d00e      	beq.n	80046ec <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 80046ce:	4e12      	ldr	r6, [pc, #72]	; (8004718 <xTaskResumeAll+0xdc>)
 80046d0:	2501      	movs	r5, #1
 80046d2:	e002      	b.n	80046da <xTaskResumeAll+0x9e>
							--uxPendedCounts;
 80046d4:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80046d6:	2c00      	cmp	r4, #0
 80046d8:	d005      	beq.n	80046e6 <xTaskResumeAll+0xaa>
							if( xTaskIncrementTick() != pdFALSE )
 80046da:	f7ff ff25 	bl	8004528 <xTaskIncrementTick>
 80046de:	2800      	cmp	r0, #0
 80046e0:	d0f8      	beq.n	80046d4 <xTaskResumeAll+0x98>
								xYieldPending = pdTRUE;
 80046e2:	6035      	str	r5, [r6, #0]
 80046e4:	e7f6      	b.n	80046d4 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 80046e6:	2200      	movs	r2, #0
 80046e8:	4b0c      	ldr	r3, [pc, #48]	; (800471c <xTaskResumeAll+0xe0>)
 80046ea:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 80046ec:	4b0a      	ldr	r3, [pc, #40]	; (8004718 <xTaskResumeAll+0xdc>)
 80046ee:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
 80046f0:	2400      	movs	r4, #0
				if( xYieldPending != pdFALSE )
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0b7      	beq.n	8004666 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80046f6:	f7ff fc41 	bl	8003f7c <vPortYield>
						xAlreadyYielded = pdTRUE;
 80046fa:	3401      	adds	r4, #1
 80046fc:	e7b3      	b.n	8004666 <xTaskResumeAll+0x2a>
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	20000dcc 	.word	0x20000dcc
 8004704:	20000dc0 	.word	0x20000dc0
 8004708:	20000e0c 	.word	0x20000e0c
 800470c:	20000dd4 	.word	0x20000dd4
 8004710:	20000d34 	.word	0x20000d34
 8004714:	20000d28 	.word	0x20000d28
 8004718:	20000e50 	.word	0x20000e50
 800471c:	20000dc8 	.word	0x20000dc8

08004720 <vTaskDelay>:
	{
 8004720:	b510      	push	{r4, lr}
 8004722:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004724:	d00f      	beq.n	8004746 <vTaskDelay+0x26>
			configASSERT( uxSchedulerSuspended == 0 );
 8004726:	4b09      	ldr	r3, [pc, #36]	; (800474c <vTaskDelay+0x2c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <vTaskDelay+0x12>
 800472e:	b672      	cpsid	i
 8004730:	e7fe      	b.n	8004730 <vTaskDelay+0x10>
			vTaskSuspendAll();
 8004732:	f7ff fef1 	bl	8004518 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004736:	2100      	movs	r1, #0
 8004738:	0020      	movs	r0, r4
 800473a:	f7ff fdad 	bl	8004298 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800473e:	f7ff ff7d 	bl	800463c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004742:	2800      	cmp	r0, #0
 8004744:	d101      	bne.n	800474a <vTaskDelay+0x2a>
			portYIELD_WITHIN_API();
 8004746:	f7ff fc19 	bl	8003f7c <vPortYield>
	}
 800474a:	bd10      	pop	{r4, pc}
 800474c:	20000dcc 	.word	0x20000dcc

08004750 <vTaskSwitchContext>:
{
 8004750:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004752:	4b21      	ldr	r3, [pc, #132]	; (80047d8 <vTaskSwitchContext+0x88>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d118      	bne.n	800478c <vTaskSwitchContext+0x3c>
		xYieldPending = pdFALSE;
 800475a:	2200      	movs	r2, #0
 800475c:	4b1f      	ldr	r3, [pc, #124]	; (80047dc <vTaskSwitchContext+0x8c>)
 800475e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004760:	4b1f      	ldr	r3, [pc, #124]	; (80047e0 <vTaskSwitchContext+0x90>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	009a      	lsls	r2, r3, #2
 8004766:	18d2      	adds	r2, r2, r3
 8004768:	0092      	lsls	r2, r2, #2
 800476a:	491e      	ldr	r1, [pc, #120]	; (80047e4 <vTaskSwitchContext+0x94>)
 800476c:	5852      	ldr	r2, [r2, r1]
 800476e:	2a00      	cmp	r2, #0
 8004770:	d110      	bne.n	8004794 <vTaskSwitchContext+0x44>
 8004772:	2b00      	cmp	r3, #0
 8004774:	d008      	beq.n	8004788 <vTaskSwitchContext+0x38>
 8004776:	3b01      	subs	r3, #1
 8004778:	009a      	lsls	r2, r3, #2
 800477a:	18d2      	adds	r2, r2, r3
 800477c:	0092      	lsls	r2, r2, #2
 800477e:	5852      	ldr	r2, [r2, r1]
 8004780:	2a00      	cmp	r2, #0
 8004782:	d107      	bne.n	8004794 <vTaskSwitchContext+0x44>
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1f6      	bne.n	8004776 <vTaskSwitchContext+0x26>
 8004788:	b672      	cpsid	i
 800478a:	e7fe      	b.n	800478a <vTaskSwitchContext+0x3a>
		xYieldPending = pdTRUE;
 800478c:	2201      	movs	r2, #1
 800478e:	4b13      	ldr	r3, [pc, #76]	; (80047dc <vTaskSwitchContext+0x8c>)
 8004790:	601a      	str	r2, [r3, #0]
}
 8004792:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004794:	4813      	ldr	r0, [pc, #76]	; (80047e4 <vTaskSwitchContext+0x94>)
 8004796:	009a      	lsls	r2, r3, #2
 8004798:	18d1      	adds	r1, r2, r3
 800479a:	0089      	lsls	r1, r1, #2
 800479c:	1841      	adds	r1, r0, r1
 800479e:	684c      	ldr	r4, [r1, #4]
 80047a0:	6864      	ldr	r4, [r4, #4]
 80047a2:	604c      	str	r4, [r1, #4]
 80047a4:	18d2      	adds	r2, r2, r3
 80047a6:	0092      	lsls	r2, r2, #2
 80047a8:	3208      	adds	r2, #8
 80047aa:	1882      	adds	r2, r0, r2
 80047ac:	4294      	cmp	r4, r2
 80047ae:	d00b      	beq.n	80047c8 <vTaskSwitchContext+0x78>
 80047b0:	009a      	lsls	r2, r3, #2
 80047b2:	18d2      	adds	r2, r2, r3
 80047b4:	0092      	lsls	r2, r2, #2
 80047b6:	490b      	ldr	r1, [pc, #44]	; (80047e4 <vTaskSwitchContext+0x94>)
 80047b8:	188a      	adds	r2, r1, r2
 80047ba:	6852      	ldr	r2, [r2, #4]
 80047bc:	68d1      	ldr	r1, [r2, #12]
 80047be:	4a0a      	ldr	r2, [pc, #40]	; (80047e8 <vTaskSwitchContext+0x98>)
 80047c0:	6011      	str	r1, [r2, #0]
 80047c2:	4a07      	ldr	r2, [pc, #28]	; (80047e0 <vTaskSwitchContext+0x90>)
 80047c4:	6013      	str	r3, [r2, #0]
}
 80047c6:	e7e4      	b.n	8004792 <vTaskSwitchContext+0x42>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80047c8:	6860      	ldr	r0, [r4, #4]
 80047ca:	009a      	lsls	r2, r3, #2
 80047cc:	18d2      	adds	r2, r2, r3
 80047ce:	0092      	lsls	r2, r2, #2
 80047d0:	4904      	ldr	r1, [pc, #16]	; (80047e4 <vTaskSwitchContext+0x94>)
 80047d2:	188a      	adds	r2, r1, r2
 80047d4:	6050      	str	r0, [r2, #4]
 80047d6:	e7eb      	b.n	80047b0 <vTaskSwitchContext+0x60>
 80047d8:	20000dcc 	.word	0x20000dcc
 80047dc:	20000e50 	.word	0x20000e50
 80047e0:	20000dd4 	.word	0x20000dd4
 80047e4:	20000d34 	.word	0x20000d34
 80047e8:	20000d28 	.word	0x20000d28

080047ec <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80047ec:	4b05      	ldr	r3, [pc, #20]	; (8004804 <xTaskGetSchedulerState+0x18>)
 80047ee:	681b      	ldr	r3, [r3, #0]
			xReturn = taskSCHEDULER_NOT_STARTED;
 80047f0:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d004      	beq.n	8004800 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047f6:	4b04      	ldr	r3, [pc, #16]	; (8004808 <xTaskGetSchedulerState+0x1c>)
 80047f8:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 80047fa:	4243      	negs	r3, r0
 80047fc:	4158      	adcs	r0, r3
 80047fe:	0040      	lsls	r0, r0, #1
	}
 8004800:	4770      	bx	lr
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	20000e20 	.word	0x20000e20
 8004808:	20000dcc 	.word	0x20000dcc

0800480c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 800480c:	480d      	ldr	r0, [pc, #52]	; (8004844 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800480e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004810:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004812:	e003      	b.n	800481c <LoopCopyDataInit>

08004814 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004814:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8004816:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004818:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800481a:	3104      	adds	r1, #4

0800481c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800481c:	480b      	ldr	r0, [pc, #44]	; (800484c <LoopForever+0xa>)
  ldr  r3, =_edata
 800481e:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <LoopForever+0xe>)
  adds  r2, r0, r1
 8004820:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004822:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004824:	d3f6      	bcc.n	8004814 <CopyDataInit>
  ldr  r2, =_sbss
 8004826:	4a0b      	ldr	r2, [pc, #44]	; (8004854 <LoopForever+0x12>)
  b  LoopFillZerobss
 8004828:	e002      	b.n	8004830 <LoopFillZerobss>

0800482a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800482a:	2300      	movs	r3, #0
  str  r3, [r2]
 800482c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800482e:	3204      	adds	r2, #4

08004830 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <LoopForever+0x16>)
  cmp  r2, r3
 8004832:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004834:	d3f9      	bcc.n	800482a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004836:	f7fc fbad 	bl	8000f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800483a:	f000 f811 	bl	8004860 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800483e:	f7fc f8f1 	bl	8000a24 <main>

08004842 <LoopForever>:

LoopForever:
    b LoopForever
 8004842:	e7fe      	b.n	8004842 <LoopForever>
  ldr   r0, =_estack
 8004844:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8004848:	08004c10 	.word	0x08004c10
  ldr  r0, =_sdata
 800484c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004850:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8004854:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8004858:	200012a8 	.word	0x200012a8

0800485c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800485c:	e7fe      	b.n	800485c <ADC1_COMP_IRQHandler>
	...

08004860 <__libc_init_array>:
 8004860:	b570      	push	{r4, r5, r6, lr}
 8004862:	2600      	movs	r6, #0
 8004864:	4d0c      	ldr	r5, [pc, #48]	; (8004898 <__libc_init_array+0x38>)
 8004866:	4c0d      	ldr	r4, [pc, #52]	; (800489c <__libc_init_array+0x3c>)
 8004868:	1b64      	subs	r4, r4, r5
 800486a:	10a4      	asrs	r4, r4, #2
 800486c:	42a6      	cmp	r6, r4
 800486e:	d109      	bne.n	8004884 <__libc_init_array+0x24>
 8004870:	2600      	movs	r6, #0
 8004872:	f000 f83b 	bl	80048ec <_init>
 8004876:	4d0a      	ldr	r5, [pc, #40]	; (80048a0 <__libc_init_array+0x40>)
 8004878:	4c0a      	ldr	r4, [pc, #40]	; (80048a4 <__libc_init_array+0x44>)
 800487a:	1b64      	subs	r4, r4, r5
 800487c:	10a4      	asrs	r4, r4, #2
 800487e:	42a6      	cmp	r6, r4
 8004880:	d105      	bne.n	800488e <__libc_init_array+0x2e>
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	00b3      	lsls	r3, r6, #2
 8004886:	58eb      	ldr	r3, [r5, r3]
 8004888:	4798      	blx	r3
 800488a:	3601      	adds	r6, #1
 800488c:	e7ee      	b.n	800486c <__libc_init_array+0xc>
 800488e:	00b3      	lsls	r3, r6, #2
 8004890:	58eb      	ldr	r3, [r5, r3]
 8004892:	4798      	blx	r3
 8004894:	3601      	adds	r6, #1
 8004896:	e7f2      	b.n	800487e <__libc_init_array+0x1e>
 8004898:	08004c08 	.word	0x08004c08
 800489c:	08004c08 	.word	0x08004c08
 80048a0:	08004c08 	.word	0x08004c08
 80048a4:	08004c0c 	.word	0x08004c0c

080048a8 <memcpy>:
 80048a8:	2300      	movs	r3, #0
 80048aa:	b510      	push	{r4, lr}
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d100      	bne.n	80048b2 <memcpy+0xa>
 80048b0:	bd10      	pop	{r4, pc}
 80048b2:	5ccc      	ldrb	r4, [r1, r3]
 80048b4:	54c4      	strb	r4, [r0, r3]
 80048b6:	3301      	adds	r3, #1
 80048b8:	e7f8      	b.n	80048ac <memcpy+0x4>

080048ba <memset>:
 80048ba:	0003      	movs	r3, r0
 80048bc:	1882      	adds	r2, r0, r2
 80048be:	4293      	cmp	r3, r2
 80048c0:	d100      	bne.n	80048c4 <memset+0xa>
 80048c2:	4770      	bx	lr
 80048c4:	7019      	strb	r1, [r3, #0]
 80048c6:	3301      	adds	r3, #1
 80048c8:	e7f9      	b.n	80048be <memset+0x4>

080048ca <strncmp>:
 80048ca:	2300      	movs	r3, #0
 80048cc:	b530      	push	{r4, r5, lr}
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d00a      	beq.n	80048e8 <strncmp+0x1e>
 80048d2:	3a01      	subs	r2, #1
 80048d4:	5cc4      	ldrb	r4, [r0, r3]
 80048d6:	5ccd      	ldrb	r5, [r1, r3]
 80048d8:	42ac      	cmp	r4, r5
 80048da:	d104      	bne.n	80048e6 <strncmp+0x1c>
 80048dc:	429a      	cmp	r2, r3
 80048de:	d002      	beq.n	80048e6 <strncmp+0x1c>
 80048e0:	3301      	adds	r3, #1
 80048e2:	2c00      	cmp	r4, #0
 80048e4:	d1f6      	bne.n	80048d4 <strncmp+0xa>
 80048e6:	1b63      	subs	r3, r4, r5
 80048e8:	0018      	movs	r0, r3
 80048ea:	bd30      	pop	{r4, r5, pc}

080048ec <_init>:
 80048ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ee:	46c0      	nop			; (mov r8, r8)
 80048f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048f2:	bc08      	pop	{r3}
 80048f4:	469e      	mov	lr, r3
 80048f6:	4770      	bx	lr

080048f8 <_fini>:
 80048f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048fe:	bc08      	pop	{r3}
 8004900:	469e      	mov	lr, r3
 8004902:	4770      	bx	lr
