$date
	Sun Oct 23 01:48:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#394381
b111 !
1"
#394382
b111 &
b111 %
1$
#394383
0"
#394386
b10110 &
b10110 %
#394390
b1011 &
b1011 %
#394394
b100010 &
b100010 %
#394398
b10001 &
b10001 %
#394402
b110100 &
b110100 %
#394406
b11010 &
b11010 %
#394410
b1101 &
b1101 %
#394414
b101000 &
b101000 %
#394418
b10100 &
b10100 %
#394422
b1010 &
b1010 %
#394426
b101 &
b101 %
#394430
b10000 &
b10000 %
#394434
b1000 &
b1000 %
#394438
b100 &
b100 %
#394442
b10 &
b10 %
#394446
b1 &
1#
b1 %
#394450
b0 &
b0 %
0#
0$
#1322688
b10 !
1"
#1322690
b10 &
b10 %
1$
#1322691
0"
#1322694
b1 &
1#
b1 %
#1322698
b0 &
b0 %
0#
0$
#2384407
b11000 !
1"
#2384410
b11000 &
b11000 %
1$
#2384411
0"
#2384414
b1100 &
b1100 %
#2384418
b110 &
b110 %
#2384422
b11 &
b11 %
#2384426
b1010 &
b1010 %
#2384430
b101 &
b101 %
#2384434
b10000 &
b10000 %
#2384438
b1000 &
b1000 %
#2384442
b100 &
b100 %
#2384446
b10 &
b10 %
#2384450
b1 &
b1 %
1#
#2384454
b0 &
0#
b0 %
0$
#4500012
