
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016006                       # Number of seconds simulated
sim_ticks                                 16005568000                       # Number of ticks simulated
final_tick                                16005568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54445                       # Simulator instruction rate (inst/s)
host_op_rate                                    94464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18982603                       # Simulator tick rate (ticks/s)
host_mem_usage                                2042188                       # Number of bytes of host memory used
host_seconds                                   843.17                       # Real time elapsed on the host
sim_insts                                    45906537                       # Number of instructions simulated
sim_ops                                      79649264                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10149760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10149760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1113920                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1113920                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       158590                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             158590                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        17405                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             17405                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    634139320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            634139320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     69595781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69595781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    703735100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           703735100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     158590                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     17405                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   158590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   17405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10149120                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1112512                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10149760                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1113920                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9349                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9463                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9881                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10220                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1385                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1323                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1067                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              939                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              859                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              911                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1061                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1271                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1188                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16004473000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               158590                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               17405                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76726                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  42351                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  22014                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10486                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4369                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1694                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    196                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     86                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1081                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1099                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1094                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1090                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1087                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1079                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1083                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1074                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    40                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       108561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   103.735522                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    83.839364                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   105.997223                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        80916     74.54%     74.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        19483     17.95%     92.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3615      3.33%     95.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2005      1.85%     97.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1231      1.13%     98.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          909      0.84%     99.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          141      0.13%     99.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          119      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          142      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       108561                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1056                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    150.162879                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    54.749379                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1931.107569                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1053     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            2      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1056                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1056                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.461174                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.440911                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.835474                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             797     75.47%     75.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              39      3.69%     79.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             213     20.17%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.57%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1056                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4898178500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7871553500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 792900000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30887.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49637.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      634.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   634.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.57                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   64173                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3229                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                40.47                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               18.55                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     90937.09                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   38.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               381575880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               202812390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              558876360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              44714520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1232353200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1495343700                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            38854080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5025228870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      345349920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       193075020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9518183940                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           594.679520                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12624798000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     22388250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    521612000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    705539250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    899177250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2836691250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11020160000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               393549660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               209176605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              573384840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              46024740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1230509280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1533329640                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            42388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5042339700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      301484160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       186581130                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9558988395                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           597.228911                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12529255500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     35550250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    520802000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    689251500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    784951250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2916480500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11058532500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10125568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10125568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1114944                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1114944                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       158212                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             158212                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        17421                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             17421                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    632627846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            632627846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     69659758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            69659758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    702287604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           702287604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     158212                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     17421                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   158212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   17421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10125248                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1113792                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10125568                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1114944                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10243                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9485                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9886                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10391                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9967                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1321                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1153                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1036                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              911                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              907                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1259                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1220                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16004981500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               158212                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               17421                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  75853                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42663                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21864                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10586                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4677                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1721                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    207                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   618                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1097                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       108001                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   104.060666                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    84.016949                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   106.672185                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        80224     74.28%     74.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19603     18.15%     92.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3615      3.35%     95.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1977      1.83%     97.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1255      1.16%     98.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          925      0.86%     99.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          122      0.11%     99.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          122      0.11%     99.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          158      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       108001                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1057                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    149.673605                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.113167                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1919.573138                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1054     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            2      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1057                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1057                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.464522                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.443818                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.844389                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             803     75.97%     75.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              25      2.37%     78.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             221     20.91%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               8      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1057                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4848442250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7814823500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 791035000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    30646.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               49396.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      632.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       69.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   632.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    69.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.49                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.48                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   64274                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3329                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                40.63                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               19.11                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     91127.42                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   38.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               379298220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               201590400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              557134200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              44375220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1220675040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1502436210                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            41277600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5002089150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      327912480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       205440630                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9482298990                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           592.437491                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12602711750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     27194500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    516606000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    779664500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    853904250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2858666000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  10969532750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               391871760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               208273395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              572463780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              46468440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1237884960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1526741010                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            37135200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5081891430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      292037280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       182983575                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9578340690                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           598.438009                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12559712500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     23060500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    523970000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    654431000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    760479000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2898673000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11144954500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10142784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10142784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1117696                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1117696                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       158481                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             158481                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        17464                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             17464                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    633703471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            633703471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     69831699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            69831699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    703535170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           703535170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     158481                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     17464                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   158481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   17464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10142144                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1116480                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10142784                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1117696                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10228                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10317                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9898                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9789                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9768                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9352                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9267                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9502                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9451                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9481                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10274                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9886                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10425                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10588                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10016                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10229                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1326                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1322                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1123                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1066                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1062                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              940                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              846                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              885                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              902                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              893                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1092                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1095                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1308                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1303                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1084                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1198                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16004616500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               158481                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               17464                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  76206                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43100                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22038                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10317                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4386                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1645                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    556                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    172                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   202                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   267                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   639                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   961                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1096                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1113                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1111                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1110                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1095                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1092                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1093                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1092                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1094                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1096                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1090                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1091                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1087                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1075                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    41                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       108559                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   103.705598                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    83.788597                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   106.407434                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        80950     74.57%     74.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        19544     18.00%     92.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3483      3.21%     95.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2036      1.88%     97.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1254      1.16%     98.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          887      0.82%     99.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          121      0.11%     99.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          109      0.10%     99.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          175      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       108559                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1060                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    149.500943                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.951087                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1916.834471                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1058     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::4096-6143            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1060                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1059                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.459868                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.440101                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.824394                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             795     75.07%     75.07% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              46      4.34%     79.41% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             213     20.11%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               5      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1059                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4935975000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7907306250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 792355000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    31147.50                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               49897.50                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      633.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       69.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   633.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    69.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.50                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.36                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   64056                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3294                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                40.42                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               18.86                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     90963.75                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   38.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               381033240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               202501200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              557783940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              44719740                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1227436080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1500257100                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            38987520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5034809430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      314747040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       203502360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9505972620                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           593.916578                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12613859750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21864000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    519502000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    752657750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    819658750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2850342250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11041543250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               394120860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               209465025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              573699000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              46317060                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1542416580                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            37294560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5043378810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      285520800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       192726405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9551242380                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           596.744954                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12526035000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     20257750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    518970000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    722161750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    743665750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2940305250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11060207500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10145664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10145664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1118784                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1118784                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       158526                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             158526                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        17481                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             17481                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    633883409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            633883409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     69899675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            69899675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    703783083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           703783083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     158526                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     17481                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   158526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   17481                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10145280                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1117056                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10145664                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1118784                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10281                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10335                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9917                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9771                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9714                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9295                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9294                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9460                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9483                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9535                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10238                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9916                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10424                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10563                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10072                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10222                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1330                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1339                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1128                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1068                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1004                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              886                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              854                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              879                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              915                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              941                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1106                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1081                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1314                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1296                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1099                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1214                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16004754000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               158526                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               17481                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76769                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42866                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21795                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10367                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4257                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1640                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    552                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    189                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     62                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   222                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   273                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   690                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1002                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1091                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1103                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1099                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1090                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1087                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1096                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1088                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1092                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1085                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1085                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1083                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1080                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1084                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1079                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    31                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       108690                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   103.616524                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    83.803044                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   105.920221                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        80982     74.51%     74.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        19565     18.00%     92.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3616      3.33%     95.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1972      1.81%     97.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1234      1.14%     98.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          903      0.83%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          143      0.13%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          133      0.12%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          142      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       108690                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1058                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    149.810019                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    54.116265                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1977.835594                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1056     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1058                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1058                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.497164                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.476225                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.848222                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             775     73.25%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              45      4.25%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             233     22.02%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               5      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1058                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4771475500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7743725500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 792600000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    30100.15                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48850.15                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      633.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       69.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   633.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    69.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.50                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.40                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   64014                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3269                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                40.38                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               18.70                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     90932.49                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   38.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               380569140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               202273500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              557398380                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              44307360                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1216372560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1513270200                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            39707040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5022157140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      305015520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       200109120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9481560180                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           592.391331                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12582412000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     24580250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    514738000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    774932250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    794282750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2883060000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11013974750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               395484600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               210205050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              574434420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              46802520                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1233582480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1538142150                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            37439520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5051625570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      300666720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       184450755                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9573039435                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           598.106795                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12532599250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     21317250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    522132000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    673383000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    782901500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2927357750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11078476500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                127                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       32011136                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   4002951                       # Number of instructions committed
system.cpu00.committedOps                     6824967                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6752867                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu00.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       536627                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6752867                       # number of integer instructions
system.cpu00.num_fp_insts                       72664                       # number of float instructions
system.cpu00.num_int_register_reads          13465423                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5799466                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3597324                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2891754                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1691359                       # number of memory refs
system.cpu00.num_load_insts                   1259391                       # Number of load instructions
system.cpu00.num_store_insts                   431968                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             32011135.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                          607696                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu00.op_class::IntAlu                 5005333     73.34%     73.67% # Class of executed instruction
system.cpu00.op_class::IntMult                  16838      0.25%     73.91% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36999      0.54%     74.46% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51964      0.76%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     75.22% # Class of executed instruction
system.cpu00.op_class::MemRead                1244344     18.23%     93.45% # Class of executed instruction
system.cpu00.op_class::MemWrite                430139      6.30%     99.75% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6824967                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29675677                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3668201                       # Number of instructions committed
system.cpu01.committedOps                     6292129                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             6220158                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       497085                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    6220158                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          12419760                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5345937                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3379088                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2694801                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1495020                       # number of memory refs
system.cpu01.num_load_insts                   1102542                       # Number of load instructions
system.cpu01.num_store_insts                   392478                       # Number of store instructions
system.cpu01.num_idle_cycles             2165069.274198                       # Number of idle cycles
system.cpu01.num_busy_cycles             27510607.725802                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.927042                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.072958                       # Percentage of idle cycles
system.cpu01.Branches                          567973                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.36%      0.36% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4669002     74.20%     74.56% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.27%     74.83% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.59%     75.42% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.82%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.24% # Class of executed instruction
system.cpu01.op_class::MemRead                1087507     17.28%     93.52% # Class of executed instruction
system.cpu01.op_class::MemWrite                390649      6.21%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.24%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6292129                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                109                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29438411                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3413409                       # Number of instructions committed
system.cpu02.committedOps                     5916213                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5844242                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu02.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       472862                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5844242                       # number of integer instructions
system.cpu02.num_fp_insts                       72526                       # number of float instructions
system.cpu02.num_int_register_reads          11663862                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5018473                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3245839                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2573723                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1341367                       # number of memory refs
system.cpu02.num_load_insts                    973072                       # Number of load instructions
system.cpu02.num_store_insts                   368295                       # Number of store instructions
system.cpu02.num_idle_cycles             2365955.897164                       # Number of idle cycles
system.cpu02.num_busy_cycles             27072455.102836                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.919630                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.080370                       # Percentage of idle cycles
system.cpu02.Branches                          543704                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22453      0.38%      0.38% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4446739     75.16%     75.54% # Class of executed instruction
system.cpu02.op_class::IntMult                  16820      0.28%     75.83% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.63%     76.45% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51856      0.88%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.33% # Class of executed instruction
system.cpu02.op_class::MemRead                 958037     16.19%     93.52% # Class of executed instruction
system.cpu02.op_class::MemWrite                366466      6.19%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5916213                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       27106995                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3285152                       # Number of instructions committed
system.cpu03.committedOps                     5716363                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5644435                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       458568                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5644435                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          11268994                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4847284                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3166969                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2502512                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1265551                       # number of memory refs
system.cpu03.num_load_insts                    911528                       # Number of load instructions
system.cpu03.num_store_insts                   354023                       # Number of store instructions
system.cpu03.num_idle_cycles             4152821.243589                       # Number of idle cycles
system.cpu03.num_busy_cycles             22954173.756411                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.846799                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.153201                       # Percentage of idle cycles
system.cpu03.Branches                          529347                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4322761     75.62%     76.01% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.29%     76.31% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.65%     76.95% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.91%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.86% # Class of executed instruction
system.cpu03.op_class::MemRead                 896497     15.68%     93.54% # Class of executed instruction
system.cpu03.op_class::MemWrite                352194      6.16%     99.71% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5716363                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       19471034                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2815946                       # Number of instructions committed
system.cpu04.committedOps                     4956717                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4884832                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       400504                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4884832                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads           9786866                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4203825                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2847335                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2212467                       # number of times the CC registers were written
system.cpu04.num_mem_refs                      991698                       # number of memory refs
system.cpu04.num_load_insts                    695675                       # Number of load instructions
system.cpu04.num_store_insts                   296023                       # Number of store instructions
system.cpu04.num_idle_cycles             7627619.101964                       # Number of idle cycles
system.cpu04.num_busy_cycles             11843414.898036                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.608258                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.391742                       # Percentage of idle cycles
system.cpu04.Branches                          471186                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3837030     77.41%     77.86% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::MemRead                 680648     13.73%     93.72% # Class of executed instruction
system.cpu04.op_class::MemWrite                294194      5.94%     99.66% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4956717                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29477934                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3485871                       # Number of instructions committed
system.cpu05.committedOps                     6017056                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5945085                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       478537                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5945085                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11870850                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5107962                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3277039                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2602127                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1385925                       # number of memory refs
system.cpu05.num_load_insts                   1011927                       # Number of load instructions
system.cpu05.num_store_insts                   373998                       # Number of store instructions
system.cpu05.num_idle_cycles             2332737.001866                       # Number of idle cycles
system.cpu05.num_busy_cycles             27145196.998134                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.920865                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.079135                       # Percentage of idle cycles
system.cpu05.Branches                          549355                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4503024     74.84%     75.21% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.28%     75.49% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.61%     76.10% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.86%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.97% # Class of executed instruction
system.cpu05.op_class::MemRead                 996892     16.57%     93.53% # Class of executed instruction
system.cpu05.op_class::MemWrite                372169      6.19%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6017056                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 97                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22135859                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2990066                       # Number of instructions committed
system.cpu06.committedOps                     5232577                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5160692                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu06.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       420852                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5160692                       # number of integer instructions
system.cpu06.num_fp_insts                       72434                       # number of float instructions
system.cpu06.num_int_register_reads          10328762                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4438989                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2959256                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2314193                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1094194                       # number of memory refs
system.cpu06.num_load_insts                    777837                       # Number of load instructions
system.cpu06.num_store_insts                   316357                       # Number of store instructions
system.cpu06.num_idle_cycles             6828802.929348                       # Number of idle cycles
system.cpu06.num_busy_cycles             15307056.070652                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.691505                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.308495                       # Percentage of idle cycles
system.cpu06.Branches                          491548                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4010394     76.64%     77.07% # Class of executed instruction
system.cpu06.op_class::IntMult                  16802      0.32%     77.39% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.71%     78.10% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51784      0.99%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::MemRead                 762810     14.58%     93.67% # Class of executed instruction
system.cpu06.op_class::MemWrite                314528      6.01%     99.68% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5232577                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12137362                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664839                       # Number of instructions committed
system.cpu07.committedOps                     4697728                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625843                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378927                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625843                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290243                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987988                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728699                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104511                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905245                       # number of memory refs
system.cpu07.num_load_insts                    630872                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7535352.364671                       # Number of idle cycles
system.cpu07.num_busy_cycles             4602009.635329                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379161                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620839                       # Percentage of idle cycles
system.cpu07.Branches                          449684                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664494     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615845     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697728                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31811841                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3789628                       # Number of instructions committed
system.cpu08.committedOps                     6502670                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6430613                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       514858                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6430613                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12822421                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5520784                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3477304                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2783235                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1563915                       # number of memory refs
system.cpu08.num_load_insts                   1153623                       # Number of load instructions
system.cpu08.num_store_insts                   410292                       # Number of store instructions
system.cpu08.num_idle_cycles             198054.230732                       # Number of idle cycles
system.cpu08.num_busy_cycles             31613786.769268                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993774                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006226                       # Percentage of idle cycles
system.cpu08.Branches                          585789                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4810536     73.98%     74.32% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.58% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.57%     75.15% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.80%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.95% # Class of executed instruction
system.cpu08.op_class::MemRead                1138580     17.51%     93.46% # Class of executed instruction
system.cpu08.op_class::MemWrite                408463      6.28%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6502670                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       22129543                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2999451                       # Number of instructions committed
system.cpu09.committedOps                     5247872                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5175987                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       422034                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5175987                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads          10358583                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4451920                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2965749                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2320119                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1099684                       # number of memory refs
system.cpu09.num_load_insts                    782129                       # Number of load instructions
system.cpu09.num_store_insts                   317555                       # Number of store instructions
system.cpu09.num_idle_cycles             6831220.773689                       # Number of idle cycles
system.cpu09.num_busy_cycles             15298322.226311                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.691308                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.308692                       # Percentage of idle cycles
system.cpu09.Branches                          492714                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4020199     76.61%     77.03% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu09.op_class::MemRead                 767102     14.62%     93.66% # Class of executed instruction
system.cpu09.op_class::MemWrite                315726      6.02%     99.68% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5247872                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                115                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       29442329                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3487588                       # Number of instructions committed
system.cpu10.committedOps                     6019464                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5947450                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu10.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       478650                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5947450                       # number of integer instructions
system.cpu10.num_fp_insts                       72572                       # number of float instructions
system.cpu10.num_int_register_reads          11875954                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5110069                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3277908                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2602448                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1386850                       # number of memory refs
system.cpu10.num_load_insts                   1012748                       # Number of load instructions
system.cpu10.num_store_insts                   374102                       # Number of store instructions
system.cpu10.num_idle_cycles             2362667.194493                       # Number of idle cycles
system.cpu10.num_busy_cycles             27079661.805507                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.919753                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.080247                       # Percentage of idle cycles
system.cpu10.Branches                          549520                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4504451     74.83%     75.20% # Class of executed instruction
system.cpu10.op_class::IntMult                  16826      0.28%     75.48% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36985      0.61%     76.10% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51892      0.86%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     76.96% # Class of executed instruction
system.cpu10.op_class::MemRead                 997709     16.57%     93.54% # Class of executed instruction
system.cpu10.op_class::MemWrite                372273      6.18%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  6019464                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 97                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       19463295                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2814512                       # Number of instructions committed
system.cpu11.committedOps                     4954283                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             4882398                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu11.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       400304                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    4882398                       # number of integer instructions
system.cpu11.num_fp_insts                       72434                       # number of float instructions
system.cpu11.num_int_register_reads           9782096                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4201791                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2846252                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2211433                       # number of times the CC registers were written
system.cpu11.num_mem_refs                      990830                       # number of memory refs
system.cpu11.num_load_insts                    695041                       # Number of load instructions
system.cpu11.num_store_insts                   295789                       # Number of store instructions
system.cpu11.num_idle_cycles             7629292.850456                       # Number of idle cycles
system.cpu11.num_busy_cycles             11834002.149544                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.608016                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.391984                       # Percentage of idle cycles
system.cpu11.Branches                          471020                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3835464     77.42%     77.87% # Class of executed instruction
system.cpu11.op_class::IntMult                  16802      0.34%     78.21% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.75%     78.96% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51784      1.05%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu11.op_class::MemRead                 680014     13.73%     93.73% # Class of executed instruction
system.cpu11.op_class::MemWrite                293960      5.93%     99.66% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  4954283                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                103                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       24690288                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3163319                       # Number of instructions committed
system.cpu12.committedOps                     5507205                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5435277                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu12.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       441103                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5435277                       # number of integer instructions
system.cpu12.num_fp_insts                       72480                       # number of float instructions
system.cpu12.num_int_register_reads          10868297                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4673056                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3070909                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2415192                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1195979                       # number of memory refs
system.cpu12.num_load_insts                    859416                       # Number of load instructions
system.cpu12.num_store_insts                   336563                       # Number of store instructions
system.cpu12.num_idle_cycles             5646592.659577                       # Number of idle cycles
system.cpu12.num_busy_cycles             19043695.340423                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.771303                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.228697                       # Percentage of idle cycles
system.cpu12.Branches                          511877                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4183175     75.96%     76.37% # Class of executed instruction
system.cpu12.op_class::IntMult                  16814      0.31%     76.67% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.67%     77.34% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51820      0.94%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu12.op_class::MemRead                 844385     15.33%     93.62% # Class of executed instruction
system.cpu12.op_class::MemWrite                334734      6.08%     99.69% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5507205                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       27103825                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3325604                       # Number of instructions committed
system.cpu13.committedOps                     5764020                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5692092                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       460009                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5692092                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          11372874                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4892059                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3174916                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2509674                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1291501                       # number of memory refs
system.cpu13.num_load_insts                    936080                       # Number of load instructions
system.cpu13.num_store_insts                   355421                       # Number of store instructions
system.cpu13.num_idle_cycles             4155019.634744                       # Number of idle cycles
system.cpu13.num_busy_cycles             22948805.365256                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.846700                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.153300                       # Percentage of idle cycles
system.cpu13.Branches                          530831                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4344468     75.37%     75.76% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.64%     76.69% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::MemRead                 921049     15.98%     93.57% # Class of executed instruction
system.cpu13.op_class::MemWrite                353592      6.13%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5764020                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4677386                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16005568000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4327476                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              551728                       # Transaction distribution
system.piobus.trans_dist::ReadResp             551728                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       160652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       160652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       121580                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       121580                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        97312                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        97312                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        83172                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        83172                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        25250                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        25250                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       102962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       102962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        45612                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        45612                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3748                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3748                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       138962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       138962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        46778                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        46778                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102910                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102910                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        25084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        25084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        65702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        65702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        84656                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        84656                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1104380                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       642608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       642608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       486320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       486320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       389248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       389248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       332688                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       332688                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       101000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       101000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       411848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       411848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       182448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       182448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       555848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       555848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       187112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       187112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       411640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       411640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       100336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       100336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       262808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       262808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       338624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       338624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4417520                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           443196500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           324190500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          171766000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          132623000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          106121000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           91937500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          27918000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         114412500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          50256000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3726500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         152642000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          51947500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         113571500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          27746000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          72641500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          94546000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4784728                       # delay histogram for all message
system.ruby.delayHist::mean                 13.345594                       # delay histogram for all message
system.ruby.delayHist::gmean                11.850788                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.052720                       # delay histogram for all message
system.ruby.delayHist                    |      654162     13.67%     13.67% |     3125631     65.33%     79.00% |      386145      8.07%     87.07% |      449608      9.40%     96.46% |      169067      3.53%    100.00% |         115      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4784728                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78171719                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011299                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78161737     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78171719                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78171719                      
system.ruby.latency_hist_seqr::mean          3.435159                      
system.ruby.latency_hist_seqr::gmean         1.495467                      
system.ruby.latency_hist_seqr::stdev        19.192798                      
system.ruby.latency_hist_seqr            |    78137952     99.96%     99.96% |       21659      0.03%     99.98% |       10619      0.01%    100.00% |         936      0.00%    100.00% |         380      0.00%    100.00% |         100      0.00%    100.00% |          42      0.00%    100.00% |          22      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78171719                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77348657                      
system.ruby.hit_latency_hist_seqr::mean      1.768863                      
system.ruby.hit_latency_hist_seqr::gmean     1.426595                      
system.ruby.hit_latency_hist_seqr::stdev     1.309748                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57525150     74.37%     74.37% |           0      0.00%     74.37% |           0      0.00%     74.37% |    19823507     25.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77348657                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       823062                      
system.ruby.miss_latency_hist_seqr::mean   160.028161                      
system.ruby.miss_latency_hist_seqr::gmean   125.623318                      
system.ruby.miss_latency_hist_seqr::stdev   100.212047                      
system.ruby.miss_latency_hist_seqr       |      789295     95.90%     95.90% |       21659      2.63%     98.53% |       10619      1.29%     99.82% |         936      0.11%     99.93% |         380      0.05%     99.98% |         100      0.01%     99.99% |          42      0.01%    100.00% |          22      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       823062                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1513651                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        98095                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1611746                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      5234106                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2552                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5236658                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1356479                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        78464                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1434943                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4821090                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1699                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4822789                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1267442                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        68666                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1336108                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4611608                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1725                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4613333                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits       948113                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        30888                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       979001                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3784609                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1705                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3786314                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1113584                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        50257                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1163841                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4214192                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1695                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4215887                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1190569                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        59317                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1249886                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4413596                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1732                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4415328                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1227727                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        65697                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1293424                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4534243                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1713                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4535956                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1165987                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        58691                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1224678                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4379817                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1697                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4381514                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits       950141                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        29645                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       979786                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3786650                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1680                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3788330                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1266544                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        68613                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1335157                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4609236                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2530                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4611766                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1032197                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        39904                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1072101                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4001016                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4002719                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884778                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19306                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904084                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581450                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583115                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1408239                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        86908                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1495147                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4987009                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2557                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4989566                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1036506                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        40502                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1077008                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4013056                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1678                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4014734                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11457                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39763                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51220                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11673                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39587                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51260                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11513                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39671                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51184                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12269                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39719                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51988                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11793                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39832                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51625                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11824                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39908                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51732                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15432                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39929                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55361                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10854                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39753                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50607                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11483                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39568                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51051                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11436                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39715                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51151                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11454                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39488                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50942                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        10979                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39706                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50685                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11199                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39759                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50958                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11496                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39783                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51279                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11417                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39926                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51343                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11204                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39472                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50676                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2474718                      
system.ruby.network.routers00.buffer_writes      2474718                      
system.ruby.network.routers00.sw_input_arbiter_activity      2490730                      
system.ruby.network.routers00.sw_output_arbiter_activity      2474718                      
system.ruby.network.routers00.crossbar_activity      2474718                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3029483                      
system.ruby.network.routers01.buffer_writes      3029483                      
system.ruby.network.routers01.sw_input_arbiter_activity      3058547                      
system.ruby.network.routers01.sw_output_arbiter_activity      3029483                      
system.ruby.network.routers01.crossbar_activity      3029483                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2895856                      
system.ruby.network.routers02.buffer_writes      2895856                      
system.ruby.network.routers02.sw_input_arbiter_activity      2923476                      
system.ruby.network.routers02.sw_output_arbiter_activity      2895856                      
system.ruby.network.routers02.crossbar_activity      2895856                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2017718                      
system.ruby.network.routers03.buffer_writes      2017718                      
system.ruby.network.routers03.sw_input_arbiter_activity      2028646                      
system.ruby.network.routers03.sw_output_arbiter_activity      2017718                      
system.ruby.network.routers03.crossbar_activity      2017718                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2680087                      
system.ruby.network.routers04.buffer_writes      2680087                      
system.ruby.network.routers04.sw_input_arbiter_activity      2700177                      
system.ruby.network.routers04.sw_output_arbiter_activity      2680087                      
system.ruby.network.routers04.crossbar_activity      2680087                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2650487                      
system.ruby.network.routers05.buffer_writes      2650487                      
system.ruby.network.routers05.sw_input_arbiter_activity      2670309                      
system.ruby.network.routers05.sw_output_arbiter_activity      2650487                      
system.ruby.network.routers05.crossbar_activity      2650487                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2692809                      
system.ruby.network.routers06.buffer_writes      2692809                      
system.ruby.network.routers06.sw_input_arbiter_activity      2714846                      
system.ruby.network.routers06.sw_output_arbiter_activity      2692809                      
system.ruby.network.routers06.crossbar_activity      2692809                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2293755                      
system.ruby.network.routers07.buffer_writes      2293755                      
system.ruby.network.routers07.sw_input_arbiter_activity      2306211                      
system.ruby.network.routers07.sw_output_arbiter_activity      2293755                      
system.ruby.network.routers07.crossbar_activity      2293755                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3464698                      
system.ruby.network.routers08.buffer_writes      3464698                      
system.ruby.network.routers08.sw_input_arbiter_activity      3504241                      
system.ruby.network.routers08.sw_output_arbiter_activity      3464698                      
system.ruby.network.routers08.crossbar_activity      3464698                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3617404                      
system.ruby.network.routers09.buffer_writes      3617404                      
system.ruby.network.routers09.sw_input_arbiter_activity      3659242                      
system.ruby.network.routers09.sw_output_arbiter_activity      3617404                      
system.ruby.network.routers09.crossbar_activity      3617404                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3802301                      
system.ruby.network.routers10.buffer_writes      3802301                      
system.ruby.network.routers10.sw_input_arbiter_activity      3846005                      
system.ruby.network.routers10.sw_output_arbiter_activity      3802301                      
system.ruby.network.routers10.crossbar_activity      3802301                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      2742521                      
system.ruby.network.routers11.buffer_writes      2742521                      
system.ruby.network.routers11.sw_input_arbiter_activity      2770211                      
system.ruby.network.routers11.sw_output_arbiter_activity      2742521                      
system.ruby.network.routers11.crossbar_activity      2742521                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2718056                      
system.ruby.network.routers12.buffer_writes      2718056                      
system.ruby.network.routers12.sw_input_arbiter_activity      2765641                      
system.ruby.network.routers12.sw_output_arbiter_activity      2718056                      
system.ruby.network.routers12.crossbar_activity      2718056                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3362194                      
system.ruby.network.routers13.buffer_writes      3362194                      
system.ruby.network.routers13.sw_input_arbiter_activity      3412995                      
system.ruby.network.routers13.sw_output_arbiter_activity      3362194                      
system.ruby.network.routers13.crossbar_activity      3362194                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      4303445                      
system.ruby.network.routers14.buffer_writes      4303445                      
system.ruby.network.routers14.sw_input_arbiter_activity      4383736                      
system.ruby.network.routers14.sw_output_arbiter_activity      4303445                      
system.ruby.network.routers14.crossbar_activity      4303445                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3367898                      
system.ruby.network.routers15.buffer_writes      3367898                      
system.ruby.network.routers15.sw_input_arbiter_activity      3411043                      
system.ruby.network.routers15.sw_output_arbiter_activity      3367898                      
system.ruby.network.routers15.crossbar_activity      3367898                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2235716     40.33%     40.33% |     2498801     45.07%     85.40% |      809275     14.60%    100.00%
system.ruby.network.packets_received::total      5543792                      
system.ruby.network.packets_injected     |     2235716     40.33%     40.33% |     2498801     45.07%     85.40% |      809275     14.60%    100.00%
system.ruby.network.packets_injected::total      5543792                      
system.ruby.network.packet_network_latency |    32390971                       |    29833271                       |     7454754                      
system.ruby.network.packet_queueing_latency |     5250312                       |     2834377                       |      809275                      
system.ruby.network.memory_received      |      633809     83.50%     83.50% |      125255     16.50%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       759064                      
system.ruby.network.memory_network_latency |     5170758                       |     1441273                       |           0                      
system.ruby.network.memory_queueing_latency |     1267633                       |      250510                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.487963                       |   11.939034                       |    9.211645                      
system.ruby.network.average_packet_vqueue_latency |    2.348381                       |    1.134295                       |           1                      
system.ruby.network.average_packet_network_latency    12.568833                      
system.ruby.network.average_packet_queueing_latency     1.604311                      
system.ruby.network.average_packet_latency    14.173144                      
system.ruby.network.average_memory_network_latency     8.710769                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.710789                      
system.ruby.network.flits_received       |     4707452     33.32%     33.32% |     8611041     60.95%     94.27% |      809275      5.73%    100.00%
system.ruby.network.flits_received::total     14127768                      
system.ruby.network.flits_injected       |     4707452     33.32%     33.32% |     8611041     60.95%     94.27% |      809275      5.73%    100.00%
system.ruby.network.flits_injected::total     14127768                      
system.ruby.network.flit_network_latency |    73854093                       |    92590095                       |     7454754                      
system.ruby.network.flit_queueing_latency |    10193792                       |     9998977                       |      809275                      
system.ruby.network.average_flit_vnet_latency |   15.688762                       |   10.752486                       |    9.211645                      
system.ruby.network.average_flit_vqueue_latency |    2.165459                       |    1.161181                       |           1                      
system.ruby.network.average_flit_network_latency    12.309017                      
system.ruby.network.average_flit_queueing_latency     1.486579                      
system.ruby.network.average_flit_latency    13.795596                      
system.ruby.network.ext_in_link_utilization     14127768                      
system.ruby.network.ext_out_link_utilization     14127768                      
system.ruby.network.int_link_utilization     33985662                      
system.ruby.network.avg_link_utilization     1.944361                      
system.ruby.network.avg_vc_load          |    0.441720     22.72%     22.72% |    0.140316      7.22%     29.93% |    0.042616      2.19%     32.13% |    0.038463      1.98%     34.10% |    0.916827     47.15%     81.26% |    0.113460      5.84%     87.09% |    0.067732      3.48%     90.58% |    0.067373      3.47%     94.04% |    0.096280      4.95%     98.99% |    0.006932      0.36%     99.35% |    0.006321      0.33%     99.67% |    0.006320      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.944361                      
system.ruby.network.average_hops             2.405593                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16005568000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2398599                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.733616                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.395051                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.068696                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      418028     17.43%     17.43% |     1321085     55.08%     72.51% |       41511      1.73%     74.24% |      448803     18.71%     92.95% |      169057      7.05%    100.00% |         115      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2398599                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2373546                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.965728                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.344333                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.629253                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      232958      9.81%      9.81% |      873650     36.81%     46.62% |      921686     38.83%     85.45% |      319718     13.47%     98.92% |       24719      1.04%     99.97% |         763      0.03%    100.00% |          42      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2373546                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12583                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.043551                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.598398                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.766867                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3176     25.24%     25.24% |        6467     51.39%     76.64% |        2743     21.80%     98.43% |         193      1.53%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12583                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11536280                      
system.ruby.LD.latency_hist_seqr::mean      10.167522                      
system.ruby.LD.latency_hist_seqr::gmean      1.805935                      
system.ruby.LD.latency_hist_seqr::stdev     41.594064                      
system.ruby.LD.latency_hist_seqr         |    11513528     99.80%     99.80% |       14954      0.13%     99.93% |        7186      0.06%     99.99% |         462      0.00%    100.00% |         137      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11536280                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10906539                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.754278                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.417012                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301499                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8164352     74.86%     74.86% |           0      0.00%     74.86% |           0      0.00%     74.86% |     2742187     25.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10906539                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       629741                      
system.ruby.LD.miss_latency_hist_seqr::mean   155.877226                      
system.ruby.LD.miss_latency_hist_seqr::gmean   120.475541                      
system.ruby.LD.miss_latency_hist_seqr::stdev    95.951541                      
system.ruby.LD.miss_latency_hist_seqr    |      606989     96.39%     96.39% |       14954      2.37%     98.76% |        7186      1.14%     99.90% |         462      0.07%     99.98% |         137      0.02%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       629741                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4906407                      
system.ruby.ST.latency_hist_seqr::mean       7.502346                      
system.ruby.ST.latency_hist_seqr::gmean      1.608208                      
system.ruby.ST.latency_hist_seqr::stdev     37.621049                      
system.ruby.ST.latency_hist_seqr         |     4896527     99.80%     99.80% |        5973      0.12%     99.92% |        3064      0.06%     99.98% |         453      0.01%     99.99% |         231      0.00%    100.00% |          90      0.00%    100.00% |          41      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4906407                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4741929                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.689564                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.375265                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.262218                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3651975     77.01%     77.01% |           0      0.00%     77.01% |           0      0.00%     77.01% |     1089954     22.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4741929                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       164478                      
system.ruby.ST.miss_latency_hist_seqr::mean   175.085853                      
system.ruby.ST.miss_latency_hist_seqr::gmean   146.394127                      
system.ruby.ST.miss_latency_hist_seqr::stdev   114.523862                      
system.ruby.ST.miss_latency_hist_seqr    |      154598     93.99%     93.99% |        5973      3.63%     97.62% |        3064      1.86%     99.49% |         453      0.28%     99.76% |         231      0.14%     99.90% |          90      0.05%     99.96% |          41      0.02%     99.98% |          20      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       164478                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples     60998009                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.856897                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440449                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.158451                      
system.ruby.IFETCH.latency_hist_seqr     |    60996962    100.00%    100.00% |         695      0.00%    100.00% |         324      0.00%    100.00% |          15      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60998009                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60971678                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.785538                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437629                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318918                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45006493     73.82%     73.82% |           0      0.00%     73.82% |           0      0.00%     73.82% |    15965185     26.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60971678                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        26331                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   167.096350                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   134.540069                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    93.361929                      
system.ruby.IFETCH.miss_latency_hist_seqr |       25284     96.02%     96.02% |         695      2.64%     98.66% |         324      1.23%     99.89% |          15      0.06%     99.95% |          12      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        26331                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       731023                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.587210                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.067590                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.430651                      
system.ruby.RMW_Read.latency_hist_seqr   |      729436     99.78%     99.78% |        1499      0.21%     99.99% |          28      0.00%     99.99% |           9      0.00%     99.99% |          22      0.00%    100.00% |          23      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       731023                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       728511                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107813                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051082                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.558405                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      702330     96.41%     96.41% |           0      0.00%     96.41% |           0      0.00%     96.41% |       26181      3.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       728511                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2512                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   140.618232                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    97.988193                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   110.362119                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         925     36.82%     36.82% |        1499     59.67%     96.50% |          28      1.11%     97.61% |           9      0.36%     97.97% |          22      0.88%     98.85% |          23      0.92%     99.76% |           6      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2512                      
system.ruby.Directory_Controller.Fetch   |      158590     25.02%     25.02% |      158212     24.96%     49.98% |      158481     25.00%     74.99% |      158526     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       633809                      
system.ruby.Directory_Controller.Data    |       17405     24.95%     24.95% |       17421     24.97%     49.91% |       17464     25.03%     74.95% |       17481     25.05%    100.00%
system.ruby.Directory_Controller.Data::total        69771                      
system.ruby.Directory_Controller.Memory_Data |      158590     25.02%     25.02% |      158212     24.96%     49.98% |      158481     25.00%     74.99% |      158526     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       633809                      
system.ruby.Directory_Controller.Memory_Ack |       17405     24.95%     24.95% |       17421     24.97%     49.91% |       17464     25.03%     74.95% |       17481     25.05%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        69771                      
system.ruby.Directory_Controller.CleanReplacement |       14066     25.35%     25.35% |       13713     24.72%     50.07% |       13839     24.94%     75.01% |       13866     24.99%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        55484                      
system.ruby.Directory_Controller.I.Fetch |      158590     25.02%     25.02% |      158212     24.96%     49.98% |      158481     25.00%     74.99% |      158526     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       633809                      
system.ruby.Directory_Controller.M.Data  |       17405     24.95%     24.95% |       17421     24.97%     49.91% |       17464     25.03%     74.95% |       17481     25.05%    100.00%
system.ruby.Directory_Controller.M.Data::total        69771                      
system.ruby.Directory_Controller.M.CleanReplacement |       14066     25.35%     25.35% |       13713     24.72%     50.07% |       13839     24.94%     75.01% |       13866     24.99%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        55484                      
system.ruby.Directory_Controller.IM.Memory_Data |      158590     25.02%     25.02% |      158212     24.96%     49.98% |      158481     25.00%     74.99% |      158526     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       633809                      
system.ruby.Directory_Controller.MI.Memory_Ack |       17405     24.95%     24.95% |       17421     24.97%     49.91% |       17464     25.03%     74.95% |       17481     25.05%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        69771                      
system.ruby.L1Cache_Controller.Load      |     1086675      9.42%      9.42% |      968894      8.40%     17.82% |      863649      7.49%     25.30% |      816240      7.08%     32.38% |      658272      5.71%     38.09% |        4200      0.04%     38.12% |        4200      0.04%     38.16% |      896828      7.77%     45.93% |      720086      6.24%     52.17% |      615045      5.33%     57.51% |     1002519      8.69%     66.20% |      723196      6.27%     72.47% |      897694      7.78%     80.25% |      657838      5.70%     85.95% |      781593      6.78%     92.72% |      839351      7.28%    100.00%
system.ruby.L1Cache_Controller.Load::total     11536280                      
system.ruby.L1Cache_Controller.Ifetch    |     5236659      8.58%      8.58% |     4822790      7.91%     16.49% |     4535957      7.44%     23.93% |     4381515      7.18%     31.11% |     3788331      6.21%     37.32% |           0      0.00%     37.32% |           0      0.00%     37.32% |     4611767      7.56%     44.88% |     4002720      6.56%     51.44% |     3583116      5.87%     57.32% |     4989567      8.18%     65.50% |     4014735      6.58%     72.08% |     4613334      7.56%     79.64% |     3786315      6.21%     85.85% |     4215888      6.91%     92.76% |     4415329      7.24%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60998023                      
system.ruby.L1Cache_Controller.Store     |      525071      9.31%      9.31% |      466049      8.27%     17.58% |      429775      7.62%     25.20% |      408438      7.25%     32.45% |      321514      5.70%     38.15% |        4200      0.07%     38.23% |        4200      0.07%     38.30% |      438329      7.78%     46.08% |      352015      6.24%     52.32% |      289039      5.13%     57.45% |      492628      8.74%     66.19% |      353812      6.28%     72.46% |      438414      7.78%     80.24% |      321163      5.70%     85.94% |      382248      6.78%     92.72% |      410535      7.28%    100.00%
system.ruby.L1Cache_Controller.Store::total      5637430                      
system.ruby.L1Cache_Controller.Inv       |         652      6.03%      6.03% |         497      4.60%     10.63% |         778      7.20%     17.82% |         606      5.60%     23.43% |         929      8.59%     32.02% |         189      1.75%     33.76% |         205      1.90%     35.66% |         569      5.26%     40.92% |         617      5.71%     46.63% |        1245     11.51%     58.14% |         735      6.80%     64.94% |         731      6.76%     71.70% |         843      7.80%     79.50% |         785      7.26%     86.76% |         722      6.68%     93.43% |         710      6.57%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10813                      
system.ruby.L1Cache_Controller.L1_Replacement |       99055     12.39%     12.39% |       78607      9.83%     22.23% |       65817      8.23%     30.46% |       58831      7.36%     37.82% |       29775      3.72%     41.54% |           0      0.00%     41.54% |           0      0.00%     41.54% |       69577      8.70%     50.25% |       40063      5.01%     55.26% |       19435      2.43%     57.69% |       87864     10.99%     68.68% |       40632      5.08%     73.76% |       68795      8.61%     82.37% |       31054      3.88%     86.26% |       50387      6.30%     92.56% |       59482      7.44%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       799374                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     50.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.95%      2.95% |          52      2.95%      5.90% |          52      2.95%      8.85% |          52      2.95%     11.80% |          52      2.95%     14.76% |         525     29.80%     44.55% |         525     29.80%     74.35% |          50      2.84%     77.19% |          52      2.95%     80.14% |          52      2.95%     83.09% |          52      2.95%     86.04% |          50      2.84%     88.88% |          44      2.50%     91.37% |          48      2.72%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.Data      |          26      7.45%      7.45% |          26      7.45%     14.90% |          26      7.45%     22.35% |          24      6.88%     29.23% |          24      6.88%     36.10% |           0      0.00%     36.10% |           0      0.00%     36.10% |          24      6.88%     42.98% |          26      7.45%     50.43% |          25      7.16%     57.59% |          26      7.45%     65.04% |          24      6.88%     71.92% |          22      6.30%     78.22% |          24      6.88%     85.10% |          26      7.45%     92.55% |          26      7.45%    100.00%
system.ruby.L1Cache_Controller.Data::total          349                      
system.ruby.L1Cache_Controller.Data_Exclusive |       94534     15.05%     15.05% |       74904     11.93%     26.98% |       46365      7.38%     34.37% |       36969      5.89%     40.25% |       15773      2.51%     42.77% |           8      0.00%     42.77% |           8      0.00%     42.77% |       57320      9.13%     51.90% |       26440      4.21%     56.11% |       15861      2.53%     58.63% |       74257     11.83%     70.46% |       26833      4.27%     74.73% |       57732      9.19%     83.93% |       16557      2.64%     86.56% |       37364      5.95%     92.51% |       47015      7.49%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       627940                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         356     20.20%     41.49% |         356     20.20%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6011      3.13%      3.13% |        5157      2.68%      5.81% |       20943     10.89%     16.70% |       23319     12.13%     28.83% |       15452      8.04%     36.86% |         175      0.09%     36.95% |         175      0.09%     37.04% |       13723      7.14%     44.18% |       15065      7.83%     52.01% |        5009      2.60%     54.62% |       15106      7.86%     62.47% |       15247      7.93%     70.40% |       12561      6.53%     76.93% |       15936      8.29%     85.22% |       14486      7.53%     92.75% |       13932      7.25%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       192297                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           3      0.42%      0.83% |           3      0.42%      1.25% |         350     48.54%     49.79% |         350     48.54%     98.34% |           2      0.28%     98.61% |           1      0.14%     98.75% |           2      0.28%     99.03% |           1      0.14%     99.17% |           2      0.28%     99.45% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          27      2.54%      5.08% |          27      2.54%      7.62% |          25      2.35%      9.97% |          25      2.35%     12.32% |         350     32.93%     45.25% |         350     32.93%     78.17% |          25      2.35%     80.53% |          27      2.54%     83.07% |          26      2.45%     85.51% |          27      2.54%     88.05% |          25      2.35%     90.40% |          23      2.16%     92.57% |          25      2.35%     94.92% |          27      2.54%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.WB_Ack    |       96948     12.45%     12.45% |       77318      9.93%     22.37% |       64544      8.29%     30.66% |       57538      7.39%     38.05% |       28492      3.66%     41.71% |           0      0.00%     41.71% |           0      0.00%     41.71% |       67462      8.66%     50.37% |       38751      4.98%     55.35% |       18160      2.33%     57.68% |       85755     11.01%     68.69% |       39351      5.05%     73.74% |       67520      8.67%     82.41% |       29739      3.82%     86.23% |       49103      6.30%     92.53% |       58164      7.47%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       778845                      
system.ruby.L1Cache_Controller.NP.Load   |       94612     15.03%     15.03% |       74982     11.91%     26.95% |       46442      7.38%     34.33% |       37047      5.89%     40.21% |       15851      2.52%     42.73% |         182      0.03%     42.76% |         182      0.03%     42.79% |       57397      9.12%     51.91% |       26518      4.21%     56.12% |       15939      2.53%     58.65% |       74335     11.81%     70.46% |       26911      4.28%     74.74% |       57809      9.19%     83.93% |       16635      2.64%     86.57% |       37442      5.95%     92.52% |       47093      7.48%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       629377                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2496      9.63%      9.63% |        1678      6.47%     16.10% |        1657      6.39%     22.49% |        1677      6.47%     28.96% |        1667      6.43%     35.39% |           0      0.00%     35.39% |           0      0.00%     35.39% |        2500      9.64%     45.04% |        1694      6.53%     51.57% |        1665      6.42%     57.99% |        2492      9.61%     67.61% |        1665      6.42%     74.03% |        1667      6.43%     80.46% |        1702      6.57%     87.02% |        1663      6.41%     93.44% |        1701      6.56%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25924                      
system.ruby.L1Cache_Controller.NP.Store  |        3482      2.09%      2.09% |        3481      2.09%      4.19% |       19254     11.58%     15.77% |       21643     13.02%     28.78% |       13793      8.30%     37.08% |         175      0.11%     37.18% |         175      0.11%     37.29% |       11215      6.74%     44.03% |       13385      8.05%     52.08% |        3366      2.02%     54.11% |       12572      7.56%     61.67% |       13590      8.17%     69.84% |       10855      6.53%     76.37% |       14252      8.57%     84.94% |       12814      7.71%     92.65% |       12223      7.35%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       166275                      
system.ruby.L1Cache_Controller.NP.Inv    |         453      6.01%      6.01% |         390      5.18%     11.19% |         575      7.63%     18.82% |         429      5.69%     24.51% |         627      8.32%     32.83% |           0      0.00%     32.83% |           0      0.00%     32.83% |         434      5.76%     38.59% |         471      6.25%     44.84% |         749      9.94%     54.78% |         551      7.31%     62.09% |         526      6.98%     69.07% |         613      8.13%     77.20% |         571      7.58%     84.78% |         562      7.46%     92.24% |         585      7.76%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7536                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          56     13.76%     13.76% |          21      5.16%     18.92% |          56     13.76%     32.68% |          20      4.91%     37.59% |          13      3.19%     40.79% |           0      0.00%     40.79% |           0      0.00%     40.79% |          30      7.37%     48.16% |           9      2.21%     50.37% |           0      0.00%     50.37% |          65     15.97%     66.34% |          13      3.19%     69.53% |          58     14.25%     83.78% |           3      0.74%     84.52% |          32      7.86%     92.38% |          31      7.62%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          407                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          48     12.57%     12.57% |          28      7.33%     19.90% |          43     11.26%     31.15% |          47     12.30%     43.46% |           8      2.09%     45.55% |           0      0.00%     45.55% |           0      0.00%     45.55% |          27      7.07%     52.62% |           7      1.83%     54.45% |           0      0.00%     54.45% |          46     12.04%     66.49% |          14      3.66%     70.16% |          47     12.30%     82.46% |           4      1.05%     83.51% |          39     10.21%     93.72% |          24      6.28%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          382                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.52%      3.52% |         522      3.52%      7.03% |         521      3.51%     10.54% |         522      3.52%     14.05% |         522      3.52%     17.57% |        3760     25.32%     42.89% |        3784     25.48%     68.37% |         521      3.51%     71.88% |         522      3.52%     75.40% |         522      3.52%     78.91% |         522      3.52%     82.43% |         522      3.52%     85.95% |         521      3.51%     89.45% |         522      3.52%     92.97% |         522      3.52%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14849                      
system.ruby.L1Cache_Controller.S.Ifetch  |     5234106      8.58%      8.58% |     4821090      7.91%     16.49% |     4534243      7.44%     23.93% |     4379817      7.18%     31.11% |     3786650      6.21%     37.32% |           0      0.00%     37.32% |           0      0.00%     37.32% |     4609236      7.56%     44.88% |     4001016      6.56%     51.44% |     3581450      5.87%     57.32% |     4987009      8.18%     65.50% |     4013056      6.58%     72.08% |     4611608      7.56%     79.64% |     3784609      6.21%     85.85% |     4214192      6.91%     92.76% |     4413596      7.24%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60971678                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         199      7.04%      7.04% |         107      3.79%     10.83% |         203      7.19%     18.02% |         177      6.27%     24.28% |         209      7.40%     31.68% |         189      6.69%     38.37% |         205      7.26%     45.63% |         135      4.78%     50.41% |         102      3.61%     54.02% |         252      8.92%     62.94% |         184      6.51%     69.45% |         181      6.41%     75.86% |         229      8.11%     83.96% |         172      6.09%     90.05% |         157      5.56%     95.61% |         124      4.39%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2825                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2059     10.22%     10.22% |        1261      6.26%     16.48% |        1230      6.11%     22.58% |        1246      6.18%     28.77% |        1275      6.33%     35.10% |           0      0.00%     35.10% |           0      0.00%     35.10% |        2088     10.36%     45.46% |        1305      6.48%     51.94% |        1275      6.33%     58.27% |        2063     10.24%     68.51% |        1267      6.29%     74.80% |        1228      6.10%     80.89% |        1311      6.51%     87.40% |        1245      6.18%     93.58% |        1294      6.42%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20147                      
system.ruby.L1Cache_Controller.E.Load    |      275797      7.13%      7.13% |      272524      7.05%     14.18% |      271035      7.01%     21.19% |      262571      6.79%     27.98% |      269521      6.97%     34.96% |          76      0.00%     34.96% |          52      0.00%     34.96% |      288115      7.45%     42.41% |      272170      7.04%     49.45% |      286349      7.41%     56.86% |      263149      6.81%     63.66% |      262608      6.79%     70.46% |      284564      7.36%     77.82% |      281150      7.27%     85.09% |      286660      7.41%     92.50% |      289826      7.50%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3866167                      
system.ruby.L1Cache_Controller.E.Store   |       82768     17.82%     17.82% |       63270     13.62%     31.45% |       34816      7.50%     38.94% |       25343      5.46%     44.40% |        4329      0.93%     45.33% |           0      0.00%     45.33% |           0      0.00%     45.33% |       45627      9.83%     55.16% |       14884      3.21%     58.36% |        4378      0.94%     59.31% |       62365     13.43%     72.74% |       15248      3.28%     76.02% |       46004      9.91%     85.93% |        4330      0.93%     86.86% |       25548      5.50%     92.36% |       35485      7.64%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       464395                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8      9.76%      9.76% |           0      0.00%      9.76% |           0      0.00%      9.76% |           0      0.00%      9.76% |           2      2.44%     12.20% |          63     76.83%     89.02% |           0      0.00%     89.02% |           3      3.66%     92.68% |           0      0.00%     92.68% |           6      7.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           82                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11576      7.19%      7.19% |       11439      7.11%     14.30% |       11360      7.06%     21.36% |       11439      7.11%     28.47% |       11260      7.00%     35.47% |           0      0.00%     35.47% |           0      0.00%     35.47% |       11508      7.15%     42.62% |       11370      7.07%     49.69% |       11296      7.02%     56.71% |       11703      7.27%     63.98% |       11398      7.08%     71.06% |       11546      7.18%     78.24% |       12043      7.48%     85.72% |       11629      7.23%     92.95% |       11344      7.05%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160911                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     50.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.M.Load    |      715744     10.19%     10.19% |      620866      8.84%     19.03% |      545651      7.77%     26.79% |      516100      7.35%     34.14% |      372378      5.30%     39.44% |           0      0.00%     39.44% |           0      0.00%     39.44% |      550795      7.84%     47.28% |      420876      5.99%     53.27% |      312235      4.44%     57.71% |      664513      9.46%     67.17% |      433155      6.17%     73.34% |      554800      7.90%     81.23% |      359531      5.12%     86.35% |      456969      6.50%     92.86% |      501910      7.14%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7025523                      
system.ruby.L1Cache_Controller.M.Store   |      438820      8.77%      8.77% |      399297      7.98%     16.74% |      375704      7.51%     24.25% |      361451      7.22%     31.47% |      303391      6.06%     37.53% |        3675      0.07%     37.60% |        3675      0.07%     37.67% |      381486      7.62%     45.30% |      323745      6.47%     51.76% |      281294      5.62%     57.38% |      417690      8.34%     65.73% |      324973      6.49%     72.22% |      381553      7.62%     79.84% |      302580      6.04%     85.88% |      343885      6.87%     92.75% |      362826      7.25%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5006045                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          85     22.97%     22.97% |           0      0.00%     22.97% |           0      0.00%     22.97% |           0      0.00%     22.97% |          42     11.35%     34.32% |         181     48.92%     83.24% |           0      0.00%     83.24% |          21      5.68%     88.92% |           1      0.27%     89.19% |          36      9.73%     98.92% |           3      0.81%     99.73% |           1      0.27%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          370                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       85372     13.82%     13.82% |       65879     10.66%     24.48% |       53184      8.61%     33.08% |       46099      7.46%     40.54% |       17232      2.79%     43.33% |           0      0.00%     43.33% |           0      0.00%     43.33% |       55954      9.06%     52.39% |       27381      4.43%     56.82% |        6864      1.11%     57.93% |       74052     11.98%     69.91% |       27953      4.52%     74.44% |       55974      9.06%     83.50% |       17696      2.86%     86.36% |       37474      6.06%     92.42% |       46820      7.58%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       617934                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.95%      2.95% |          52      2.95%      5.90% |          52      2.95%      8.85% |          52      2.95%     11.80% |          52      2.95%     14.76% |         525     29.80%     44.55% |         525     29.80%     74.35% |          50      2.84%     77.19% |          52      2.95%     80.14% |          52      2.95%     83.09% |          52      2.95%     86.04% |          50      2.84%     88.88% |          44      2.50%     91.37% |          48      2.72%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       94534     15.05%     15.05% |       74904     11.93%     26.98% |       46365      7.38%     34.37% |       36969      5.89%     40.25% |       15773      2.51%     42.77% |           8      0.00%     42.77% |           8      0.00%     42.77% |       57320      9.13%     51.90% |       26440      4.21%     56.11% |       15861      2.53%     58.63% |       74257     11.83%     70.46% |       26833      4.27%     74.73% |       57732      9.19%     83.93% |       16557      2.64%     86.56% |       37364      5.95%     92.51% |       47015      7.49%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       627940                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         356     20.20%     41.49% |         356     20.20%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2555      9.69%      9.69% |        1702      6.45%     16.14% |        1715      6.50%     22.65% |        1700      6.45%     29.09% |        1683      6.38%     35.48% |           0      0.00%     35.48% |           0      0.00%     35.48% |        2532      9.60%     45.08% |        1706      6.47%     51.55% |        1668      6.33%     57.87% |        2560      9.71%     67.58% |        1681      6.37%     73.96% |        1727      6.55%     80.50% |        1708      6.48%     86.98% |        1698      6.44%     93.42% |        1735      6.58%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        26370                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.45%      7.45% |          26      7.45%     14.90% |          26      7.45%     22.35% |          24      6.88%     29.23% |          24      6.88%     36.10% |           0      0.00%     36.10% |           0      0.00%     36.10% |          24      6.88%     42.98% |          26      7.45%     50.43% |          25      7.16%     57.59% |          26      7.45%     65.04% |          24      6.88%     71.92% |          22      6.30%     78.22% |          24      6.88%     85.10% |          26      7.45%     92.55% |          26      7.45%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          349                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3456      2.08%      2.08% |        3455      2.08%      4.17% |       19228     11.59%     15.75% |       21619     13.03%     28.78% |       13769      8.30%     37.08% |         175      0.11%     37.19% |         175      0.11%     37.29% |       11191      6.74%     44.04% |       13359      8.05%     52.09% |        3341      2.01%     54.10% |       12546      7.56%     61.66% |       13566      8.18%     69.84% |       10834      6.53%     76.37% |       14228      8.57%     84.94% |       12788      7.71%     92.65% |       12197      7.35%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       165927                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           2     28.57%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          27      2.54%      5.08% |          27      2.54%      7.62% |          25      2.35%      9.97% |          25      2.35%     12.32% |         350     32.93%     45.25% |         350     32.93%     78.17% |          25      2.35%     80.53% |          27      2.54%     83.07% |          26      2.45%     85.51% |          27      2.54%     88.05% |          25      2.35%     90.40% |          23      2.16%     92.57% |          25      2.35%     94.92% |          27      2.54%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       96948     12.45%     12.45% |       77318      9.93%     22.37% |       64544      8.29%     30.66% |       57538      7.39%     38.05% |       28492      3.66%     41.71% |           0      0.00%     41.71% |           0      0.00%     41.71% |       67462      8.66%     50.37% |       38751      4.98%     55.35% |       18160      2.33%     57.68% |       85755     11.01%     68.69% |       39351      5.05%     73.74% |       67520      8.67%     82.41% |       29739      3.82%     86.23% |       49103      6.30%     92.53% |       58164      7.47%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       778845                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1606      6.10%      6.10% |        1519      5.77%     11.87% |        1739      6.60%     18.47% |        1356      5.15%     23.62% |        1699      6.45%     30.07% |        1441      5.47%     35.54% |        1496      5.68%     41.22% |        1414      5.37%     46.59% |        1508      5.73%     52.32% |        1291      4.90%     57.22% |        1430      5.43%     62.65% |        1432      5.44%     68.09% |        1389      5.27%     73.37% |        1438      5.46%     78.83% |        4127     15.67%     94.50% |        1449      5.50%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        26334                      
system.ruby.L2Cache_Controller.L1_GETS   |       39291      6.24%      6.24% |       39232      6.23%     12.47% |       38771      6.16%     18.63% |       39404      6.26%     24.88% |       38786      6.16%     31.04% |       38844      6.17%     37.21% |       39105      6.21%     43.42% |       39341      6.25%     49.67% |       39464      6.27%     55.93% |       38992      6.19%     62.13% |       39335      6.25%     68.37% |       40212      6.39%     74.76% |       39926      6.34%     81.10% |       40027      6.36%     87.45% |       40270      6.39%     93.85% |       38741      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       629741                      
system.ruby.L2Cache_Controller.L1_GETX   |       10295      6.19%      6.19% |       10481      6.30%     12.49% |       10501      6.32%     18.81% |       10363      6.23%     25.04% |       10430      6.27%     31.32% |       10344      6.22%     37.54% |       10301      6.20%     43.73% |       10469      6.30%     50.03% |       10315      6.20%     56.23% |       10337      6.22%     62.45% |       10363      6.23%     68.68% |       10288      6.19%     74.87% |       10254      6.17%     81.03% |       10211      6.14%     87.18% |       10936      6.58%     93.75% |       10389      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       166277                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48578      6.24%      6.24% |       48705      6.25%     12.49% |       48211      6.19%     18.68% |       48703      6.25%     24.93% |       48152      6.18%     31.12% |       48068      6.17%     37.29% |       48286      6.20%     43.49% |       48693      6.25%     49.74% |       48662      6.25%     55.99% |       48199      6.19%     62.18% |       48583      6.24%     68.41% |       49388      6.34%     74.76% |       49117      6.31%     81.06% |       49177      6.31%     87.38% |       50198      6.45%     93.82% |       48125      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       778845                      
system.ruby.L2Cache_Controller.L2_Replacement |        4379      6.31%      6.31% |        4326      6.23%     12.54% |        4335      6.24%     18.78% |        4388      6.32%     25.10% |        4266      6.14%     31.24% |        4310      6.21%     37.45% |        4291      6.18%     43.63% |        4310      6.21%     49.84% |        4354      6.27%     56.11% |        4275      6.16%     62.26% |        4327      6.23%     68.49% |        4352      6.27%     74.76% |        4318      6.22%     80.98% |        4416      6.36%     87.34% |        4444      6.40%     93.74% |        4348      6.26%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        69439                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3525      6.32%      6.32% |        3448      6.18%     12.49% |        3397      6.09%     18.58% |        3415      6.12%     24.70% |        3407      6.10%     30.80% |        3482      6.24%     37.04% |        3521      6.31%     43.35% |        3540      6.34%     49.69% |        3624      6.49%     56.18% |        3311      5.93%     62.11% |        3411      6.11%     68.23% |        3458      6.20%     74.42% |        3598      6.45%     80.87% |        3566      6.39%     87.26% |        3577      6.41%     93.66% |        3536      6.34%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        55816                      
system.ruby.L2Cache_Controller.Mem_Data  |       39693      6.26%      6.26% |       39517      6.23%     12.50% |       39470      6.23%     18.72% |       39617      6.25%     24.98% |       39390      6.21%     31.19% |       39566      6.24%     37.43% |       39619      6.25%     43.68% |       39643      6.25%     49.94% |       39787      6.28%     56.22% |       39333      6.21%     62.42% |       39533      6.24%     68.66% |       39583      6.25%     74.90% |       39720      6.27%     81.17% |       39796      6.28%     87.45% |       39859      6.29%     93.74% |       39683      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       633809                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7904      6.31%      6.31% |        7774      6.21%     12.52% |        7732      6.17%     18.69% |        7803      6.23%     24.92% |        7673      6.13%     31.05% |        7792      6.22%     37.27% |        7812      6.24%     43.50% |        7850      6.27%     49.77% |        7978      6.37%     56.14% |        7586      6.06%     62.20% |        7738      6.18%     68.37% |        7810      6.24%     74.61% |        7916      6.32%     80.93% |        7982      6.37%     87.30% |        8021      6.40%     93.71% |        7884      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       125255                      
system.ruby.L2Cache_Controller.WB_Data   |          92      4.32%      4.32% |          94      4.41%      8.72% |         120      5.63%     14.35% |         120      5.63%     19.98% |         124      5.82%     25.80% |         165      7.74%     33.54% |         161      7.55%     41.09% |         164      7.69%     48.78% |         162      7.60%     56.38% |         162      7.60%     63.98% |         151      7.08%     71.06% |         147      6.89%     77.95% |         138      6.47%     84.43% |         141      6.61%     91.04% |          91      4.27%     95.31% |         100      4.69%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2132                      
system.ruby.L2Cache_Controller.Ack       |           3     12.50%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           3     12.50%     50.00% |           0      0.00%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           3     12.50%     75.00% |           0      0.00%     75.00% |           1      4.17%     79.17% |           3     12.50%     91.67% |           0      0.00%     91.67% |           2      8.33%    100.00%
system.ruby.L2Cache_Controller.Ack::total           24                      
system.ruby.L2Cache_Controller.Ack_all   |         577      6.17%      6.17% |         611      6.54%     12.71% |         621      6.64%     19.35% |         553      5.92%     25.26% |         587      6.28%     31.54% |         626      6.70%     38.24% |         622      6.65%     44.89% |         576      6.16%     51.05% |         637      6.81%     57.87% |         470      5.03%     62.89% |         502      5.37%     68.26% |         573      6.13%     74.39% |         587      6.28%     80.67% |         584      6.25%     86.92% |         650      6.95%     93.87% |         573      6.13%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9349                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         136      7.72%     71.85% |         132      7.49%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1762                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49544      6.23%      6.23% |       49671      6.25%     12.48% |       49202      6.19%     18.67% |       49697      6.25%     24.92% |       49145      6.18%     31.10% |       49104      6.18%     37.28% |       49322      6.20%     43.49% |       49726      6.26%     49.74% |       49686      6.25%     55.99% |       49233      6.19%     62.19% |       49618      6.24%     68.43% |       50424      6.34%     74.77% |       50124      6.31%     81.08% |       50182      6.31%     87.39% |       51164      6.44%     93.82% |       49088      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       794930                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1362      6.41%      6.41% |        1366      6.43%     12.84% |        1501      7.07%     19.91% |        1293      6.09%     26.00% |        1345      6.33%     32.33% |        1345      6.33%     38.66% |        1279      6.02%     44.68% |        1294      6.09%     50.78% |        1364      6.42%     57.20% |        1165      5.48%     62.68% |        1249      5.88%     68.56% |        1271      5.98%     74.55% |        1237      5.82%     80.37% |        1302      6.13%     86.50% |        1517      7.14%     93.64% |        1350      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21240                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29315      6.27%      6.27% |       29052      6.21%     12.48% |       28828      6.17%     18.65% |       29225      6.25%     24.90% |       28947      6.19%     31.09% |       29137      6.23%     37.32% |       29250      6.26%     43.58% |       29257      6.26%     49.84% |       29378      6.28%     56.12% |       29151      6.23%     62.35% |       29226      6.25%     68.61% |       29300      6.27%     74.87% |       29470      6.30%     81.18% |       29441      6.30%     87.47% |       29292      6.26%     93.74% |       29283      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467552                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9016      6.22%      6.22% |        9099      6.27%     12.49% |        9141      6.30%     18.80% |        9099      6.27%     25.07% |        9098      6.27%     31.34% |        9084      6.26%     37.61% |        9090      6.27%     43.88% |        9092      6.27%     50.15% |        9045      6.24%     56.38% |        9017      6.22%     62.60% |        9058      6.25%     68.85% |        9012      6.21%     75.06% |        9013      6.22%     81.28% |        9053      6.24%     87.52% |        9050      6.24%     93.76% |        9050      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       145017                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         230      4.57%      4.57% |         153      3.04%      7.61% |         236      4.69%     12.29% |          63      1.25%     13.55% |         354      7.03%     20.58% |          96      1.91%     22.48% |         217      4.31%     26.79% |         119      2.36%     29.16% |         130      2.58%     31.74% |         112      2.22%     33.96% |         181      3.59%     37.56% |         161      3.20%     40.75% |         152      3.02%     43.77% |         136      2.70%     46.47% |        2596     51.56%     98.03% |          99      1.97%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5035                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.90%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          11     28.21%     64.10% |          14     35.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           39                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.93%      3.93% |          14      3.93%      7.87% |          28      7.87%     15.73% |          28      7.87%     23.60% |          28      7.87%     31.46% |          28      7.87%     39.33% |          28      7.87%     47.19% |          28      7.87%     55.06% |          27      7.58%     62.64% |          27      7.58%     70.22% |          26      7.30%     77.53% |          24      6.74%     84.27% |          14      3.93%     88.20% |          14      3.93%     92.13% |          14      3.93%     96.07% |          14      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          356                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3     12.50%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           3     12.50%     50.00% |           0      0.00%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           3     12.50%     75.00% |           0      0.00%     75.00% |           1      4.17%     79.17% |           3     12.50%     91.67% |           0      0.00%     91.67% |           2      8.33%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           24                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         568      6.15%      6.15% |         606      6.56%     12.70% |         615      6.65%     19.36% |         545      5.90%     25.25% |         581      6.29%     31.54% |         619      6.70%     38.23% |         616      6.66%     44.90% |         570      6.17%     51.07% |         624      6.75%     57.82% |         466      5.04%     62.86% |         494      5.34%     68.20% |         567      6.13%     74.34% |         582      6.30%     80.63% |         575      6.22%     86.85% |         646      6.99%     93.84% |         569      6.16%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9243                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9906      6.18%      6.18% |       10110      6.30%     12.48% |        9831      6.13%     18.61% |       10081      6.29%     24.89% |        9741      6.07%     30.97% |        9567      5.96%     36.93% |        9715      6.06%     42.99% |        9944      6.20%     49.19% |        9937      6.20%     55.39% |        9689      6.04%     61.43% |        9973      6.22%     67.64% |       10780      6.72%     74.37% |       10344      6.45%     80.82% |       10474      6.53%     87.35% |       10908      6.80%     94.15% |        9388      5.85%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       160388                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1265      6.05%      6.05% |        1368      6.55%     12.60% |        1332      6.37%     18.98% |        1236      5.92%     24.89% |        1303      6.24%     31.13% |        1232      5.90%     37.02% |        1183      5.66%     42.68% |        1349      6.46%     49.14% |        1242      5.94%     55.08% |        1292      6.18%     61.27% |        1277      6.11%     67.38% |        1248      5.97%     73.35% |        1227      5.87%     79.22% |        1144      5.47%     84.70% |        1872      8.96%     93.66% |        1325      6.34%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20895                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4369      6.30%      6.30% |        4321      6.23%     12.54% |        4323      6.24%     18.77% |        4377      6.31%     25.09% |        4259      6.14%     31.23% |        4298      6.20%     37.43% |        4285      6.18%     43.61% |        4305      6.21%     49.82% |        4344      6.27%     56.09% |        4272      6.16%     62.25% |        4319      6.23%     68.48% |        4346      6.27%     74.75% |        4313      6.22%     80.97% |        4409      6.36%     87.33% |        4438      6.40%     93.73% |        4345      6.27%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        69323                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2936      6.35%      6.35% |        2818      6.10%     12.45% |        2766      5.99%     18.44% |        2851      6.17%     24.61% |        2801      6.06%     30.67% |        2843      6.15%     36.82% |        2884      6.24%     43.06% |        2945      6.37%     49.43% |        2973      6.43%     55.87% |        2820      6.10%     61.97% |        2902      6.28%     68.25% |        2876      6.22%     74.47% |        2990      6.47%     80.94% |        2960      6.41%     87.35% |        2912      6.30%     93.65% |        2936      6.35%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        46213                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         136      7.72%     71.85% |         132      7.49%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1762                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           2     25.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48578      6.24%      6.24% |       48705      6.25%     12.49% |       48211      6.19%     18.68% |       48703      6.25%     24.93% |       48152      6.18%     31.12% |       48068      6.17%     37.29% |       48286      6.20%     43.49% |       48693      6.25%     49.74% |       48662      6.25%     55.99% |       48199      6.19%     62.18% |       48583      6.24%     68.41% |       49388      6.34%     74.76% |       49117      6.31%     81.06% |       49177      6.31%     87.38% |       50198      6.45%     93.82% |       48125      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       778845                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           7      7.61%      7.61% |           4      4.35%     11.96% |          10     10.87%     22.83% |           9      9.78%     32.61% |           6      6.52%     39.13% |           9      9.78%     48.91% |           6      6.52%     55.43% |           4      4.35%     59.78% |           9      9.78%     69.57% |           2      2.17%     71.74% |           5      5.43%     77.17% |           6      6.52%     83.70% |           4      4.35%     88.04% |           4      4.35%     92.39% |           6      6.52%     98.91% |           1      1.09%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           92                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          21      5.83%      5.83% |          24      6.67%     12.50% |          16      4.44%     16.94% |          19      5.28%     22.22% |          25      6.94%     29.17% |          20      5.56%     34.72% |          21      5.83%     40.56% |          25      6.94%     47.50% |          27      7.50%     55.00% |          25      6.94%     61.94% |          15      4.17%     66.11% |          15      4.17%     70.28% |          26      7.22%     77.50% |          31      8.61%     86.11% |          19      5.28%     91.39% |          31      8.61%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          360                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7904      6.31%      6.31% |        7774      6.21%     12.52% |        7732      6.17%     18.69% |        7803      6.23%     24.92% |        7673      6.13%     31.05% |        7792      6.22%     37.27% |        7812      6.24%     43.50% |        7850      6.27%     49.77% |        7978      6.37%     56.14% |        7586      6.06%     62.20% |        7738      6.18%     68.37% |        7810      6.24%     74.61% |        7916      6.32%     80.93% |        7982      6.37%     87.30% |        8021      6.40%     93.71% |        7884      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       125255                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      5.26%      5.26% |           2      5.26%     10.53% |           6     15.79%     26.32% |           5     13.16%     39.47% |           4     10.53%     50.00% |           6     15.79%     65.79% |           2      5.26%     71.05% |           1      2.63%     73.68% |           1      2.63%     76.32% |           0      0.00%     76.32% |           2      5.26%     81.58% |           2      5.26%     86.84% |           3      7.89%     94.74% |           0      0.00%     94.74% |           2      5.26%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           38                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5      9.26%      9.26% |           2      3.70%     12.96% |           4      7.41%     20.37% |           4      7.41%     27.78% |           2      3.70%     31.48% |           3      5.56%     37.04% |           4      7.41%     44.44% |           3      5.56%     50.00% |           8     14.81%     64.81% |           2      3.70%     68.52% |           3      5.56%     74.07% |           4      7.41%     81.48% |           1      1.85%     83.33% |           4      7.41%     90.74% |           4      7.41%     98.15% |           1      1.85%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           54                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          20      6.02%      6.02% |          22      6.63%     12.65% |          16      4.82%     17.47% |          17      5.12%     22.59% |          22      6.63%     29.22% |          19      5.72%     34.94% |          19      5.72%     40.66% |          23      6.93%     47.59% |          23      6.93%     54.52% |          24      7.23%     61.75% |          13      3.92%     65.66% |          13      3.92%     69.58% |          23      6.93%     76.51% |          29      8.73%     85.24% |          19      5.72%     90.96% |          30      9.04%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          332                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      3.57%      3.57% |           2      7.14%     10.71% |           0      0.00%     10.71% |           2      7.14%     17.86% |           3     10.71%     28.57% |           1      3.57%     32.14% |           2      7.14%     39.29% |           2      7.14%     46.43% |           4     14.29%     60.71% |           1      3.57%     64.29% |           2      7.14%     71.43% |           2      7.14%     78.57% |           3     10.71%     89.29% |           2      7.14%     96.43% |           0      0.00%     96.43% |           1      3.57%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           28                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         568      6.15%      6.15% |         606      6.56%     12.70% |         615      6.65%     19.36% |         545      5.90%     25.25% |         581      6.29%     31.54% |         619      6.70%     38.23% |         616      6.66%     44.90% |         570      6.17%     51.07% |         624      6.75%     57.82% |         466      5.04%     62.86% |         494      5.34%     68.20% |         567      6.13%     74.34% |         582      6.30%     80.63% |         575      6.22%     86.85% |         646      6.99%     93.84% |         569      6.16%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9243                      
system.ruby.L2Cache_Controller.S_I.Ack   |           3     12.50%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           3     12.50%     50.00% |           0      0.00%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           3     12.50%     75.00% |           0      0.00%     75.00% |           1      4.17%     79.17% |           3     12.50%     91.67% |           0      0.00%     91.67% |           2      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           24                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           3     12.50%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           3     12.50%     50.00% |           0      0.00%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           3     12.50%     75.00% |           0      0.00%     75.00% |           1      4.17%     79.17% |           3     12.50%     91.67% |           0      0.00%     91.67% |           2      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           24                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29315      6.27%      6.27% |       29052      6.21%     12.48% |       28828      6.17%     18.65% |       29225      6.25%     24.90% |       28947      6.19%     31.09% |       29137      6.23%     37.32% |       29250      6.26%     43.58% |       29257      6.26%     49.84% |       29378      6.28%     56.12% |       29151      6.23%     62.35% |       29226      6.25%     68.61% |       29300      6.27%     74.87% |       29470      6.30%     81.18% |       29441      6.30%     87.47% |       29292      6.26%     93.74% |       29283      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467552                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1362      6.41%      6.41% |        1366      6.43%     12.84% |        1501      7.07%     19.91% |        1293      6.09%     26.00% |        1345      6.33%     32.33% |        1345      6.33%     38.66% |        1279      6.02%     44.68% |        1294      6.09%     50.78% |        1364      6.42%     57.20% |        1165      5.48%     62.68% |        1249      5.88%     68.56% |        1271      5.98%     74.55% |        1237      5.82%     80.37% |        1302      6.13%     86.50% |        1517      7.14%     93.64% |        1350      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21240                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9016      6.22%      6.22% |        9099      6.27%     12.49% |        9141      6.30%     18.80% |        9099      6.27%     25.07% |        9098      6.27%     31.34% |        9084      6.26%     37.61% |        9090      6.27%     43.88% |        9092      6.27%     50.15% |        9045      6.24%     56.38% |        9017      6.22%     62.60% |        9058      6.25%     68.85% |        9012      6.21%     75.06% |        9013      6.22%     81.28% |        9053      6.24%     87.52% |        9050      6.24%     93.76% |        9050      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       145017                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.93%      3.93% |          42      3.93%      7.85% |          70      6.54%     14.39% |          56      5.23%     19.63% |          56      5.23%     24.86% |          84      7.85%     32.71% |          84      7.85%     40.56% |          84      7.85%     48.41% |          83      7.76%     56.17% |          83      7.76%     63.93% |          82      7.66%     71.59% |          80      7.48%     79.07% |          70      6.54%     85.61% |          70      6.54%     92.15% |          42      3.93%     96.07% |          42      3.93%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1070                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49502      6.24%      6.24% |       49629      6.25%     12.49% |       49132      6.19%     18.68% |       49641      6.25%     24.93% |       49089      6.18%     31.11% |       49020      6.17%     37.29% |       49238      6.20%     43.49% |       49642      6.25%     49.74% |       49603      6.25%     55.99% |       49150      6.19%     62.18% |       49536      6.24%     68.42% |       50344      6.34%     74.76% |       50054      6.31%     81.07% |       50112      6.31%     87.38% |       51122      6.44%     93.82% |       49046      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       793860                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.00%      4.00% |          69      3.95%      7.95% |          98      5.60%     13.55% |          98      5.60%     19.15% |          97      5.55%     24.70% |         139      7.95%     32.65% |         138      7.89%     40.54% |         140      8.00%     48.54% |         136      7.78%     56.32% |         136      7.78%     64.09% |         136      7.78%     71.87% |         131      7.49%     79.36% |         112      6.40%     85.76% |         110      6.29%     92.05% |          69      3.95%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1749                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           2     15.38%     38.46% |           0      0.00%     38.46% |           2     15.38%     53.85% |           2     15.38%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           2     15.38%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           13                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           2     15.38%     38.46% |           0      0.00%     38.46% |           2     15.38%     53.85% |           2     15.38%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           2     15.38%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           13                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.00%      4.00% |          69      3.95%      7.95% |          98      5.60%     13.55% |          98      5.60%     19.15% |          97      5.55%     24.70% |         139      7.95%     32.65% |         138      7.89%     40.54% |         140      8.00%     48.54% |         136      7.78%     56.32% |         136      7.78%     64.09% |         136      7.78%     71.87% |         131      7.49%     79.36% |         112      6.40%     85.76% |         110      6.29%     92.05% |          69      3.95%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1749                      

---------- End Simulation Statistics   ----------
