// Seed: 4092490449
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    #1 begin : LABEL_0
      id_1 = id_3;
      id_2 <= id_4;
      id_2 <= 1;
    end
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign id_4 = 1;
  wire id_6;
  assign id_4 = 1;
  wire id_7;
  wire id_8;
  assign id_5 = id_5;
endmodule
