5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (bassign3.vcd) 2 -o (bassign3.cdd) 2 -v (bassign3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 bassign3.v 1 21 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 107000a 1 0 1 0 2 17 0 3 0 1 0 0
1 b 2 3 107000d 1 0 1 0 2 17 0 3 0 2 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 bassign3.v 5 10 1 
2 2 6 6 6 50008 1 0 21004 0 0 2 16 0 0
2 3 6 6 6 10001 0 1 1410 0 0 2 1 a
2 4 6 6 6 10008 1 37 16 2 3
2 5 7 7 7 c000f 1 0 21004 0 0 2 16 0 0
2 6 7 7 7 80008 0 1 1410 0 0 2 1 b
2 7 7 7 7 8000f 1 37 16 5 6
2 8 8 8 8 20002 1 0 1008 0 0 32 48 5 0
2 9 8 8 8 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 9 9 9 9000f 1 0 21008 0 0 4 16 6 0
2 11 9 9 9 40004 0 1 1410 0 0 2 1 b
2 12 9 9 9 20002 0 1 1410 0 0 2 1 a
2 13 9 9 9 20004 0 31 1430 11 12 4 18 0 f 0 0 0 0
2 14 9 9 9 10005 0 26 1420 13 0 4 18 0 f 0 0 0 0
2 15 9 9 9 1000f 1 37 a 10 14
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 15 0 4
4 15 0 0 0 4
3 1 main.u$1 "main.u$1" 0 bassign3.v 12 19 1 
