{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-21 17:52:47.928\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:47.932\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.133\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\my_ddr_test.bit\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.134\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2025-04-07 15:29:05\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.139\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7360-K160T\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.140\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 2420001BL5\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.140\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.140\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.140\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.141\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.142\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.142\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.375\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"my_ddr_test.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.376\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.377\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m703\u001b[0m - \u001b[1mPlease check the I/O voltage settings.\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.378\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m704\u001b[0m - \u001b[1mBank 12 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.378\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m705\u001b[0m - \u001b[1mBank 15 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.378\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m706\u001b[0m - \u001b[1mBank 16 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.379\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m707\u001b[0m - \u001b[1mBank 32 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.380\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.380\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.380\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.381\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:48.381\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:49.384\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "962951ff65014ea89c57b94a162ee22d",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "Output()"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"></pre>\n"
      ],
      "text/plain": []
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "52d6a84a1af64924b9d96e3dd8ba35d8",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "Output()"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"></pre>\n"
      ],
      "text/plain": []
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\">\n",
       "\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\n",
       "\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"><span style=\"font-style: italic\">          DRAM Test Summary           </span>\n",
       "┏━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━┓\n",
       "┃<span style=\"font-weight: bold\"> Metric              </span>┃<span style=\"font-weight: bold\">        Value </span>┃\n",
       "┡━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━┩\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Addresses     </span>│<span style=\"color: #008000; text-decoration-color: #008000\">        1,000 </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Sequential Access   </span>│<span style=\"color: #008000; text-decoration-color: #008000\">          Yes </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Write Transfer Rate </span>│<span style=\"color: #008000; text-decoration-color: #008000\"> 108.95 KiB/s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Read Transfer Rate  </span>│<span style=\"color: #008000; text-decoration-color: #008000\">   3.08 KiB/s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Write Duration      </span>│<span style=\"color: #008000; text-decoration-color: #008000\">       0.29 s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Read Duration       </span>│<span style=\"color: #008000; text-decoration-color: #008000\">       5.07 s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Bytes Written </span>│<span style=\"color: #008000; text-decoration-color: #008000\">    31.25 KiB </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Bytes Read    </span>│<span style=\"color: #008000; text-decoration-color: #008000\">    15.62 KiB </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Correct Reads       </span>│<span style=\"color: #008000; text-decoration-color: #008000\">  1,000/1,000 </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Success Rate        </span>│<span style=\"color: #008000; text-decoration-color: #008000\">      100.00% </span>│\n",
       "└─────────────────────┴──────────────┘\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\u001b[3m          DRAM Test Summary           \u001b[0m\n",
       "┏━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━┓\n",
       "┃\u001b[1m \u001b[0m\u001b[1mMetric             \u001b[0m\u001b[1m \u001b[0m┃\u001b[1m \u001b[0m\u001b[1m       Value\u001b[0m\u001b[1m \u001b[0m┃\n",
       "┡━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━┩\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Addresses    \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m       1,000\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mSequential Access  \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m         Yes\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mWrite Transfer Rate\u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m108.95 KiB/s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mRead Transfer Rate \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m  3.08 KiB/s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mWrite Duration     \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m      0.29 s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mRead Duration      \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m      5.07 s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Bytes Written\u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m   31.25 KiB\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Bytes Read   \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m   15.62 KiB\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mCorrect Reads      \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m 1,000/1,000\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mSuccess Rate       \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m     100.00%\u001b[0m\u001b[32m \u001b[0m│\n",
       "└─────────────────────┴──────────────┘\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-21 17:52:52.143\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m236\u001b[0m - \u001b[1mClosing device\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:52.144\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m241\u001b[0m - \u001b[1mDevice closed!\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "import secrets\n",
    "import time\n",
    "\n",
    "import numpy as np\n",
    "from bitslice import Bitslice\n",
    "from mms_ok import XEM7360\n",
    "from rich.console import Console\n",
    "from rich.progress import (\n",
    "    BarColumn,\n",
    "    Progress,\n",
    "    SpinnerColumn,\n",
    "    TaskProgressColumn,\n",
    "    TextColumn,\n",
    "    TimeRemainingColumn,\n",
    "    TransferSpeedColumn,\n",
    "    track,\n",
    ")\n",
    "from rich.table import Table\n",
    "\n",
    "console = Console()\n",
    "\n",
    "\n",
    "def format_bytes(bytes):\n",
    "    if bytes < 1024:\n",
    "        return f\"{bytes} B\"\n",
    "    elif bytes < 1024 * 1024:\n",
    "        return f\"{bytes / 1024:.2f} KiB\"\n",
    "    elif bytes < 1024 * 1024 * 1024:\n",
    "        return f\"{bytes / 1024 / 1024:.2f} MiB\"\n",
    "    else:\n",
    "        return f\"{bytes / 1024 / 1024 / 1024:.2f} GiB\"\n",
    "\n",
    "\n",
    "def pack_dram_inst(is_dram: bool, is_read: bool, dram_addr: int, dram_wr_data: str):\n",
    "    inst = Bitslice(value=0, size=256)\n",
    "\n",
    "    if is_read:\n",
    "        inst[128 - 1 : 0] = 0\n",
    "    else:\n",
    "        inst[128 - 1 : 0] = int(dram_wr_data, 16)\n",
    "    inst[155 - 1 : 128] = dram_addr\n",
    "    inst[155] = int(is_read)\n",
    "    inst[156] = int(is_dram)\n",
    "\n",
    "    return format(inst.value, f\"0{256//4}X\")\n",
    "\n",
    "\n",
    "def main(num_addr, sequential=True):\n",
    "    bitstream_path = r\"bitstream/my_ddr_test.bit\"\n",
    "\n",
    "    \"\"\" DATA GEN \"\"\"\n",
    "    data_dict = {}\n",
    "    for addr in range(num_addr):\n",
    "        data_dict[addr] = secrets.token_hex(nbytes=(128 // 8)).upper()\n",
    "\n",
    "    with XEM7360(bitstream_path=bitstream_path) as fpga:\n",
    "        fpga.reset()\n",
    "\n",
    "        time.sleep(2)\n",
    "\n",
    "        \"\"\" DRAM WRITE \"\"\"\n",
    "        start_time = time.perf_counter_ns()\n",
    "        total_bytes = 0\n",
    "\n",
    "        target_bytes = (256 // 8) * num_addr\n",
    "\n",
    "        with Progress(\n",
    "            SpinnerColumn(),\n",
    "            TextColumn(\"[progress.description]{task.description}\"),\n",
    "            BarColumn(),\n",
    "            TaskProgressColumn(),\n",
    "            TimeRemainingColumn(),\n",
    "            TransferSpeedColumn(),\n",
    "            console=console,\n",
    "        ) as progress:\n",
    "            task = progress.add_task(\n",
    "                \"[bold blue]DRAM WRITE\", total=target_bytes, stats=\"\"\n",
    "            )\n",
    "\n",
    "            for addr, data in data_dict.items():\n",
    "                inst = pack_dram_inst(\n",
    "                    is_dram=True, is_read=False, dram_addr=addr, dram_wr_data=data\n",
    "                )\n",
    "                fpga.WriteToBlockPipeIn(ep_addr=0x80, data=inst)\n",
    "\n",
    "                # Update progress and calculate transfer rate\n",
    "                total_bytes += 32  # 256 bites = 32 bytes per transfer\n",
    "                progress.update(task, completed=total_bytes)\n",
    "\n",
    "        write_duration = time.perf_counter_ns() - start_time\n",
    "        write_rate = (total_bytes / write_duration) * 1e9\n",
    "\n",
    "        \"\"\" DRAM READ \"\"\"\n",
    "        len_addr = len(str(num_addr))\n",
    "\n",
    "        read_addr = list(range(num_addr))\n",
    "        if not sequential:\n",
    "            np.random.shuffle(read_addr)\n",
    "\n",
    "        dram_correct = 0\n",
    "        start_time = time.perf_counter_ns()\n",
    "        total_bytes = 0\n",
    "\n",
    "        target_bytes = (128 // 8) * num_addr\n",
    "\n",
    "        with Progress(\n",
    "            SpinnerColumn(),\n",
    "            TextColumn(\"[progress.description]{task.description}\"),\n",
    "            BarColumn(),\n",
    "            TaskProgressColumn(),\n",
    "            TimeRemainingColumn(),\n",
    "            TransferSpeedColumn(),\n",
    "        ) as progress:\n",
    "            task = progress.add_task(\n",
    "                \"[bold red]DRAM READ \", total=target_bytes, stats=\"\"\n",
    "            )\n",
    "\n",
    "            for addr in read_addr:\n",
    "                inst = pack_dram_inst(\n",
    "                    is_dram=True, is_read=True, dram_addr=addr, dram_wr_data=None\n",
    "                )\n",
    "                fpga.WriteToBlockPipeIn(ep_addr=0x80, data=inst)\n",
    "\n",
    "                read_data = fpga.ReadFromBlockPipeOut(ep_addr=0xA0, data=128 // 8)\n",
    "\n",
    "                if data_dict[addr] == read_data:\n",
    "                    dram_correct += 1\n",
    "                else:\n",
    "                    print(f\"DRAM ADDR [{addr:{len_addr}}] FAILED\")\n",
    "                    print(f\"Read: {read_data} | Answer: {data_dict[addr]}\\n\")\n",
    "\n",
    "                # Update progress and calculate transfer rate\n",
    "                total_bytes += 16  # 128 bits = 16 bytes per transfer\n",
    "                progress.update(task, completed=total_bytes)\n",
    "\n",
    "        read_duration = time.perf_counter_ns()\n",
    "        read_rate = (total_bytes / read_duration) * 1e9\n",
    "\n",
    "        # Create a test summary table using Rich\n",
    "        table = Table(title=\"DRAM Test Summary\")\n",
    "        table.add_column(\"Metric\", style=\"cyan\")\n",
    "        table.add_column(\"Value\", justify=\"right\", style=\"green\")\n",
    "\n",
    "        # Add rows for each metric\n",
    "        table.add_row(\"Total Addresses\", f\"{num_addr:,}\")\n",
    "        table.add_row(\"Sequential Access\", \"Yes\" if sequential else \"No\")\n",
    "        table.add_row(\"Write Transfer Rate\", f\"{format_bytes(write_rate)}/s\")\n",
    "        table.add_row(\"Read Transfer Rate\", f\"{format_bytes(read_rate)}/s\")\n",
    "        table.add_row(\"Write Duration\", f\"{write_duration/1e9:.2f} s\")\n",
    "        table.add_row(\"Read Duration\", f\"{read_duration/1e9:.2f} s\")\n",
    "        table.add_row(\"Total Bytes Written\", f\"{format_bytes((256 // 8) * num_addr)}\")\n",
    "        table.add_row(\"Total Bytes Read\", f\"{format_bytes((128 // 8) * num_addr)}\")\n",
    "        table.add_row(\"Correct Reads\", f\"{dram_correct:,}/{num_addr:,}\")\n",
    "        table.add_row(\"Success Rate\", f\"{(dram_correct/num_addr)*100:.2f}%\")\n",
    "\n",
    "        # Print the table\n",
    "        console.print(\"\\n\")\n",
    "        console.print(table)\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main(num_addr=1000, sequential=True)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
