Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 21 11:30:28 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.743ns  (logic 4.838ns (22.251%)  route 16.905ns (77.749%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.485    14.153    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.277 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=2, routed)           0.350    14.627    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.751 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.220    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.344 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.686    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.115    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.239 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.824    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.948 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.521    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.645 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.268    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.392 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    19.040    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.164 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.464    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.588 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.149    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.273 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.567    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.691 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.691    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 f  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.687ns  (logic 4.838ns (22.308%)  route 16.849ns (77.692%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=10 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 20.628 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.640    -1.052    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y50         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.759     0.163    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.287 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.842     1.129    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.253 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8/O
                         net (fo=1, routed)           0.351     1.603    i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_8_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.124     1.727 r  i_ariane/issue_stage_i/i_scoreboard/stval_q[31]_i_5/O
                         net (fo=110, routed)         0.998     2.725    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.849 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.605     3.454    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.578 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_2/O
                         net (fo=14, routed)          0.966     4.544    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.668 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.652     5.320    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.444 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.442     5.886    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.010 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.460     6.470    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.350     6.944    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.337     7.405    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.529 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.872     8.400    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X50Y55         LUT4 (Prop_lut4_I1_O)        0.146     8.546 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.692     9.238    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.328     9.566 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.648    10.215    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.152    10.367 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.742    11.109    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.332    11.441 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.669    12.110    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X54Y54         LUT4 (Prop_lut4_I1_O)        0.117    12.227 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.480    12.707    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X54Y53         LUT5 (Prop_lut5_I4_O)        0.331    13.038 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.506    13.544    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.668 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=13, routed)          0.505    14.172    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.296 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35/O
                         net (fo=2, routed)           0.275    14.571    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_35_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.695 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41/O
                         net (fo=1, routed)           0.469    15.164    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_41_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.342    15.630    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.305    16.059    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.585    16.768    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    16.892 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.574    17.465    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.589 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.623    18.212    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    18.336 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.648    18.984    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.300    19.408    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.561    20.093    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.217 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.294    20.511    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    20.635 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.635    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X58Y37         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20735, routed)       1.550    20.628    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X58Y37         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.453    21.080    
                         clock uncertainty           -0.077    21.004    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.079    21.083    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                  0.448    




