{"Source Block": ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@345:355@HdlStmAssign", "    .prescale(800),\n    .stop_on_idle(1)\n);\n\n// XGMII 10G PHY\nassign qsfp_modesell = 1'b1;\nassign qsfp_resetl = 1'b1;\nassign qsfp_lpmode = 1'b0;\n\nwire [63:0] qsfp_txd_1_int;\nwire [7:0]  qsfp_txc_1_int;\n"], "Clone Blocks": [["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@346:356", "    .stop_on_idle(1)\n);\n\n// XGMII 10G PHY\nassign qsfp_modesell = 1'b1;\nassign qsfp_resetl = 1'b1;\nassign qsfp_lpmode = 1'b0;\n\nwire [63:0] qsfp_txd_1_int;\nwire [7:0]  qsfp_txc_1_int;\nwire [63:0] qsfp_rxd_1_int;\n"]], "Diff Content": {"Delete": [[350, "assign qsfp_modesell = 1'b1;\n"]], "Add": [[350, "assign qsfp_modsell = 1'b0;\n"]]}}