# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

RCU:
  CFG0:
    USBDPSC:
      DIV1_5: [0, "PLL clock is divided by 1.5"]
      DIV1: [1, "PLL clock is not divided"]
      DIV2_5: [2, "PLL clock is divided by 2.5"]
      DIV2: [3, "PLL clock is divided by 2"]
  CFG2:
    ADCSEL:
      IRC14M: [0, "IRC14M selected as ADC clock source"]
      APB2: [1, "APB2 divided by prescaler selected as ADC clock source"]
  DSV:
    DSLPVS:
      V1_2: [0, "The core voltage is 1.2 V in deep-sleep mode"]
      V1_1: [1, "The core voltage is 1.1 V in deep-sleep mode"]
      V1_0: [2, "The core voltage is 1.0 V in deep-sleep mode"]
      V0_9: [3, "The core voltage is 0.9 V in deep-sleep mode"]
  PDVSEL:
    PDRVS:
      V2_6: [0, "The power down voltage is 2.6 V"]
      V1_8: [1, "The power down voltage is 1.8 V"]
