input logic rst_n	RSTN
input logic [5:0] [15:0] sram_tb_tb1_edge_sched_gen_sched_addr_gen_strides	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_write_addr_gen_strides	SOLVE
input logic [5:0] [15:0] agg_agg1_sram_edge_forloop_ranges	SOLVE
input logic [5:0] [15:0] agg_agg1_sram_edge_sched_gen_sched_addr_gen_strides	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_forloop_ranges	SOLVE
input logic [3:0] sram_tb_tb1_edge_forloop_dimensionality	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_read_addr_gen_strides	SOLVE
input logic [15:0] sram_tb_tb1_edge_read_addr_gen_starting_addr	SOLVE
input logic [15:0] sram_tb_tb1_edge_write_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] agg_agg1_sram_edge_write_addr_gen_strides	SOLVE
input logic [15:0] sram_tb_tb1_edge_sched_gen_sched_addr_gen_starting_addr	SOLVE
output logic [1:0] [15:0] data_out	SEQUENCE
input logic clk_mem	CLK
input logic [1:0] [15:0] data_in	SEQUENCE
input logic [15:0] agg_agg1_sram_edge_sched_gen_sched_addr_gen_starting_addr	SOLVE
input logic [15:0] agg_agg1_sram_edge_write_addr_gen_starting_addr	SOLVE
input logic tile_en	SET1
input logic [5:0] [15:0] agg_agg1_sram_edge_read_addr_gen_strides	SOLVE
input logic [15:0] agg_agg1_sram_edge_read_addr_gen_starting_addr	SOLVE
input logic [3:0] agg_agg1_sram_edge_forloop_dimensionality	SOLVE
