--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Engine.twx Engine.ncd -o Engine.twr Engine.pcf -ucf
Engine.ucf

Design file:              Engine.ncd
Physical constraint file: Engine.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hq_input<0> |    3.321(R)|      SLOW  |   -1.273(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<1> |    3.465(R)|      SLOW  |   -1.272(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<2> |    3.105(R)|      SLOW  |   -1.148(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<3> |    5.126(R)|      SLOW  |    0.332(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<0>   |    3.830(R)|      SLOW  |   -1.581(R)|      FAST  |clk_BUFGP         |   0.000|
switch<4>   |    5.138(R)|      SLOW  |   -0.357(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<5>   |    4.844(R)|      SLOW  |   -0.249(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<6>   |    5.495(R)|      SLOW  |   -0.312(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<7>   |    5.804(R)|      SLOW  |   -0.189(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         8.847(R)|      SLOW  |         4.594(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         8.987(R)|      SLOW  |         4.561(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         8.762(R)|      SLOW  |         4.505(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         7.877(R)|      SLOW  |         4.150(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         8.045(R)|      SLOW  |         4.216(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.697(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         7.016(R)|      SLOW  |         3.593(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         8.930(R)|      SLOW  |         4.511(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         8.796(R)|      SLOW  |         4.576(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.109(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.404(R)|      SLOW  |         4.192(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<4> |         6.816(R)|      SLOW  |         3.489(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<5> |         6.747(R)|      SLOW  |         3.453(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<6> |         7.042(R)|      SLOW  |         3.605(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<7> |         6.912(R)|      SLOW  |         3.527(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         6.757(R)|      SLOW  |         3.386(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         6.926(R)|      SLOW  |         3.494(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         6.784(R)|      SLOW  |         3.404(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.766(R)|      SLOW  |         3.385(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         6.744(R)|      SLOW  |         3.368(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         7.946(R)|      SLOW  |         4.086(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         7.982(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         8.153(R)|      SLOW  |         4.269(R)|      FAST  |clk_BUFGP         |   0.000|
p           |         7.067(R)|      SLOW  |         3.624(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         7.555(R)|      SLOW  |         3.540(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         7.694(R)|      SLOW  |         3.903(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         7.568(R)|      SLOW  |         3.797(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         7.526(R)|      SLOW  |         3.773(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         7.194(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         7.181(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         7.193(R)|      SLOW  |         3.395(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         7.611(R)|      SLOW  |         3.343(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.530|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 12 15:27:25 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



