FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef DDK750_MODE_H__
#define DDK750_MODE_H__

#include "ddk750_chip.h"

enum spolarity {
	POS = 0, /* positive */
	NEG, /* negative */
};
/* bench 22516.3.0 0c738cb14713 */
/* bench 22516.3.1 b1ef3e359797 */
/* bench 22516.3.2 64e67d33bdea */
/* bench 22516.3.3 f78599ab4452 */
/* bench 22516.3.4 329f146840b9 */
/* bench 22516.3.5 c4d9bb4872a8 */
/* bench 22516.3.6 bf455a149d64 */
	/* Horizontal timing. */
	unsigned long horizontal_total;
	unsigned long horizontal_display_end;
	unsigned long horizontal_sync_start;
	unsigned long horizontal_sync_width;
	enum spolarity horizontal_sync_polarity;

	/* Vertical timing. */
	unsigned long vertical_total;
	unsigned long vertical_display_end;
	unsigned long vertical_sync_start;
	unsigned long vertical_sync_height;
	enum spolarity vertical_sync_polarity;

	/* Refresh timing. */
	unsigned long pixel_clock;
	unsigned long horizontal_frequency;
	unsigned long vertical_frequency;

	/* Clock Phase. This clock phase only applies to Panel. */
	enum spolarity clock_phase_polarity;
};

int ddk750_setModeTiming(struct mode_parameter *parm, enum clock_type clock);
#endif
