Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec 22 20:36:17 2021
| Host             : A26 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 45.074 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 44.229                           |
| Device Static (W)        | 0.846                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.270 |     1997 |       --- |             --- |
|   LUT as Logic |     4.718 |     1047 |     63400 |            1.65 |
|   CARRY4       |     0.395 |      109 |     15850 |            0.69 |
|   Register     |     0.125 |      393 |    126800 |            0.31 |
|   BUFG         |     0.029 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.003 |       84 |     63400 |            0.13 |
|   Others       |     0.000 |      180 |       --- |             --- |
| Signals        |     4.869 |     1836 |       --- |             --- |
| Block RAM      |     2.284 |     78.5 |       135 |           58.15 |
| DSPs           |     0.698 |        1 |       240 |            0.42 |
| I/O            |    31.107 |       58 |       285 |           20.35 |
| Static Power   |     0.846 |          |           |                 |
| Total          |    45.074 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    13.555 |      12.969 |      0.587 |
| Vccaux    |       1.800 |     1.231 |       1.138 |      0.093 |
| Vcco33    |       3.300 |     8.794 |       8.790 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.247 |       0.205 |      0.042 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |    44.228 |
|   clk_d                                        |     0.048 |
|   gc                                           |     4.030 |
|     actF0                                      |     0.149 |
|     actF1                                      |     0.163 |
|     actF2                                      |     0.144 |
|     actF3                                      |     0.158 |
|     fled                                       |     0.232 |
|       clkbps                                   |     0.225 |
|     fsm                                        |     0.259 |
|     nolabel_line40                             |     1.682 |
|       cd                                       |     0.106 |
|       cda                                      |     0.177 |
|       cdb                                      |     0.187 |
|       st                                       |     0.793 |
|         cd                                     |     0.117 |
|         cda                                    |     0.118 |
|     pC                                         |     1.072 |
|       rd                                       |     0.204 |
|     stF                                        |     0.172 |
|   vga                                          |     8.128 |
|     im_0                                       |     2.295 |
|       U0                                       |     2.295 |
|         inst_blk_mem_gen                       |     2.295 |
|           gnbram.gnativebmg.native_blk_mem_gen |     2.295 |
|             valid.cstr                         |     2.295 |
|               has_mux_a.A                      |     0.008 |
|               ramloop[0].ram.r                 |     0.155 |
|                 prim_init.ram                  |     0.155 |
|               ramloop[10].ram.r                |     0.155 |
|                 prim_init.ram                  |     0.155 |
|               ramloop[11].ram.r                |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[12].ram.r                |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[13].ram.r                |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[14].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[15].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[16].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[17].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[18].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[19].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[1].ram.r                 |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[20].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[21].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[22].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[23].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[24].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[25].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[26].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[27].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[28].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[29].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[2].ram.r                 |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[30].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[31].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[32].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[33].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[34].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[35].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[36].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[37].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[38].ram.r                |     0.012 |
|                 prim_init.ram                  |     0.012 |
|               ramloop[39].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[3].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[40].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[41].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[42].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[43].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[44].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[45].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[46].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[47].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[48].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[49].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[4].ram.r                 |     0.024 |
|                 prim_init.ram                  |     0.024 |
|               ramloop[50].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[51].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[52].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[53].ram.r                |     0.004 |
|                 prim_init.ram                  |     0.004 |
|               ramloop[54].ram.r                |     0.012 |
|                 prim_init.ram                  |     0.012 |
|               ramloop[55].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[56].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[57].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[58].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[59].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[5].ram.r                 |     0.155 |
|                 prim_init.ram                  |     0.155 |
|               ramloop[60].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[61].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[62].ram.r                |     0.012 |
|                 prim_init.ram                  |     0.012 |
|               ramloop[63].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[64].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[65].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[66].ram.r                |     0.009 |
|                 prim_init.ram                  |     0.009 |
|               ramloop[67].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[68].ram.r                |     0.007 |
|                 prim_init.ram                  |     0.007 |
|               ramloop[69].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[6].ram.r                 |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[70].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[7].ram.r                 |     0.204 |
|                 prim_init.ram                  |     0.204 |
|               ramloop[8].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[9].ram.r                 |     0.014 |
|                 prim_init.ram                  |     0.014 |
|     sync                                       |     4.272 |
+------------------------------------------------+-----------+


