[{"DBLP title": "BlueDBM: an appliance for big data analytics.", "DBLP authors": ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "year": 2015, "MAG papers": [{"PaperId": 2020515441, "PaperTitle": "bluedbm an appliance for big data analytics", "Year": 2015, "CitationCount": 122, "EstimatedCitation": 197, "Affiliations": {"massachusetts institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Towards sustainable in-situ server systems in the big data era.", "DBLP authors": ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "year": 2015, "MAG papers": [{"PaperId": 3003278820, "PaperTitle": "towards sustainable in situ server systems in the big data era", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2144867138, "PaperTitle": "towards sustainable in situ server systems in the big data era", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 65, "Affiliations": {"xi an jiaotong university": 1.0, "wuhan university of technology": 1.0, "university of florida": 4.0, "shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers.", "DBLP authors": ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "year": 2015, "MAG papers": [{"PaperId": 2142801765, "PaperTitle": "djinn and tonic dnn as a service and its implications for future warehouse scale computers", "Year": 2015, "CitationCount": 131, "EstimatedCitation": 170, "Affiliations": {"university of michigan": 9.0}}], "source": "ES"}, {"DBLP title": "A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps.", "DBLP authors": ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2142119745, "PaperTitle": "a case for core assisted bottleneck acceleration in gpus enabling flexible data compression with assist warps", "Year": 2015, "CitationCount": 80, "EstimatedCitation": 129, "Affiliations": {"carnegie mellon university": 6.0, "pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Harmonia: balancing compute and memory power in high-performance GPUs.", "DBLP authors": ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "year": 2015, "MAG papers": [{"PaperId": 2091487920, "PaperTitle": "harmonia balancing compute and memory power in high performance gpus", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 62, "Affiliations": {"advanced micro devices": 1.0, "university of california san diego": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Redundant memory mappings for fast access to large memories.", "DBLP authors": ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adri\u00e1n Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "year": 2015, "MAG papers": [{"PaperId": 2146241244, "PaperTitle": "redundant memory mappings for fast access to large memories", "Year": 2015, "CitationCount": 113, "EstimatedCitation": 141, "Affiliations": {"microsoft": 1.0, "university of wisconsin madison": 3.0, "polytechnic university of catalonia": 2.0, "barcelona supercomputing center": 2.0, "dumlupinar university": 1.0}}], "source": "ES"}, {"DBLP title": "Page overlays: an enhanced virtual memory framework to enable fine-grained memory management.", "DBLP authors": ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "year": 2015, "MAG papers": [{"PaperId": 2154142155, "PaperTitle": "page overlays an enhanced virtual memory framework to enable fine grained memory management", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 50, "Affiliations": {"intel": 2.0, "carnegie mellon university": 4.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "ShiDianNao: shifting vision processing closer to the sensor.", "DBLP authors": ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "year": 2015, "MAG papers": [{"PaperId": 2067523571, "PaperTitle": "shidiannao shifting vision processing closer to the sensor", "Year": 2015, "CitationCount": 714, "EstimatedCitation": 850, "Affiliations": {"french institute for research in computer science and automation": 1.0, "ecole polytechnique federale de lausanne": 2.0, "chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "A scalable processing-in-memory accelerator for parallel graph processing.", "DBLP authors": ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "year": 2015, "MAG papers": [{"PaperId": 3005783121, "PaperTitle": "a scalable processing in memory accelerator for parallel graph processing", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {}}, {"PaperId": 1981943579, "PaperTitle": "a scalable processing in memory accelerator for parallel graph processing", "Year": 2015, "CitationCount": 493, "EstimatedCitation": 699, "Affiliations": {"oracle corporation": 1.0, "seoul national university": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient execution of memory access phases using dataflow specialization.", "DBLP authors": ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2092741255, "PaperTitle": "efficient execution of memory access phases using dataflow specialization", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Data reorganization in memory using 3D-stacked DRAM.", "DBLP authors": ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "year": 2015, "MAG papers": [{"PaperId": 2078141470, "PaperTitle": "data reorganization in memory using 3d stacked dram", "Year": 2015, "CitationCount": 135, "EstimatedCitation": 200, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.", "DBLP authors": ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "year": 2015, "MAG papers": [{"PaperId": 2005064465, "PaperTitle": "quantitative comparison of hardware transactional memory for blue gene q zenterprise ec12 intel core and power8", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 113, "Affiliations": {"ibm": 4.0, "university of tokyo": 1.0}}, {"PaperId": 3086779066, "PaperTitle": "quantitative comparison of hardware transactional memory for blue gene q zenterprise ec12 intel core and power8", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Profiling a warehouse-scale computer.", "DBLP authors": ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "year": 2015, "MAG papers": [{"PaperId": 2036895660, "PaperTitle": "profiling a warehouse scale computer", "Year": 2015, "CitationCount": 198, "EstimatedCitation": 352, "Affiliations": {"yahoo": 1.0, "google": 2.0, "harvard university": 3.0, "university of buenos aires": 1.0}}], "source": "ES"}, {"DBLP title": "Computer performance microscopy with Shim.", "DBLP authors": ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "year": 2015, "MAG papers": [{"PaperId": 1973718751, "PaperTitle": "computer performance microscopy with shim", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"australian national university": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Flexible software profiling of GPU architectures.", "DBLP authors": ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike O'Connor", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 2098290747, "PaperTitle": "flexible software profiling of gpu architectures", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 107, "Affiliations": {"nvidia": 5.0, "university of california berkeley": 1.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches.", "DBLP authors": ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2015, "MAG papers": [{"PaperId": 1995287338, "PaperTitle": "bear techniques for mitigating bandwidth bloat in gigascale dram caches", "Year": 2015, "CitationCount": 62, "EstimatedCitation": 83, "Affiliations": {"nvidia": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A fully associative, tagless DRAM cache.", "DBLP authors": ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "year": 2015, "MAG papers": [{"PaperId": 3010639757, "PaperTitle": "a fully associative tagless dram cache", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2808889488, "PaperTitle": "a fully associative tagless dram cache", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2036403064, "PaperTitle": "a fully associative tagless dram cache", "Year": 2015, "CitationCount": 69, "EstimatedCitation": 104, "Affiliations": {"sungkyunkwan university": 5.0, "pohang university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Multiple clone row DRAM: a low latency and area optimized DRAM.", "DBLP authors": ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "year": 2015, "MAG papers": [{"PaperId": 1988608967, "PaperTitle": "multiple clone row dram a low latency and area optimized dram", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 56, "Affiliations": {"kaist": 5.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions.", "DBLP authors": ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce L. Jacob"], "year": 2015, "MAG papers": [{"PaperId": 2049504176, "PaperTitle": "flexible auto refresh enabling scalable and energy efficient dram refresh reductions", "Year": 2015, "CitationCount": 76, "EstimatedCitation": 107, "Affiliations": {"university of maryland college park": 1.0, "oracle corporation": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-effective speculative scheduling in high performance processors.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "year": 2015, "MAG papers": [{"PaperId": 3016268145, "PaperTitle": "cost effective speculative scheduling in high performance processors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2000544790, "PaperTitle": "cost effective speculative scheduling in high performance processors", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"french institute for research in computer science and automation": 3.0, "uppsala university": 2.0}}], "source": "ES"}, {"DBLP title": "LaZy superscalar.", "DBLP authors": ["G\u00f6rkem Asilioglu", "Zhaoxiang Jin", "Murat K\u00f6ksal", "Omkar Javeri", "Soner \u00d6nder"], "year": 2015, "MAG papers": [{"PaperId": 2293318238, "PaperTitle": "lazy superscalar", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"michigan technological university": 5.0}}], "source": "ES"}, {"DBLP title": "The load slice core microarchitecture.", "DBLP authors": ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "year": 2015, "MAG papers": [{"PaperId": 1978301594, "PaperTitle": "the load slice core microarchitecture", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ghent university": 2.0, "uppsala university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Semantic locality and context-based prefetching using reinforcement learning.", "DBLP authors": ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "year": 2015, "MAG papers": [{"PaperId": 2999788381, "PaperTitle": "semantic locality and context based prefetching using reinforcement learning", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2001420671, "PaperTitle": "semantic locality and context based prefetching using reinforcement learning", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 71, "Affiliations": {"technion israel institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Exploring the potential of heterogeneous von neumann/dataflow execution models.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2035924020, "PaperTitle": "exploring the potential of heterogeneous von neumann dataflow execution models", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 67, "Affiliations": {"university of wisconsin madison": 3.0}}, {"PaperId": 3003829827, "PaperTitle": "exploring the potential of heterogeneous von neumann dataflow execution models", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SHRINK: reducing the ISA complexity via instruction recycling.", "DBLP authors": ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "year": 2015, "MAG papers": [{"PaperId": 2061693665, "PaperTitle": "shrink reducing the isa complexity via instruction recycling", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"state university of campinas": 5.0}}], "source": "ES"}, {"DBLP title": "Branch vanguard: decomposing branch functionality into prediction and resolution instructions.", "DBLP authors": ["Daniel S. McFarlin", "Craig B. Zilles"], "year": 2015, "MAG papers": [{"PaperId": 2022904337, "PaperTitle": "branch vanguard decomposing branch functionality into prediction and resolution instructions", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "year": 2015, "MAG papers": [{"PaperId": 2086112773, "PaperTitle": "pim enabled instructions a low overhead locality aware processing in memory architecture", "Year": 2015, "CitationCount": 318, "EstimatedCitation": 415, "Affiliations": {"seoul national university": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "SLIP: reducing wire energy in the memory hierarchy.", "DBLP authors": ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "year": 2015, "MAG papers": [{"PaperId": 2033646934, "PaperTitle": "slip reducing wire energy in the memory hierarchy", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stanford university": 2.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing.", "DBLP authors": ["Tianwei Zhang", "Ruby B. Lee"], "year": 2015, "MAG papers": [{"PaperId": 1987459411, "PaperTitle": "cloudmonatt an architecture for security health monitoring and attestation of virtual machines in cloud computing", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 50, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing world switches in virtualized environment with flexible cross-world calls.", "DBLP authors": ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "year": 2015, "MAG papers": [{"PaperId": 3016140212, "PaperTitle": "reducing world switches in virtualized environment with flexible cross world calls", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2106705612, "PaperTitle": "reducing world switches in virtualized environment with flexible cross world calls", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "ArMOR: defending against memory consistency model mismatches in heterogeneous architectures.", "DBLP authors": ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2086023529, "PaperTitle": "armor defending against memory consistency model mismatches in heterogeneous architectures", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"nvidia": 1.0, "princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Clean: a race detector with cleaner semantics.", "DBLP authors": ["Cedomir Segulja", "Tarek S. Abdelrahman"], "year": 2015, "MAG papers": [{"PaperId": 2038736729, "PaperTitle": "clean a race detector with cleaner semantics", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "MiSAR: minimalistic synchronization accelerator with resource overflow management.", "DBLP authors": ["Ching-Kai Liang", "Milos Prvulovic"], "year": 2015, "MAG papers": [{"PaperId": 1964332568, "PaperTitle": "misar minimalistic synchronization accelerator with resource overflow management", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Callback: efficient synchronization without invalidation with a directory just for spin-waiting.", "DBLP authors": ["Alberto Ros", "Stefanos Kaxiras"], "year": 2015, "MAG papers": [{"PaperId": 1981931980, "PaperTitle": "callback efficient synchronization without invalidation with a directory just for spin waiting", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of murcia": 1.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers.", "DBLP authors": ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "year": 2015, "MAG papers": [{"PaperId": 2111165502, "PaperTitle": "thermal time shifting leveraging phase change materials to reduce cooling costs in warehouse scale computers", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of michigan": 4.0, "university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Heracles: improving resource efficiency at scale.", "DBLP authors": ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "year": 2015, "MAG papers": [{"PaperId": 2156077332, "PaperTitle": "heracles improving resource efficiency at scale", "Year": 2015, "CitationCount": 262, "EstimatedCitation": 447, "Affiliations": {"stanford university": 2.0, "google": 3.0}}], "source": "ES"}, {"DBLP title": "HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy.", "DBLP authors": ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "year": 2015, "MAG papers": [{"PaperId": 2033284296, "PaperTitle": "heb deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 63, "Affiliations": {"xi an jiaotong university": 4.0, "university of florida": 3.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Architecting to achieve a billion requests per second throughput on a single key-value store server platform.", "DBLP authors": ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "year": 2015, "MAG papers": [{"PaperId": 1963656762, "PaperTitle": "architecting to achieve a billion requests per second throughput on a single key value store server platform", "Year": 2015, "CitationCount": 102, "EstimatedCitation": 143, "Affiliations": {"carnegie mellon university": 3.0, "intel": 4.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "A variable warp size architecture.", "DBLP authors": ["Timothy G. Rogers", "Daniel R. Johnson", "Mike O'Connor", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 1998886328, "PaperTitle": "a variable warp size architecture", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of texas at austin": 2.0, "nvidia": 1.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Warped-compression: enabling power efficient GPUs through register compression.", "DBLP authors": ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "year": 2015, "MAG papers": [{"PaperId": 1991518265, "PaperTitle": "warped compression enabling power efficient gpus through register compression", "Year": 2015, "CitationCount": 72, "EstimatedCitation": 121, "Affiliations": {"yonsei university": 3.0, "university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.", "DBLP authors": ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "year": 2015, "MAG papers": [{"PaperId": 2081583983, "PaperTitle": "cawa coordinated warp scheduling and cache prioritization for critical warp acceleration of gpgpu workloads", "Year": 2015, "CitationCount": 59, "EstimatedCitation": 95, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs.", "DBLP authors": ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "year": 2015, "MAG papers": [{"PaperId": 2090278477, "PaperTitle": "dynamic thread block launch a lightweight execution mechanism to support irregular applications on gpus", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 78, "Affiliations": {"georgia institute of technology": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules.", "DBLP authors": ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "year": 2015, "MAG papers": [{"PaperId": 2146558700, "PaperTitle": "dynaspam dynamic spatial architecture mapping using out of order instruction schedules", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Rumba: an online quality management system for approximate computing.", "DBLP authors": ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2037898879, "PaperTitle": "rumba an online quality management system for approximate computing", "Year": 2015, "CitationCount": 102, "EstimatedCitation": 162, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Manycore network interfaces for in-memory rack-scale computing.", "DBLP authors": ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "year": 2015, "MAG papers": [{"PaperId": 3007832449, "PaperTitle": "manycore network interfaces for in memory rack scale computing", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2124732514, "PaperTitle": "manycore network interfaces for in memory rack scale computing", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of edinburgh": 1.0, "ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Unified address translation for memory-mapped SSDs with FlashMap.", "DBLP authors": ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "year": 2015, "MAG papers": [{"PaperId": 2035752434, "PaperTitle": "unified address translation for memory mapped ssds with flashmap", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": {"georgia institute of technology": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "FASE: finding amplitude-modulated side-channel emanations.", "DBLP authors": ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2015, "MAG papers": [{"PaperId": 2013066047, "PaperTitle": "fase finding amplitude modulated side channel emanations", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 55, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Probable cause: the deanonymizing effects of approximate DRAM.", "DBLP authors": ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "year": 2015, "MAG papers": [{"PaperId": 2001041320, "PaperTitle": "probable cause the deanonymizing effects of approximate dram", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "PrORAM: dynamic prefetcher for oblivious RAM.", "DBLP authors": ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "year": 2015, "MAG papers": [{"PaperId": 2054688000, "PaperTitle": "proram dynamic prefetcher for oblivious ram", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of connecticut": 2.0, "massachusetts institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "MBus: an ultra-low power interconnect bus for next generation nanopower systems.", "DBLP authors": ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "year": 2015, "MAG papers": [{"PaperId": 2032758978, "PaperTitle": "mbus an ultra low power interconnect bus for next generation nanopower systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of michigan": 9.0}}], "source": "ES"}, {"DBLP title": "Accelerating asynchronous programs through event sneak peek.", "DBLP authors": ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "year": 2015, "MAG papers": [{"PaperId": 2014138754, "PaperTitle": "accelerating asynchronous programs through event sneak peek", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "VIP: virtualizing IP chains on handheld platforms.", "DBLP authors": ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2015, "MAG papers": [{"PaperId": 1983096442, "PaperTitle": "vip virtualizing ip chains on handheld platforms", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"pennsylvania state university": 6.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "FaultHound: value-locality-based soft-fault tolerance.", "DBLP authors": ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "year": 2015, "MAG papers": [{"PaperId": 2048719401, "PaperTitle": "faulthound value locality based soft fault tolerance", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "COP: to compress and protect main memory.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2015, "MAG papers": [{"PaperId": 2095219408, "PaperTitle": "cop to compress and protect main memory", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Hi-fi playback: tolerating position errors in shift operations of racetrack memory.", "DBLP authors": ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "year": 2015, "MAG papers": [{"PaperId": 2055803638, "PaperTitle": "hi fi playback tolerating position errors in shift operations of racetrack memory", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 71, "Affiliations": {"peking university": 6.0, "tsinghua university": 3.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "Stash: have your scratchpad and cache it too.", "DBLP authors": ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "year": 2015, "MAG papers": [{"PaperId": 2099912705, "PaperTitle": "stash have your scratchpad and cache it too", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 79, "Affiliations": {"university of illinois at urbana champaign": 8.0}}], "source": "ES"}, {"DBLP title": "Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures.", "DBLP authors": ["Lluc Alvarez", "Llu\u00eds Vilanova", "Miquel Moret\u00f3", "Marc Casas", "Marc Gonz\u00e1lez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguad\u00e9", "Mateo Valero"], "year": 2015, "MAG papers": [{"PaperId": 2999908212, "PaperTitle": "coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2031029774, "PaperTitle": "coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"polytechnic university of catalonia": 7.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Fusion: design tradeoffs in coherent cache hierarchies for accelerators.", "DBLP authors": ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "year": 2015, "MAG papers": [{"PaperId": 2158190559, "PaperTitle": "fusion design tradeoffs in coherent cache hierarchies for accelerators", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"simon fraser university": 3.0}}], "source": "ES"}]