[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65LVDS32D production of TEXAS INSTRUMENTS from the text:300 kΩ 300 kΩVCC\n7 V 7 VA Input B Input 7 V50 ΩVCC\nInputVCC\n5 Ω\n7 VY OutputEQUIVALENT OF EACH A OR B INPUT EQUIVALENT OF G, G , 1,2EN OR\n3,4EN INPUTSTYPICAL OF ALL OUTPUTS\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014\nSNx5LVDS3xxxx High-Speed Differential LineReceivers\n1Features 3Description\nThe SN55LVDS32, SN65LVDS32, SN65LVDS3486,\n1•Meet orExceed theRequirements ofANSI\nand SN65LVDS9637 devices are differential lineTIA/EIA-644 Standardreceivers thatimplement theelectrical characteristics•Operate With aSingle 3.3-V Supplyoflow-voltage differential signaling (LVDS). This\n•Designed forSignaling Rates ofupto150Mbps signaling technique lowers theoutput voltage levels\nof5-Vdifferential standard levels (such asEIA/TIA- (See )\n422B) toreduce thepower, increase theswitching•Differential Input Thresholds ±100mVMaxspeeds, and allow operation with a3.3-V supply rail.•Typical Propagation Delay Time of2.1nsAny ofthe differential receivers provides avalid\n•Power Dissipation 60mW Typical PerReceiver at logical output state with a±100-mV differential input\nMaximum Data Rate voltage within theinput common-mode voltage range.\nThe input common-mode voltage range allows 1Vof•Bus-Terminal ESD Protection Exceeds 8kVground potential difference between two LVDS•Low-Voltage TTL (LVTTL) Logic Output Levelsnodes.\n•PinCompatible With AM26LS32, MC3486, and\nμA9637 Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM) •Open-Circuit Fail-Safe\nLCCC (20) 8.89 mm×8.89 mm •Cold Sparing forSpace andHigh-Reliability\nSN55LVDS32 CDIP (16) 19.56 mm×6.92 mm Applications Requiring Redundancy\nCFP (16) 10.30 mm×6.73 mm\n2Applications SOIC (16) 9.90 mm×3.91 mm\nSN65LVDS32 SOP (16) 10.30 mm×5.30 mm •Wireless Infrastructure\nTSSOP (16) 5.50 mm×4.40 mm •Telecom Infrastructure\nSOIC (16) 9.90 mm×3.91 mm•PrinterSN65LVDS3486\nTSSOP (16) 5.50 mm×4.40 mm\nSOIC (8) 4.90 mm×3.91 mm\nSN65LVDS9637\nVSSOP (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nEquivalent Input andOutput Schematic Diagrams\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n10.1 Overview ............................................................... 15 1Features .................................................................. 1\n10.2 Functional Block Diagram ..................................... 15 2Applications ........................................................... 1\n10.3 Feature Description ............................................... 153Description ............................................................. 1\n10.4 Device Functional Modes ...................................... 174Revision History ..................................................... 2\n11Application andImplementation ........................ 185Description (Continued) ........................................ 3\n11.1 Application Information .......................................... 186Device Options ....................................................... 311.2 Typical Application ................................................ 187PinConfiguration andFunctions ......................... 412Power Supply Recommendations ..................... 238Specifications ......................................................... 713Layout ................................................................... 238.1 Absolute Maximum Ratings ...................................... 713.1 Layout Guidelines ................................................. 238.2 ESD Ratings .............................................................. 713.2 Layout Example .................................................... 258.3 Recommended Operating Conditions ....................... 7\n14Device andDocumentation Support ................. 278.4 Thermal Information .................................................. 8\n14.1 Device Support ...................................................... 278.5 Electrical Characteristics: SN55LVDS32 .................. 9\n14.2 Documentation Support ........................................ 278.6 Electrical Characteristics: SN65LVDSxxxx ............... 9\n14.3 Related Links ........................................................ 278.7 Switching Characteristics: SN55LVDS32 ............... 10\n14.4 Trademarks ........................................................... 278.8 Switching Characteristics: SN65LVDSxxxx ............ 10\n14.5 Electrostatic Discharge Caution ............................ 278.9 Typical Characteristics ............................................ 11\n14.6 Glossary ................................................................ 279Parameter Measurement Information ................ 12\n15Mechanical, Packaging, andOrderable10Detailed Description ........................................... 15Information ........................................................... 28\n4Revision History\nChanges from Revision Q(July 2007) toRevision R Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n5Description (Continued)\nTheintended application ofthese devices andsignaling technique isboth point-to-point andmultidrop (one driver\nand multiple receivers) data transmission over controlled impedance media ofapproximately 100Ω.The\ntransmission media may beprinted-circuit board traces, backplanes, orcables. Theultimate rateanddistance of\ndata transfer depends ontheattenuation characteristics ofthemedia andthenoise coupling totheenvironment.\nTheSN65LVDS32, SN65LVDS3486, andSN65LVDS9637 devices arecharacterized foroperation from –40°Cto\n85°C.TheSN55LVDS32 device ischaracterized foroperation from –55°Cto125°C.\n6Device Options\nMaximum Recommended Operating Speeds\nPART NUMBER ALL RxACTIVE\nSN65LVDS32 100Mbps\nSN65LVDS3486 100Mbps\nSN65LVDS9637 150Mbps\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\n192013 2\n1718\n16\n15\n14\n13121191054\n6\n7\n84A\n4Y\nNC\nG\n3Y1Y\nG\nNC\n2Y\n2A\n1A1BNCV4BGND\nNC\n3B3A2BSN55LVDS32FK\n(TOP VIEW)\nCC1\n2\n3\n4 \n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n91B\n1A\n1Y\nG\n2Y\n2A\n2B\nGNDVCC\n4B\n4A\n4Y\nG\n3Y\n3A\n3BSN55LVDS32... J OR W\nSN65LVDS32... D OR PW\n(Marked as  LVDS32 or 65LVDS32)\n(TOP VIEW)\n1\n2\n3\n4 \n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n91B\n1A\n1Y\n1,2EN\n2Y\n2A\n2B\nGNDVCC\n4B\n4A\n4Y\n3,4EN\n3Y\n3A\n3B SN65LVDS3486D (Marked as  LVDS3486 )\n(TOP VIEW)\n1\n2\n3\n48\n7\n6\n5VCC\n1Y\n2Y\nGND1A\n1B\n2A\n2B SN65LVDS9637D (Marked as DK637 or LVDS37)\n SN65LVDS9637DGN (Marked as L37)\nSN65LVDS9637DGK (Marked as AXF)\n(TOP VIEW)\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n7PinConfiguration andFunctions\n4 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\nPinFunctions: SNx5LVDS32xx\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 16 – Supply voltage\nGND 8 – Ground\n1A 2 I Differential (LVDS) non-inverting input\n1B 1 I Differential (LVDS) inverting input\n1Y 3 O LVTTL output signal\n2A 6 I Differential (LVDS) non-inverting input\n2B 7 I Differential (LVDS) inverting input\n2Y 5 O LVTTL output signal\n3A 10 I Differential (LVDS) non-inverting input\n3B 9 I Differential (LVDS) inverting input\n3Y 11 O LVTTL output signal\n4A 14 I Differential (LVDS) non-inverting input\n4B 15 I Differential (LVDS) inverting input\n4Y 13 O LVTTL output signal\nG 4 I Enable (HI=ENABLE)\nG/ 12 I Enable (LO=ENABLE)\nPinFunctions: SN55LVDS32FK\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 20 – Supply voltage\nGND 10 – Ground\n1A 3 I Differential (LVDS) non-inverting input\n1B 2 I Differential (LVDS) inverting input\n1Y 4 O LVTTL output signal\n2A 8 I Differential (LVDS) non-inverting input\n2B 9 I Differential (LVDS) inverting input\n2Y 7 O LVTTL output signal\n3A 13 I Differential (LVDS) non-inverting input\n3B 12 I Differential (LVDS) inverting input\n3Y 14 O LVTTL output signal\n4A 18 I Differential (LVDS) non-inverting input\n4B 19 I Differential (LVDS) inverting input\n4Y 17 O LVTTL output signal\nG 5 I Enable (HI=ENABLE)\nG/ 15 I Enable (LO=ENABLE)\nNC 1,6,11,16 – Noconnection\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nPinFunctions: SN65LVDS3486D\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 16 – Supply voltage\nGND 8 – Ground\n1A 2 I Differential (LVDS) non-inverting input\n1B 1 I Differential (LVDS) inverting input\n1Y 3 O LVTTL output signal\n2A 6 I Differential (LVDS) non-inverting input\n2B 7 I Differential (LVDS) inverting input\n2Y 5 O LVTTL output signal\n3A 10 I Differential (LVDS) non-inverting input\n3B 9 I Differential (LVDS) inverting input\n3Y 11 O LVTTL output signal\n4A 14 I Differential (LVDS) non-inverting input\n4B 15 I Differential (LVDS) inverting input\n4Y 13 O LVTTL output signal\n1,2EN 4 I Enable forchannels 1and2\n3,4EN 12 I Enable forchannels 3and4\nPinFunctions: SN65LVDS9637Dxx\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 1 – Supply voltage\nGND 4 – Ground\n1A 8 I Differential (LVDS) non-inverting input\n1B 7 I Differential (LVDS) inverting input\n1Y 2 O LVTTL output signal\n2A 6 I Differential (LVDS) non-inverting input\n2B 5 I Differential (LVDS) inverting input\n2Y 3 O LVTTL output signal\n6 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\n|VID|\n2\n2.4/C0042|VID|\n2\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage range(2)–0.5 4 V\nEnables andoutput –0.5 VCC+0.5 V\nVI Input voltage range\nAorB –0.5 4 V\nSeeThermalContinuous total power dissipationInformation\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages, except differential I/Obusvoltages, arewith respect tothenetwork ground terminal.\n8.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001, bus±8000 Vpins(1)\nLead temperature 1.6mm(1/16 inch) from case for10seconds 260 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n8.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage 3 3.3 3.6\nVIH High-level input voltage G,G,1,2EN, or3,4EN 2\nVIL Low-level input voltage G,G,1,2EN, or3,4EN 0.8\n|VID| Magnitude ofdifferential input voltage 0.1 0.6V\nVIC Common-mode input voltage (see Figure 1)\nVCC–0.8\nSN65 prefix –40 85\nTA Operating free-air temperature °C\nSN55 prefix –55 125\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nMax at V CC= 3 VMax at V CC> 3.15 V\nMin1\n0.5\n0\n0 0.1 0.2 0.3- Common-Mode Input Voltage Range - V1.522.5\n0.4 0.5 0.6VIC\nVID- Differential Input Voltage - V\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nFigure 1.VICvsVIDandVCC\n8.4 Thermal Information\nSN55LVDS32 SN65LVDS32, SN65LVDS9637\nSN65LVDS3486\nTHERMAL METRIC(1)UNITFK J W D NS PW D DGK\n20PINS 16PINS 16PINS 8PINS\nRθJA Junction-to-ambient thermal76.4 88.7 111.5 177.5resistance\nRθJC(top) Junction-to-case (top) thermal38.0 46.8 46.4 65.6resistance\nRθJB Junction-to-board thermal33.7 49.1 56.6 97.3 °C/Wresistance\nψJT Junction-to-top characterization7.6 12.5 5.5 8.9parameter\nψJB Junction-to-board characterization33.5 48.8 56.1 95.8parameter\nDerating Factor Above TA=25°C 11.0 11.0 8.0 7.6 – 6.2 5.8 3.4 mW/°C\nTA≤25°C 1375 1375 1000 950 – 774 725 425\nTA≤70°C 880 880 640 608 – 496 464 272 PowermWRating TA≤85°C 715 715 520 494 – 402 377 221\nTA≤125°C 275 275 200 – – – – –\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n8 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n8.5 Electrical Characteristics: SN55LVDS32\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nPositive-going differential input voltageVITH+ See Figure 7,Table 1,and(2)100 mVthreshold\nNegative-going differential input voltageVITH– See Figure 7,Table 1,and(2)–100 mVthreshold(3)\nVOH High-level output voltage IOH=–8mA 2.4 V\nVOL Low-level output voltage IOL=8mA 0.4 V\nEnabled, Noload 10 18\nICC Supply current mA\nDisabled 0.25 0.5\nVI=0 –2 –10 –20\nII Input current (AorBinput) μA\nVI=2.4V –1.2 –3\nII(OFF) Power-off input current (AorBinput) VCC=0,VI=2.4V 6 20μA\nIIH High-level input current (EN, G,orGinput) VIH=2V 10μA\nIIL Low-level input current (EN, G,orGinput) VIL=0.8V 10μA\nIOZ High-impedance output current VO=0orVCC ±12μA\n(1) Alltypical values areatTA=25°Candwith VCC=3.3V.\n(2) |VITH|=200mVforoperation at–55°C\n(3) Thealgebraic convention, inwhich theless-positive (more-negative) limit isdesignated minimum, isused inthisdata sheet forthe\nnegative-going differential input voltage threshold only.\n8.6 Electrical Characteristics: SN65LVDSxxxx\nover recommended operating conditions (unless otherwise noted)\nSN65LVDS32\nSN65LVDS3486\nPARAMETER TEST CONDITIONS UNIT SN65LVDS9637\nMIN TYP(1)MAX\nPositive-going differential input voltageVIT+ See Figure 7andTable 1 100 mVthreshold\nNegative-going differential input voltageVIT– See Figure 7andTable 1 –100 mVthreshold(2)\nIOH=–8mA 2.4\nVOH High-level output voltage V\nIOH=–4mA 2.8\nVOL Low-level output voltage IOL=8mA 0.4 V\nEnabled, Noload 10 18 SN65LVDS32,\nSN65LVDS3486 ICC Supply current Disabled 0.25 0.5 mA\nSN65LVDS9637 Noload 5.5 10\nVI=0 –2 –10 –20\nII Input current (AorBinputs) μA\nVI=2.4V –1.2 –3\nII(OFF) Power-off input current (AorBinput) VCC=0,VI=3.6V 6 20μA\nIIH High-level input current (EN, G,orGinput) VIH=2V 10μA\nIIL Low-level input current (EN, G,orGinput) VIL=0.8V 10μA\nIOZ High-impedance output current VO=0orVCC ±10μA\n(1) Alltypical values areatTA=25°Candwith VCC=3.3V.\n(2) Thealgebraic convention, inwhich theless-positive (more-negative) limit isdesignated minimum, isused inthisdata sheet forthe\nnegative-going differential input voltage threshold only.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n8.7 Switching Characteristics: SN55LVDS32\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH Propagation delay time, low-to-high-level output 1.3 2.3 6 ns\ntPHL Propagation delay time, high-to-low-level output 1.4 2.2 6.1 ns\nCL=10pF,tsk(o) Channel-to-channel output skew(1)0.1 nsSee Figure 8\ntr Output signal risetime, 20% to80% 0.6 ns\ntf Output signal falltime, 80% to20% 0.7 ns\ntPHZ Propagation delay time, high-level-to-high- 6.5 12 ns\nimpedance output\ntPLZ Propagation delay time, low-level-to-high- 5.5 12 ns\nimpedance output\nSee Figure 9\ntPZH Propagation delay time, high-impedance-to-high- 8 14 ns\nlevel output\ntPZL Propagation delay time, high-impedance-to-low- 3 12 ns\nlevel output\n(1) tsk(o)isthemaximum delay time difference between drivers onthesame device.\n8.8 Switching Characteristics: SN65LVDSxxxx\nover recommended operating conditions (unless otherwise noted)\nSN65LVDS32\nSN65LVDS3486\nPARAMETER TEST CONDITIONS UNIT SN65LVDS9637\nMIN TYP MAX\ntPLH Propagation delay time, low-to-high-level output 1.5 2.1 3 ns\ntPHL Propagation delay time, high-to-low-level output 1.5 2.1 3 ns\ntsk(p) Pulse skew (|tPHL–tPLH|) 0 0.4 ns\nCL=10pF,tsk(o) Channel-to-channel output skew(1)0.1 0.3 nsSee Figure 8\ntsk(pp) Part-to-part skew(2)1 ns\ntr Output signal risetime, 20% to80% 0.6 ns\ntf Output signal falltime, 80% to20% 0.7 ns\ntPHZ Propagation delay time, high-level-to-high- 6.5 12 ns\nimpedance output\ntPLZ Propagation delay time, low-level-to-high- 5.5 12 ns\nimpedance output\nSee Figure 9\ntPZH Propagation delay time, high-impedance-to-high- 8 12 ns\nlevel output\ntPZL Propagation delay time, high-impedance-to-low- 3 12 ns\nlevel output\n(1) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, same temperature, andhave identical packages andtestcircuits.\n10 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nIOL − Low-Level Output Current − mA0.00.51.01.52.02.53.03.54.04.55.0\n0 10 20 30 40 50 60 70 80OLV− Low-Level Output V oltage − V\nIOH − High-Level Output Current − mA0.00.51.01.52.02.53.03.5\n−60 −50 −40 −30 −20 −10 0VOH− High-Level Output V oltage − V\n2.1\n1.9\n1.7\n1.5\n−50 0 50− High-to-Low Propagation Delay T ime − ns\n2.32.52.7\n100tPHL(D)\nTA − Free-Air T emperature − °CVCC = 3.3 V\nVCC = 3.6 VVCC = 3 V\n55\n45\n25\n15\n50 1006575\nf − Frequency − MHz85\n150 20035Four Receivers, Loaded\nPer Figure 3, Switching\nSimultaneouslyVCC = 3.6 V\nVCC = 3.3 V\nVCC = 3 V− Supply Current − mA  (rms) ICC\n2.1\n1.9\n1.7\n1.5\n−50 0 50− Low-to-High Propagation Delay T ime − ns\n2.32.52.7\n100\nTA − Free-Air T emperature − °CtPLH(D)VCC = 3.3 VVCC = 3 V\nVCC = 3.6 V\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n8.9 Typical Characteristics\nFigure 2.SN55LVDS32, SN65LVDS32 Supply Current vs Figure 3.Low-to-High Propagation Delay Time vsFree-Air\nFrequency Temperature\nFigure 4.High-to-Low Propagation Delay Time vsFree-Air Figure 5.High-Level Output Voltage vsHigh-Level Output\nTemperature Current\nFigure 6.High-Level Output Voltage vsLow-Level Output Current\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nVIDA\nBY\nVO VIBVIA\nVIC(VIA + VIB)/2\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n9Parameter Measurement Information\nFigure 7.Voltage Definitions\nTable 1.Receiver Minimum andMaximum Input Threshold Test Voltages\nRESULTING DIFFERENTIAL RESULTING COMMON-MODEAPPLIED VOLTAGESINPUT VOLTAGE INPUT VOLTAGE\nVIA(V) VIB(V) VID(mV) VIC(V)\n1.25 1.15 100 1.2\n1.15 1.25 –100 1.2\n2.4 2.3 100 2.35\n2.3 2.4 –100 2.35\n0.1 0 100 0.05\n0 0.1 –100 0.05\n1.5 0.9 600 1.2\n0.9 1.5 –600 1.2\n2.4 1.8 600 2.1\n1.8 2.4 –600 2.1\n0.6 0 600 0.3\n0 0.6 –600 0.3\n12 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nVID\nVO VIBVIACL = 10 pF\ntPHL tPLH\ntf tr80%\n20%80%\n20%VIA\nVIB\nVID\nVO1.4 V\n1 V\n0.4 V\n0\n-0.4 V\nVOH\n1.4 V\nVOL\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,pulse repetition rate\n(PRR) =50Mpps, pulse width =10±0.2ns.\nB. CLincludes instrumentation andfixture capacitance within 6mmofthedevice under test.\nFigure 8.Timing Test Circuit andWaveforms\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nB\nA\nG\nGVO ±500 W\nVTEST10 pF\n(see Note B)1.2 V\ntPZLtPLZ\ntPZLtPLZ\ntPZHtPHZ\ntPZHtPHZ2.5 V\n1 V\n2 V\n1.4 V\n0.8 V\n2 V\n1.4 V\n0.8 V\n2.5 V\n1.4 V\nVOL + 0.5 V\nVOL\n0\n1.4 V\n2 V\n1.4 V\n0.8 V\n2 V\n1.4 V\n0.8 V\nVOHVOH - 0.5 V\n1.4 V\n0VTEST\nA\nG, 1,2EN,\nor 3,4EN\nG\nY\nVTEST\nA\nG\nYInputs\n(see Note A)\n1,2EN or 3,4EN\nG, 1,2EN,\nor 3,4EN\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,pulse repetition rate\n(PRR) =0.5Mpps, pulse width =500±10ns.\nB. CLincludes instrumentation andfixture capacitance within 6mmofthedevice under test.\nFigure 9.Enable orDisable Time Test Circuit andWaveforms\n14 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nG\nG\n1A\n1B\n2A\n2B\n3A\n3B\n4A\n4B4\n12\n2\n1\n6\n7\n10\n9\n14\n153\n5\n11\n131Y\n2Y\n3Y\n4Y\'LVDS32 logic diagram \n(positive logic)\n1A\n1B\n2A\n2B\n3A\n3B\n4A\n4B4\n122\n1\n6\n7\n10\n9\n14\n153\n5\n11\n131Y\n2Y\n3Y\n4Y3,4EN1,2ENSN65LVDS3486D logic diagram \n(positive logic)\n1A\n1B\n2A\n2B8\n7\n6\n52\n31Y\n2YSN65LVDS9637D logic diagram \n(positive logic)\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n10Detailed Description\n10.1 Overview\nThe SNx5LVDSxx devices areLVDS linereceivers. They operate from asingle supply thatisnominally 3.3V,\nbutcanbeaslowas3.0Vandashigh as3.6V.The input signals totheSNx5LVDSxx device aredifferential\nLVDS signals. Theoutput ofthedevice isanLVTTL digital signal. This LVDS receiver requires a±100-mV input\nsignal todetermine thecorrect state ofthereceived signal. Compliant LVDS receivers canaccept input signals\nwith acommon-mode range between 0.05 Vand2.35 V.Asthecommon-mode output voltage ofanLVDS driver\nis1.2V,theSNx5LVDSxx correctly determines thelinestate when operated with a1-Vground shift between\ndriver andreceiver.\n10.2 Functional Block Diagram\n10.3 Feature Description\n10.3.1 Receiver Output States\nWhen thereceiver differential input signal isgreater than 100 mV, thereceiver output ishigh; and when the\ndifferential input voltage isbelow –100mV, thereceiver output islow. When theinput voltage isbetween these\nthresholds (forexample, between –100mVand100mV), thereceiver output isindeterminate. Itmay behigh or\nlow. Aspecial case occurs when theinput tothereceiver isopen-circuited, which iscovered inReceiver Open-\nCircuit Fail-Safe .When thereceiver isdisabled, thereceiver outputs willbehigh-impedance.\n10.3.2 Receiver Open-Circuit Fail-Safe\nOne ofthemost common problems with differential signaling applications ishow thesystem responds when no\ndifferential voltage ispresent onthesignal pair. The LVDS receiver islikemost differential linereceivers inthat\nitsoutput logic state canbeindeterminate when thedifferential input voltage isbetween –100mVand100mV\nandwithin itsrecommended input common-mode voltage range. However, theSNx5LVDSxx receiver isdifferent\ninhow ithandles theopen-input circuit situation.\nOpen-circuit means thatthere islittle ornoinput current tothereceiver from thedata lineitself. This could be\nwhen thedriver isinahigh-impedance state orthecable isdisconnected. When thisoccurs, theLVDS receiver\npulls each lineofthesignal toVCCthrough a300-kΩresistor asshown inFigure 10.The fail-safe feature uses\nanAND gate with input voltage thresholds atabout 2.3Vtodetect thiscondition andforce theoutput toahigh\nlevel regardless ofthedifferential input voltage.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\n300 kΩ 300 kΩVCC\n7 V 7 VA Input B Input 7 V50 ΩVCC\nInputVCC\n5 Ω\n7 VY OutputEQUIVALENT OF EACH A OR B INPUT EQUIVALENT OF G, G , 1,2EN OR\n3,4EN INPUTSTYPICAL OF ALL OUTPUTS\nRt = 100 W (Typ)300 kW 300 kWVCC\nVIT ≈ 2.3 VA\nBY\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 10.Open-Circuit FailSafe oftheLVDS Receiver\nItisonly under these conditions thattheoutput ofthereceiver isvalid with less than a100-mV differential input\nvoltage magnitude. Thepresence ofthetermination resistor, Rtdoes notaffect thefail-safe function aslong asit\nisconnected asshown inFigure 10.Other termination circuits may allow adc-current toground thatcould defeat\nthepullup currents from thereceiver andthefail-safe feature.\n10.3.3 Common-Mode Range vsSupply Voltage\nThe SNx5LVDSxx receivers operate over aninput common-mode range of½×VIDVto2.4–½×VIDV.Ifthe\ninput signal isanywhere within thisrange andhasadifferential magnitude greater than orequal to100mV, the\nreceivers correctly output theLVDS busstate.\n10.3.4 General Purpose Comparator\nWhile theSNx5LVDSxx receivers areLVDS standard-compliant receivers, their utility andapplications extend to\nawider range ofsignals. Aslong astheinput signals arewithin therequired differential and common-mode\nvoltage ranges mentioned above, thereceiver output willbeafaithful representation oftheinput signal.\n10.3.5 Receiver Equivalent Schematics\nThe receiver equivalent input and output schematic diagrams areshown inFigure 11.The receiver input isa\nhigh-impedance differential pair. 7-VZener diodes areincluded oneach input toprovide ESD protection. The\nreceiver output structure shown isaCMOS inverter with anadditional Zener diode, again forESD protection.\nFigure 11.Equivalent Input andOutput Schematic Diagrams\n16 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\n2Y1Y\n2B2A1B1A\n5678\n32\nThis symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC\nPublication 617-12.SN65LVDS9637\nEN≥1G\nG\n1A\n1B\n2A\n2B\n3A\n3B\n4A\n4B3\n5\n11\n131Y\n2Y\n3Y\n4Y4\n12\n2\n1\n6\n7\n10\n9\n14\n15\nThis symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publicat ion 617-12.ENEN\n4B4A3B3A3, 4EN\n1311\n4Y3Y\n1514910122Y1Y\n2B2A1B1A1, 2EN\n76124\n53SN65LVDS3486 SN55LVDS32, SN65LVDS32\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n10.4 Device Functional Modes\nSN55LVDS32, SN65LVDS32(1)SN65LVDS3486(1)\nENABLES DIFFERENTIAL INPUT OUTPUT DIFFERENTIAL INPUT ENABLE OUTPUT\nA,B Y A,B EN Y G G\nH X HVID≥100mV VID≥100mV H HX L H\nH X ?–100mV<VID<100mV –100mV<VID<100mV H ?X L ?\nH X LVID≤–100mV VID≤–100mV H LX L L\nX L H Z X L Z\nH X HOpen Open H HX L H\n(1) H=high level, L=lowlevel, X=irrelevant, Z=high-impedance (off), ?=indeterminate\nFigure 12.SN55LVDS32, SN65LVDS32, andSN65LVDS3486 Logic Symbols\nTable 2.Function Table SN65LVDS9637(1)\nDIFFERENTIAL INPUT OUTPUT\nA,B Y\nVID≥100mV H\n–100mV<VID<100mV ?\nVID≤–100mV L\nOpen H\n(1) H=high level, L=lowlevel, ?=indeterminate\nFigure 13.SN65LVDS9637 Logic Symbol\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThe SNx5LVDSxx devices areLVDS receivers. These devices aregenerally used asbuilding blocks forhigh-\nspeed, point-to-point, data transmission where ground differences areless than 1V.LVDS drivers andreceivers\nprovide high-speed signaling rates that areoften implemented with ECL class devices without theECL power\nanddual-supply requirements.\n11.2 Typical Application\n11.2.1 Point-to-Point Communications\nThe most basic application forLVDS buffers, asfound inthisdata sheet, isforpoint-to-point communications of\ndigital data, asshown inFigure 14.\nFigure 14.Point-to-Point Topology\nApoint-to-point communications channel has asingle transmitter (driver) and asingle receiver. This\ncommunications topology isoften referred toassimplex. InFigure 14thedriver receives asingle-ended input\nsignal and thereceiver outputs asingle-ended recovered signal. The LVDS driver converts thesingle-ended\ninput toadifferential signal fortransmission over abalanced interconnecting media of100-Ωcharacteristic\nimpedance. The conversion from asingle-ended signal toanLVDS signal retains thedigital data payload while\ntranslating toasignal whose features aremore appropriate forcommunication over extended distances orina\nnoisy environment.\n11.2.1.1 Design Requirements\nDESIGN PARAMETERS EXAMPLE VALUE\nDriver Supply Voltage (VCCD) 3.0to3.6V\nDriver Input Voltage 0.8to3.3V\nDriver Signaling Rate DCto100Mbps\nInterconnect Characteristic Impedance 100Ω\nTermination Resistance 100Ω\nNumber ofReceiver Nodes 1\nReceiver Supply Voltage (VCCR) 3.0to3.6V\nReceiver Input Voltage 0to24V\nReceiver Signaling Rate DCto100Mbps\nGround shift between driver andreceiver ±1V\n18 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nMaximum Step Change Supply Current\nchip Rise Time\nMaximum Power Supply NoiseIC TV/c68/c230 /c246/c61 /c180/c231 /c247/c68/c232 /c248\nHewlett□Packard□HP6624A\nDC□Power□Supply\nBench□Test□BoardAgilent□ParBERT\n(E4832A)\nTektronix□TDS7404\nReal□Time□Scope\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n11.2.1.2 Detailed Design Procedure\n11.2.1.2.1 Equipment\n•Hewlett Packard HP6624A DCpower supply\n•Tektronix TDS7404 Real Time Scope\n•Agilent ParBERT E4832A\nFigure 15.Equipment Setup\n11.2.1.2.2 Driver Supply Voltage\nAnLVDS driver isoperated from asingle supply. The device cansupport operation with asupply aslowas3V\nandashigh as3.6V.The differential output voltage isnominally 340mVover thecomplete output range. The\nminimum output voltage stays within thespecified LVDS limits (247 mVto454mV) fora3.3-V supply.\n11.2.1.2.3 Driver Bypass Capacitance\nBypass capacitors play akeyrole inpower distribution circuitry. Specifically, they create low-impedance paths\nbetween power and ground. Atlowfrequencies, agood digital power supply offers very-low-impedance paths\nbetween itsterminals. However, ashigher frequency currents propagate through power traces, thesource is\nquite often incapable ofmaintaining alow-impedance path toground. Bypass capacitors areused toaddress this\nshortcoming. Usually, large bypass capacitors (10µFto1000μF)attheboard-level doagood jobupintothe\nkHzrange. Due totheir size andlength oftheir leads, they tend tohave large inductance values attheswitching\nfrequencies ofmodern digital circuitry. Tosolve thisproblem, oneshould resort totheuseofsmaller capacitors\n(nFtoμFrange) installed locally next totheintegrated circuit.\nMultilayer ceramic chip orsurface-mount capacitors (size 0603 or0805) minimize lead inductances ofbypass\ncapacitors inhigh-speed environments, because their lead inductance isabout 1nH.Forcomparison purposes,\natypical capacitor with leads hasalead inductance around 5nH.\nThe value ofthebypass capacitors used locally with LVDS chips canbedetermined bythefollowing formula\naccording toJohnson, equations 8.18 to8.21. Aconservative risetime of200 psand aworst-case change in\nsupply current of1Acovers thewhole range ofLVDS devices offered byTexas Instruments. Inthisexample, the\nmaximum power supply noise tolerated is200 mV; however, thisfigure varies depending onthenoise budget\navailable inyour design.(1)\n(1)\n(1) Howard Johnson &Martin Graham.1993. High Speed Digital Design –AHandbook ofBlack Magic. Prentice HallPRT. ISBN number\n013395724.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nLVDS1AC 200 ps 0.001 F0.2V/c230 /c246/c61 /c180 /c61 /c109/c231 /c247/c232 /c248\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n(2)\nThe following example lowers lead inductance and covers intermediate frequencies between theboard-level\ncapacitor (>10µF)andthevalue ofcapacitance found above (0.001 µF).You should place thesmallest value of\ncapacitance asclose aspossible tothechip.\nFigure 16.Recommended LVDS Bypass Capacitor Layout\n11.2.1.2.4 Driver Output Voltage\nAstandard-compliant LVDS driver output isa1.2-V common-mode voltage, with anominal differential output\nsignal of340mV. This 340mVistheabsolute value ofthedifferential swing (VOD=|V+–V–|).Thepeak-to-peak\ndifferential voltage istwice thisvalue, or680mV.\n11.2.1.2.5 Interconnecting Media\nThe physical communication channel between thedriver and thereceiver may beanybalanced paired metal\nconductors meeting therequirements oftheLVDS standard, thekeypoints which willbeincluded here. This\nmedia may beatwisted pair, twinax, flatribbon cable, orPCB traces. The nominal characteristic impedance of\ntheinterconnect should bebetween 100Ωand120Ωwith avariation ofnomore than 10% (90Ωto132Ω).\n11.2.1.2.6 PCB Transmission Lines\nAsperSNLA187 ,Figure 17depicts several transmission linestructures commonly used inprinted-circuit boards\n(PCBs). Each structure consists ofasignal lineandareturn path with uniform cross-section along itslength. A\nmicrostrip isasignal trace onthetop(orbottom) layer, separated byadielectric layer from itsreturn path ina\nground orpower plane. Astripline isasignal trace intheinner layer, with adielectric layer inbetween aground\nplane above and below thesignal trace. The dimensions ofthestructure along with thedielectric material\nproperties determine thecharacteristic impedance ofthetransmission line(also called controlled-impedance\ntransmission line).\nWhen twosignal lines areplaced close by,they form apair ofcoupled transmission lines. Figure 17shows\nexamples ofedge-coupled microstrips, and edge-coupled orbroad-side-coupled striplines. When excited by\ndifferential signals, thecoupled transmission lineisreferred toasadifferential pair. Thecharacteristic impedance\nofeach lineiscalled odd-mode impedance. Thesum oftheodd-mode impedances ofeach lineisthedifferential\nimpedance ofthedifferential pair. Inaddition tothetrace dimensions and dielectric material properties, the\nspacing between thetwotraces determines themutual coupling and impacts thedifferential impedance. When\nthetwolines areimmediately adjacent; forexample, Sisless than 2W, thedifferential pair iscalled atightly-\ncoupled differential pair. Tomaintain constant differential impedance along thelength, itisimportant tokeep the\ntrace width andspacing uniform along thelength, aswellasmaintain good symmetry between thetwolines.\n20 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\nFigure 17.Controlled-Impedance Transmission Lines\n11.2.1.2.7 Termination Resistor\nAnLVDS communication channel employs acurrent source driving atransmission linewhich isterminated with a\nresistive load. This load serves toconvert thetransmitted current intoavoltage atthereceiver input. Toensure\nincident wave switching (which isnecessary tooperate thechannel atthehighest signaling rate), thetermination\nresistance should bematched tothecharacteristic impedance ofthetransmission line. The designer should\nensure that thetermination resistance iswithin 10% ofthenominal media characteristic impedance. Ifthe\ntransmission lineistargeted for100-Ωimpedance, thetermination resistance should bebetween 90and110Ω.\nThe linetermination resistance should belocated asclose aspossible tothereceiver, thereby minimizing the\nstub length from theresistor tothereceiver. The limiting case would betoincorporate thetermination resistor\nintothereceiver, which isexactly what isoffered with adevice liketheSN65LVDT386.\nWhile wetalkinthissection about point-to-point communications, aword ofcaution isuseful when amultidrop\ntopology isused. Insuch topologies, line termination resistors aretobelocated only attheend(s) ofthe\ntransmission line. Insuch anenvironment, LVDS receivers could beused forloads branching offthemain bus\nwith anLVDT receiver used only atthebusend.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n11.2.1.3 Application Curves\nAllRxrunning at100Mbps; T=25°C AllRxrunning at100Mbps; T=25°C\nChannel 1:1Y VCC=3.6V Channel 1:1Y VCC=3.6V\nChannel 2:2Y PRBS =223–1 Channel 2:2Y PRBS =223–1\nChannel 3:3Y Channel 3:3Y\nChannel 4:4Y Channel 4:4Y\nFigure 19.Typical EyePatterns SN65LVDS3486 Figure 18.Typical EyePatterns SN65LVDS32\nAllRxrunning at150Mbps; T=25°C\nChannel 1:1Y VCC=3.6V\nChannel 2:2Y PRBS =223–1\nFigure 20.Typical EyePatterns SN65LVDS9637\n22 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n12Power Supply Recommendations\nThe LVDS driver and receivers inthisdata sheet aredesigned tooperate from asingle power supply. Both\ndrivers andreceivers operate with supply voltages intherange of2.4Vto3.6V.Inatypical application, adriver\nand areceiver may beonseparate boards, oreven separate equipment. Inthese cases, separate supplies\nwould beused ateach location. The expected ground potential difference between thedriver power supply and\nthereceiver power supply would beless than |±1V|.Board-level and local device-level bypass capacitance\nshould beused andarecovered inDriver Bypass Capacitance .\n13Layout\n13.1 Layout Guidelines\n13.1.1 Microstrip vs.Stripline Topologies\nAsperSLLD009 ,printed-circuit boards usually offer designers twotransmission lineoptions: Microstrip and\nstripline. Microstrips aretraces ontheouter layer ofaPCB, asshown inFigure 21.\nFigure 21.Microstrip Topology\nOntheother hand, striplines aretraces between twoground planes. Striplines areless prone toemissions and\nsusceptibility problems because thereference planes effectively shield theembedded traces. However, from the\nstandpoint ofhigh-speed transmission, juxtaposing twoplanes creates additional capacitance. TIrecommends\nrouting LVDS signals onmicrostrip transmission lines, ifpossible. ThePCB traces allow designers tospecify the\nnecessary tolerances forZObased ontheoverall noise budget andreflection allowances. Footnotes 2,3,and4\nprovide formulas forZOandtPDfordifferential andsingle-ended traces.(1)(2)(3)\nFigure 22.Stripline Topology\n(1) Howard Johnson &Martin Graham.1993. High Speed Digital Design –AHandbook ofBlack Magic. Prentice HallPRT. ISBN number\n013395724.\n(2) Mark I.Montrose. 1996. Printed Circuit Board Design Techniques forEMC Compliance. IEEE Press. ISBN number 0780311310.\n(3) Clyde F.Coombs, Jr.Ed,Printed Circuits Handbook, McGraw Hill,ISBN number 0070127549.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nLayout Guidelines (continued)\n13.1.2 Dielectric Type andBoard Construction\nThespeeds atwhich signals travel across theboard dictates thechoice ofdielectric. FR-4, orequivalent, usually\nprovides adequate performance forusewith LVDS signals. Ifriseorfalltimes ofTTL/CMOS signals areless\nthan 500ps,empirical results indicate thatamaterial with adielectric constant near 3.4,such asRogers ™4350\norNelco N4000-13 isbetter suited. Once thedesigner chooses thedielectric, there areseveral parameters\npertaining totheboard construction thatcanaffect performance. The following setofguidelines were developed\nexperimentally through several designs involving LVDS devices:\n•Copper weight: 15gor1/2ozstart, plated to30gor1oz.\n•Allexposed circuitry should besolder-plated (60/40) to7.62μmor0.0003 in(minimum).\n•Copper plating should be25.4μmor0.001 in(minimum) inplated-through-holes.\n•Solder mask over bare copper with solder hot-air leveling\n13.1.3 Recommended Stack Layout\nFollowing thechoice ofdielectrics and design specifications, youshould decide how many levels touseinthe\nstack. Toreduce theTTL/CMOS toLVDS crosstalk, itisagood practice tohave atleast twoseparate signal\nplanes asshown inFigure 23.\nFigure 23.Four-Layer PCB Board\nNOTE\nThe separation between layers 2and 3should be127μm(0.005 in).Bykeeping the\npower andground planes tightly coupled, theincreased capacitance acts asabypass for\ntransients.\nOne ofthemost common stack configurations isthesix-layer board, asshown inFigure 24.\nFigure 24.Six-Layer PCB Board\nInthisparticular configuration, itispossible toisolate each signal layer from thepower plane byatleast one\nground plane. The result isimproved signal integrity; however, fabrication ismore expensive. Using the6-layer\nboard ispreferable, because itoffers thelayout designer more flexibility invarying thedistance between signal\nlayers andreferenced planes, inaddition toensuring reference toaground plane forsignal layers 1and6.\n24 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\nLayout Guidelines (continued)\n13.1.4 Separation Between Traces\nThe separation between traces depends onseveral factors; however, theamount ofcoupling that can be\ntolerated usually dictates theactual separation. Low-noise coupling requires close coupling between the\ndifferential pairofanLVDS linktobenefit from theelectromagnetic field cancellation. Thetraces should be100-Ω\ndifferential and thus coupled inthemanner that best fitsthisrequirement. Inaddition, differential pairs should\nhave thesame electrical length toensure thatthey arebalanced, thus minimizing problems with skew andsignal\nreflection.\nInthecase oftwoadjacent single-ended traces, oneshould usethe3-W rule, which stipulates thatthedistance\nbetween two traces should begreater than two times thewidth ofasingle trace, orthree times itswidth\nmeasured from trace center totrace center. This increased separation effectively reduces thepotential for\ncrosstalk. The same ruleshould beapplied totheseparation between adjacent LVDS differential pairs, whether\nthetraces areedge-coupled orbroad-side-coupled.\nFigure 25.3-WRule forSingle-Ended andDifferential Traces (Top View)\nYou should exercise caution when using autorouters, because they donotalways account forallfactors affecting\ncrosstalk and signal reflection. Forinstance, itisbest toavoid sharp 90°turns toprevent discontinuities inthe\nsignal path. Using successive 45°turns tends tominimize reflections.\n13.1.5 Crosstalk andGround Bounce Minimization\nToreduce crosstalk, itisimportant toprovide areturn path tohigh-frequency currents thatisasclose aspossible\ntoitsoriginating trace. Aground plane usually achieves this. Because thereturning currents always choose the\npath oflowest inductance, they aremost likely toreturn directly under theoriginal trace, thus minimizing\ncrosstalk. Lowering thearea ofthecurrent loop lowers thepotential forcrosstalk. Traces kept asshort as\npossible with anuninterrupted ground plane running beneath them emit theminimum amount ofelectromagnetic\nfield strength. Discontinuities intheground plane increase thereturn path inductance andshould beavoided.\n13.2 Layout Example\nAtleast twoorthree times thewidth ofanindividual trace should separate single-ended traces anddifferential\npairs tominimize thepotential forcrosstalk. Single-ended traces thatruninparallel forless than thewavelength\noftherise orfalltimes usually have negligible crosstalk. Increase thespacing between signal paths forlong\nparallel runs toreduce crosstalk. Boards with limited realestate canbenefit from thestaggered trace layout, as\nshown inFigure 26.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\nLayout Example (continued)\nFigure 26.Staggered Trace Layout\nThis configuration lays outalternating signal traces ondifferent layers; thus, thehorizontal separation between\ntraces canbeless than 2or3times thewidth ofindividual traces. Toensure continuity intheground signal path,\nTIrecommends having anadjacent ground viaforevery signal via,asshown inFigure 27.Note thatvias create\nadditional capacitance. Forexample, atypical viahasalumped capacitance effect of1/2pFto1pFinFR4.\nFigure 27.Ground ViaLocation (Side View)\nShort and low-impedance connection ofthedevice ground pins tothePCB ground plane reduces ground\nbounce. Holes and cutouts intheground planes can adversely affect current return paths ifthey create\ndiscontinuities thatincrease returning current loop areas.\nTominimize EMI problems, TIrecommends avoiding discontinuities below atrace (forexample, holes, slits, and\nsoon)and keeping traces asshort aspossible. Zoning theboard wisely byplacing allsimilar functions inthe\nsame area, asopposed tomixing them together, helps reduce susceptibility issues.\n26 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nwww.ti.com SLLS262R –JULY 1997 –REVISED DECEMBER 2014\n14Device andDocumentation Support\n14.1 Device Support\n14.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n14.1.2 Other LVDS Products\nFor other products and application notes intheLVDS and LVDM product families visit ourWeb site at\nhttp://www.ti.com/sc/datatran .\n14.2 Documentation Support\n14.2.1 Related Information\nIBIS modeling isavailable forthisdevice. Contact thelocal TIsales office ortheTIWeb siteatwww.ti.com for\nmore information.\nFormore application guidelines, seethefollowing documents:\n•Low-Voltage Differential Signaling Design Notes (SLLA014 )\n•Interface Circuits forTIA/EIA-644 (LVDS) (SLLA038 )\n•Reducing EMIWith LVDS (SLLA030 )\n•Slew Rate Control ofLVDS Circuits (SLLA034 )\n•Using anLVDS Receiver With RS-422 Data (SLLA031 )\n•Evaluating theLVDS EVM (SLLA033 )\n14.3 Related Links\nTable 3lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 3.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN55LVDS32 Click here Click here Click here Click here Click here\nSN65LVDS32 Click here Click here Click here Click here Click here\nSN65LVDS3486 Click here Click here Click here Click here Click here\nSN65LVDS9637 Click here Click here Click here Click here Click here\n14.4 Trademarks\nRogers isatrademark ofRogers Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n14.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n14.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\nCopyright ©1997 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nSN55LVDS32 ,SN65LVDS32 ,SN65LVDS3486 ,SN65LVDS9637\nSLLS262R –JULY 1997 –REVISED DECEMBER 2014 www.ti.com\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n28 Submit Documentation Feedback Copyright ©1997 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n5962-9762201Q2A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-\n9762201Q2A\nSNJ55\nLVDS32FKSamples\n5962-9762201QEA ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9762201QE\nA\nSNJ55LVDS32JSamples\n5962-9762201QFA ACTIVE CFP W161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9762201QF\nA\nSNJ55LVDS32WSamples\nSN55LVDS32W ACTIVE CFP W161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 SN55LVDS32WSamples\nSN65LVDS32D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32DG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32NSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS32PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS32Samples\nSN65LVDS3486D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS3486Samples\nSN65LVDS3486DG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS3486Samples\nSN65LVDS3486DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS3486Samples\nSN65LVDS9637D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DK637Samples\nSN65LVDS9637DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 AXFSamples\nSN65LVDS9637DGKG4 ACTIVE VSSOP DGK 880RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 AXFSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65LVDS9637DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 AXFSamples\nSN65LVDS9637DGKRG4 ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 AXFSamples\nSN65LVDS9637DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 L37Samples\nSN65LVDS9637DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 L37Samples\nSN65LVDS9637DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DK637Samples\nSNJ55LVDS32FK ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-\n9762201Q2A\nSNJ55\nLVDS32FKSamples\nSNJ55LVDS32J ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9762201QE\nA\nSNJ55LVDS32JSamples\nSNJ55LVDS32W ACTIVE CFP W161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9762201QF\nA\nSNJ55LVDS32WSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN55LVDS32 :\n•Catalog : SN75LVDS32\n•Space : SN55LVDS32-SP\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65LVDS32DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN65LVDS32NSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nSN65LVDS32PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN65LVDS3486DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN65LVDS9637DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nSN65LVDS9637DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nSN65LVDS9637DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65LVDS32DR SOIC D 162500 340.5 336.1 32.0\nSN65LVDS32NSR SO NS 162000 356.0 356.0 35.0\nSN65LVDS32PWR TSSOP PW 162000 350.0 350.0 43.0\nSN65LVDS3486DR SOIC D 162500 350.0 350.0 43.0\nSN65LVDS9637DGKR VSSOP DGK 82500 358.0 335.0 35.0\nSN65LVDS9637DGNR HVSSOP DGN 82500 358.0 335.0 35.0\nSN65LVDS9637DR SOIC D 82500 340.5 336.1 25.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\n5962-9762201Q2A FK LCCC 20 1506.98 12.06 2030 NA\n5962-9762201QFA W CFP 16 1506.98 26.16 6220 NA\nSN55LVDS32W W CFP 16 1506.98 26.16 6220 NA\nSN65LVDS32D D SOIC 16 40 507 8 3940 4.32\nSN65LVDS32DG4 D SOIC 16 40 507 8 3940 4.32\nSN65LVDS32PW PW TSSOP 16 90 530 10.2 3600 3.5\nSN65LVDS3486D D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS3486DG4 D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS9637D D SOIC 8 75 507 8 3940 4.32\nSN65LVDS9637D D SOIC 8 75 505.46 6.76 3810 4\nSNJ55LVDS32FK FK LCCC 20 1506.98 12.06 2030 NA\nSNJ55LVDS32W W CFP 16 1506.98 26.16 6220 NA\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.571.281.891.63B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8.2\n7.4 TYP\n14X 1.27\n16X 0.510.352X\n8.89\n0.15 TYP\n0- 100.30.12.00 MAX\n(1.25)0.25\nGAGE PLANE\n1.050.55A\n10.410.0\nNOTE 3\nB5.45.2\nNOTE 4\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.  116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 14X (1.27)\n(R0.05) TYP\n(7)16X (1.85)\n16X (0.6)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7)(R0.05) TYP16X (1.85)\n16X (0.6)\n14X (1.27)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65LVDS32D

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V (typical 3.3V)
  - Absolute Maximum Supply Voltage: -0.5V to 4V

- **Current Ratings:**
  - Supply Current (ICC): 10 mA (enabled, no load), 0.25 mA (disabled)

- **Power Consumption:**
  - Power Dissipation: 60 mW typical per receiver

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - SOIC (16 pins)

- **Special Features:**
  - Compliant with ANSI/TIA/EIA-644 LVDS standard
  - Open-circuit fail-safe feature
  - High-speed operation with signaling rates up to 150 Mbps
  - Low-voltage TTL (LVTTL) logic output levels
  - ESD protection exceeding 8 kV (Human Body Model)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (according to JEDEC J-STD-020E)

#### Description:
The SN65LVDS32D is a high-speed differential line receiver designed for low-voltage differential signaling (LVDS) applications. It operates from a single 3.3V supply and is capable of receiving differential signals with a minimum input threshold of ±100 mV. The device converts these differential signals into LVTTL logic levels, making it suitable for interfacing with TTL-compatible devices.

#### Typical Applications:
- **Data Communication:** The SN65LVDS32D is primarily used in point-to-point and multidrop data transmission systems, where it can effectively transmit data over controlled impedance media such as twisted pair cables or PCB traces.
- **Telecommunications:** It is commonly found in telecom infrastructure, including base stations and routers, where high-speed data transfer is critical.
- **Wireless Infrastructure:** The device is also utilized in wireless communication systems, ensuring reliable data transmission with minimal power consumption.
- **Industrial Automation:** The SN65LVDS32D can be employed in industrial applications for sensor data acquisition and control systems, where robust communication is essential.

This component is ideal for applications requiring high-speed data transfer with low power consumption and high noise immunity, making it a versatile choice for modern electronic designs.