                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/**************************************************/
#/* All verilog files, separated by spaces         */
set my_verilog_files [list spi_master.v spi_slave.v spi_ms.v]
spi_master.v spi_slave.v spi_ms.v
#/* Top-level Module                               */
set my_toplevel spi_ms
spi_ms
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 24
24
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 5
5
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 5
5
#/* 
set file_version dc_v1
dc_v1
#/* set folder name
set RPT_DIR REP
REP
set OUT_DIR OUT
OUT
set RPT_OUT  [format "%s" $RPT_DIR/]
REP/
set DATA_OUT [format "%s" $OUT_DIR/]
OUT/
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set PDK "/home/IC/SPI/Process/lib"
/home/IC/SPI/Process/lib
set search_path [concat  $search_path $PDK]
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /opt/Foundary_Library/TSMC90/aci/sc-x/synopsys /home/IC/SPI/Process/lib
set alib_library_analysis_path $PDK
/home/IC/SPI/Process/lib
set link_library [set target_library [concat  [list scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db] [list dw_foundation.sldb]]]
scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db dw_foundation.sldb
set target_library "scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db"
scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
set_ultra_optimization true
Warning: The 'set_ultra_optimization' command will be obsolete in the next release of Design Compiler (2008.09). Please change your scripts to use the 'compile_ultra' command for getting the most optimized results with DC Ultra. For further information: 'man compile_ultra'
Information: DC ultra optimization mode successfully set. (UIO-73)
1
set_ultra_optimization -force
Warning: The 'set_ultra_optimization' command will be obsolete in the next release of Design Compiler (2008.09). Please change your scripts to use the 'compile_ultra' command for getting the most optimized results with DC Ultra. For further information: 'man compile_ultra'
Information: DC ultra optimization mode successfully set. (UIO-73)
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./spi_master.v
Compiling source file ./spi_slave.v
Compiling source file ./spi_ms.v
Presto compilation completed successfully.
Loading db file '/home/IC/SPI/Process/lib/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./spi_ms.v:136: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 129 in file
	'./spi_ms.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 151 in file
	'./spi_ms.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine spi_ms line 70 in file
		'./spi_ms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rst_n_sync_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rst_n_sync_pre_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_ms line 118 in file
		'./spi_ms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      spisr_reg      |   Latch   |   5   |  Y  | N  | Y  | N  | -  | -  | -  |
|      spisr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_ms line 129 in file
		'./spi_ms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spidr1_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      spibr_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     spicr2_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     spicr1_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_ms line 151 in file
		'./spi_ms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sfr_data_o_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine spi_ms line 54 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|    sck_tri    | Tri-State Buffer |   1   | N  |
=================================================

Inferred tri-state devices in process
	in routine spi_ms line 55 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   sck_s_tri   | Tri-State Buffer |   1   | N  |
=================================================

Inferred tri-state devices in process
	in routine spi_ms line 57 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   mosi_tri    | Tri-State Buffer |   1   | N  |
=================================================

Inferred tri-state devices in process
	in routine spi_ms line 58 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|  mosi_s_tri   | Tri-State Buffer |   1   | N  |
=================================================

Inferred tri-state devices in process
	in routine spi_ms line 60 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|  miso_m_tri   | Tri-State Buffer |   1   | N  |
=================================================

Inferred tri-state devices in process
	in routine spi_ms line 61 in file
		'./spi_ms.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   miso_tri    | Tri-State Buffer |   1   | N  |
=================================================
Presto compilation completed successfully.
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast_leakage.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fastz.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/slow.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical_leakage.db'
Elaborated 1 design.
Current design is now 'spi_ms'.
Information: Building the design 'spi_master'. (HDL-193)

Statistics for case statements in always block at line 127 in file
	'./spi_master.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine spi_master line 78 in file
		'./spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clk_cnt_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 99 in file
		'./spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sck_edge_cnt_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| sck_edge_level_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 127 in file
		'./spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sck_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_r_m_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mosi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    bit_count_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 175 in file
		'./spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tr_done_dly1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 186 in file
		'./spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tr_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  spi_master/140  |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'spi_slave'. (HDL-193)

Statistics for case statements in always block at line 90 in file
	'./spi_slave.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine spi_slave line 58 in file
		'./spi_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sck_dly1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_slave line 72 in file
		'./spi_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sck_edge_cnt_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_slave line 90 in file
		'./spi_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_r_s_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    bit_count_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      miso_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_slave line 133 in file
		'./spi_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_finish_s_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  spi_slave/103   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
1
current_design $my_toplevel
Current design is 'spi_ms'.
{spi_ms}
link

  Linking design 'spi_ms'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic (library) /home/IC/SPI/Process/lib/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db
  dw_foundation.sldb (library) /opt/Synopsys/Synplify2015/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
41
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
1
set_clock_latency -source  -max 0.5 [get_clocks clk] 
1
set_clock_uncertainty -setup 0.6 [get_clocks clk]
1
set_clock_uncertainty -hold 0.5 [get_clocks clk]
1
set_clock_transition -max 0.4 [get_clocks clk]
1
set_dont_touch_network clk
1
set_ideal_network clk
1
set driving_cell CLKBUFV2_7TV50 
CLKBUFV2_7TV50
set loading_cell CLKBUFV8_7TV50 
CLKBUFV8_7TV50
set_drive [drive_of scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic/${driving_cell}/Z] [all_inputs]
1
set_load [load_of  scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic/${loading_cell}/I] [all_outputs]
1
# set_driving_cell  -lib_cell CLKBUFV2_7TV50  [all_inputs]
# set_loading_cell  -lib_cell CLKBUFV8_7TV50  [all_outputs]
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
Alib files are up-to-date.
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.0 |     *     |
| fast                               | 1.300000                |           |
| fast_leakage                       | 1.300000                |           |
| fastz                              | 1.300000                |           |
| slow                               | 1.300000                |           |
| typical                            | 1.300000                |           |
| typical_leakage                    | 1.300000                |           |
============================================================================


Information: There are 35 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file '/home/IC/SPI/Process/lib/alib-52/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db.alib'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'spi_slave'
Information: Ungrouping hierarchy C408. (OPT-772)
  Processing 'spi_master'
Information: Ungrouping hierarchy C468. (OPT-772)
  Processing 'spi_ms'
Information: The register 'spisr_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'spisr_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'spisr_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'spisr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'spisr_reg[2]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy inst_spi_master. (OPT-772)
Information: Ungrouping hierarchy inst_spi_slave. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_inc_width5'
  Processing 'DW01_inc_width5'
  Mapping 'add_65_DP_OP_289_508_str'
Information: Added key list 'DesignWare' to design 'spi_ms'. (DDB-72)
  Mapping 'add_88_aco_DP_OP_288_3930_str'

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   11738.0      0.00       0.0       0.0                          
    0:00:02   11738.0      0.00       0.0       0.0                          
    0:00:02   11738.0      0.00       0.0       0.0                          
    0:00:02   11738.0      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8922.0      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    8876.9      0.00       0.0       0.0                          
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
    0:00:02    8876.9      0.00       0.0       0.0                          
Loading db file '/home/IC/SPI/Process/lib/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
compile -incremental_mapping -map_effort medium
Alib files are up-to-date.

Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
    0:00:01    8876.9      0.00       0.0       0.0                          
Loading db file '/home/IC/SPI/Process/lib/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Dec 21 17:06:13 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Feedthrough (LINT-29)                                           8

Tristate                                                            6
    Single tristate driver drives an input pin (LINT-63)            6
--------------------------------------------------------------------------------

Warning: In design 'spi_ms', input port 'spssn_i[7]' is connected directly to output port 'spssn_o[7]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[6]' is connected directly to output port 'spssn_o[6]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[5]' is connected directly to output port 'spssn_o[5]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[4]' is connected directly to output port 'spssn_o[4]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[3]' is connected directly to output port 'spssn_o[3]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[2]' is connected directly to output port 'spssn_o[2]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[1]' is connected directly to output port 'spssn_o[1]'. (LINT-29)
Warning: In design 'spi_ms', input port 'spssn_i[0]' is connected directly to output port 'spssn_o[0]'. (LINT-29)
Warning: Net 'miso_m' has a single tri-state driver.  (LINT-63)
Warning: Net 'mosi_s' has a single tri-state driver.  (LINT-63)
Warning: Net 'sck_s' has a single tri-state driver.  (LINT-63)
Warning: Net 'sck' has a single tri-state driver.  (LINT-63)
Warning: Net 'miso' has a single tri-state driver.  (LINT-63)
Warning: Net 'mosi' has a single tri-state driver.  (LINT-63)
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : spi_ms
Version: K-2015.06
Date   : Thu Dec 21 17:06:13 2023
****************************************


   min_delay/hold ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rst_n_sync_reg/D             0.57           0.55 f        -0.02  (VIOLATED)
   spisr_reg[1]/D               0.57           0.55 f        -0.02  (VIOLATED)


1
#/************** check and report *******************/
check_design  > $RPT_OUT/check_design.rpt
check_timing  > $RPT_OUT/check_timing.rpt
report_qor > $RPT_OUT/qor.rpt
report_area > $RPT_OUT/area.rpt
report_area -hierarchy > $RPT_OUT/area_hier.rpt
report_timing -loops > $RPT_OUT/timing_loop.rpt
report_timing -path full -net -cap -input -tran -delay min -nworst 1 > $RPT_OUT/timing.min.rpt
report_timing -path full -net -cap -input -tran -delay max -nworst 1 > $RPT_OUT/timing.max.rpt
# report_timing -path full -net -cap -input -tran -delay min -max_paths 200 -nworst 200 > $RPT_OUT/timing.min.rpt
# report_timing -path full -net -cap -input -tran -delay max -max_paths 200 -nworst 200 > $RPT_OUT/timing.max.rpt
report_constraints -all_violators -verbose > $RPT_OUT/constraints.rpt
report_power > $RPT_OUT/power.rpt
set filename [format "%s%s"  $my_toplevel ".vh"]
spi_ms.vh
write -f verilog -output $DATA_OUT/$filename
Writing verilog file '/home/IC/SPI/DC/OUT/spi_ms.vh'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
spi_ms.sdc
write_sdc $DATA_OUT/$filename
1
set filename [format "%s%s"  $my_toplevel ".db"]
spi_ms.db
write -f db -hier -output $DATA_OUT/$filename -xg_force_db
Error: unknown option '-xg_force_db' (CMD-010)
set filename [format "%s%s"  $my_toplevel ".sdf"]
spi_ms.sdf
write_sdf $DATA_OUT/$filename
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/SPI/DC/OUT/spi_ms.sdf'. (WT-3)
1
redirect timing.rep { report_timing -max_path 10}
redirect cell.rep { report_cell }
redirect power.rep { report_power }
dc_shell> exit

Memory usage for main task 327 Mbytes.
Memory usage for this session 327 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).

Thank you...
