13:49:40 INFO  : Registering command handlers for Vitis TCF services
13:49:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
13:49:42 INFO  : XSCT server has started successfully.
13:49:42 INFO  : Successfully done setting XSCT server connection channel  
13:49:42 INFO  : plnx-install-location is set to ''
13:49:42 INFO  : Platform repository initialization has completed.
13:49:44 INFO  : Successfully done setting workspace for the tool. 
13:49:44 INFO  : Successfully done query RDI_DATADIR 
13:50:27 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:50:27 INFO  : Result from executing command 'getPlatforms': 
13:51:08 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:51:08 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
13:52:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:16 INFO  : 'jtag frequency' command is executed.
13:52:16 INFO  : Context for 'APU' is selected.
13:52:16 INFO  : System reset is completed.
13:52:19 INFO  : 'after 3000' command is executed.
13:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:52:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:52:22 INFO  : 'ps7_init' command is executed.
13:52:22 INFO  : 'ps7_post_config' command is executed.
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : 'con' command is executed.
13:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:52:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:52:59 INFO  : Disconnected from the channel tcfchan#3.
13:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:59 INFO  : 'jtag frequency' command is executed.
13:52:59 INFO  : Context for 'APU' is selected.
13:52:59 INFO  : System reset is completed.
13:53:02 INFO  : 'after 3000' command is executed.
13:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:04 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:04 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:53:04 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:08 INFO  : 'jtag frequency' command is executed.
13:53:08 INFO  : Context for 'APU' is selected.
13:53:08 INFO  : System reset is completed.
13:53:11 INFO  : 'after 3000' command is executed.
13:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:13 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:53:13 INFO  : Context for 'APU' is selected.
13:53:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:13 INFO  : Context for 'APU' is selected.
13:53:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:53:14 INFO  : 'ps7_init' command is executed.
13:53:14 INFO  : 'ps7_post_config' command is executed.
13:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:14 INFO  : 'con' command is executed.
13:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:53:21 INFO  : Disconnected from the channel tcfchan#5.
13:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:30 INFO  : 'jtag frequency' command is executed.
13:53:30 INFO  : Context for 'APU' is selected.
13:53:30 INFO  : System reset is completed.
13:53:33 INFO  : 'after 3000' command is executed.
13:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:53:35 INFO  : Context for 'APU' is selected.
13:53:35 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:35 INFO  : Context for 'APU' is selected.
13:53:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:53:35 INFO  : 'ps7_init' command is executed.
13:53:36 INFO  : 'ps7_post_config' command is executed.
13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : 'con' command is executed.
13:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:19:06 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
14:19:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:19:18 INFO  : Result from executing command 'getProjects': conv_accel_hw
14:19:18 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
14:19:27 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:19:27 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:19:27 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
14:19:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
14:19:27 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:19:33 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
14:19:43 INFO  : Disconnected from the channel tcfchan#6.
14:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:44 INFO  : 'jtag frequency' command is executed.
14:19:44 INFO  : Context for 'APU' is selected.
14:19:44 INFO  : System reset is completed.
14:19:47 INFO  : 'after 3000' command is executed.
14:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:19:50 INFO  : 'ps7_init' command is executed.
14:19:50 INFO  : 'ps7_post_config' command is executed.
14:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : 'con' command is executed.
14:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:20:09 INFO  : Disconnected from the channel tcfchan#9.
15:01:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
15:01:41 INFO  : XSCT server has started successfully.
15:01:41 INFO  : Successfully done setting XSCT server connection channel  
15:01:41 INFO  : plnx-install-location is set to ''
15:01:41 INFO  : Successfully done setting workspace for the tool. 
15:01:44 INFO  : Registering command handlers for Vitis TCF services
15:01:44 INFO  : Platform repository initialization has completed.
15:01:45 INFO  : Successfully done query RDI_DATADIR 
15:01:51 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:02:07 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
15:02:52 INFO  : Result from executing command 'getProjects': conv_accel_hw
15:02:52 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
15:03:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:03:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:03:35 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:03:35 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
15:03:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
15:03:35 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:03:41 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
15:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:58 INFO  : 'jtag frequency' command is executed.
15:03:58 INFO  : Context for 'APU' is selected.
15:03:58 INFO  : System reset is completed.
15:04:01 INFO  : 'after 3000' command is executed.
15:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:04:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
15:04:04 INFO  : Context for 'APU' is selected.
15:04:04 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:04 INFO  : Context for 'APU' is selected.
15:04:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:04:04 INFO  : 'ps7_init' command is executed.
15:04:04 INFO  : 'ps7_post_config' command is executed.
15:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:05 INFO  : 'con' command is executed.
15:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:04:47 INFO  : Disconnected from the channel tcfchan#4.
15:08:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
15:08:16 INFO  : XSCT server has started successfully.
15:08:16 INFO  : plnx-install-location is set to ''
15:08:16 INFO  : Successfully done setting XSCT server connection channel  
15:08:16 INFO  : Successfully done setting workspace for the tool. 
15:08:16 INFO  : Successfully done query RDI_DATADIR 
15:08:19 INFO  : Registering command handlers for Vitis TCF services
15:08:19 INFO  : Platform repository initialization has completed.
15:08:23 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:08:29 INFO  : (SwPlatform)  Successfully done add_library 
15:08:30 INFO  : (SwPlatform) Successfully done update_mss 
15:08:31 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:08:59 INFO  : Result from executing command 'getProjects': conv_accel_hw
15:08:59 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
15:10:15 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:10:15 INFO  : Updating application flags with new BSP settings...
15:10:15 INFO  : Successfully updated application flags for project conv_accel_sw.
15:10:31 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:10:56 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:11:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:17:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:19:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:49 INFO  : 'jtag frequency' command is executed.
15:19:49 INFO  : Context for 'APU' is selected.
15:19:49 INFO  : System reset is completed.
15:19:52 INFO  : 'after 3000' command is executed.
15:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:19:55 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
15:19:55 INFO  : Context for 'APU' is selected.
15:19:55 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:55 INFO  : Context for 'APU' is selected.
15:19:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:19:55 INFO  : 'ps7_init' command is executed.
15:19:55 INFO  : 'ps7_post_config' command is executed.
15:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:56 INFO  : 'con' command is executed.
15:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:56 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:20:06 INFO  : Disconnected from the channel tcfchan#8.
15:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:06 INFO  : 'jtag frequency' command is executed.
15:20:06 INFO  : Context for 'APU' is selected.
15:20:06 INFO  : System reset is completed.
15:20:09 INFO  : 'after 3000' command is executed.
15:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:20:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
15:20:12 INFO  : Context for 'APU' is selected.
15:20:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:12 INFO  : Context for 'APU' is selected.
15:20:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:20:12 INFO  : 'ps7_init' command is executed.
15:20:12 INFO  : 'ps7_post_config' command is executed.
15:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:12 INFO  : 'con' command is executed.
15:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:22:06 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:22:24 INFO  : Disconnected from the channel tcfchan#9.
15:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:24 INFO  : 'jtag frequency' command is executed.
15:22:24 INFO  : Context for 'APU' is selected.
15:22:24 INFO  : System reset is completed.
15:22:27 INFO  : 'after 3000' command is executed.
15:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:22:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
15:22:30 INFO  : Context for 'APU' is selected.
15:22:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:30 INFO  : Context for 'APU' is selected.
15:22:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:22:30 INFO  : 'ps7_init' command is executed.
15:22:30 INFO  : 'ps7_post_config' command is executed.
15:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:30 INFO  : 'con' command is executed.
15:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:35:04 INFO  : Disconnected from the channel tcfchan#11.
16:35:46 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:17 INFO  : 'jtag frequency' command is executed.
16:36:17 INFO  : Context for 'APU' is selected.
16:36:17 INFO  : System reset is completed.
16:36:20 INFO  : 'after 3000' command is executed.
16:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:36:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
16:36:23 INFO  : Context for 'APU' is selected.
16:36:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:23 INFO  : Context for 'APU' is selected.
16:36:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:36:23 INFO  : 'ps7_init' command is executed.
16:36:23 INFO  : 'ps7_post_config' command is executed.
16:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:24 INFO  : 'con' command is executed.
16:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:46:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:47:01 INFO  : Disconnected from the channel tcfchan#13.
16:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:01 INFO  : 'jtag frequency' command is executed.
16:47:01 INFO  : Context for 'APU' is selected.
16:47:01 INFO  : System reset is completed.
16:47:05 INFO  : 'after 3000' command is executed.
16:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:47:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
16:47:07 INFO  : Context for 'APU' is selected.
16:47:07 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:07 INFO  : Context for 'APU' is selected.
16:47:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:47:07 INFO  : 'ps7_init' command is executed.
16:47:07 INFO  : 'ps7_post_config' command is executed.
16:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:08 INFO  : 'con' command is executed.
16:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:27:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:27:54 INFO  : Disconnected from the channel tcfchan#15.
17:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:54 INFO  : 'jtag frequency' command is executed.
17:27:54 INFO  : Context for 'APU' is selected.
17:27:54 INFO  : System reset is completed.
17:27:57 INFO  : 'after 3000' command is executed.
17:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:28:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
17:28:00 INFO  : Context for 'APU' is selected.
17:28:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:00 INFO  : Context for 'APU' is selected.
17:28:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:28:00 INFO  : 'ps7_init' command is executed.
17:28:00 INFO  : 'ps7_post_config' command is executed.
17:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:01 INFO  : 'con' command is executed.
17:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:29:04 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:29:15 INFO  : Disconnected from the channel tcfchan#17.
17:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:15 INFO  : 'jtag frequency' command is executed.
17:29:15 INFO  : Context for 'APU' is selected.
17:29:15 INFO  : System reset is completed.
17:29:18 INFO  : 'after 3000' command is executed.
17:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
17:29:21 INFO  : Context for 'APU' is selected.
17:29:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:29:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:21 INFO  : Context for 'APU' is selected.
17:29:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:29:21 INFO  : 'ps7_init' command is executed.
17:29:21 INFO  : 'ps7_post_config' command is executed.
17:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:22 INFO  : 'con' command is executed.
17:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:29:59 INFO  : Disconnected from the channel tcfchan#19.
17:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:06 INFO  : 'jtag frequency' command is executed.
17:30:06 INFO  : Context for 'APU' is selected.
17:30:06 INFO  : System reset is completed.
17:30:09 INFO  : 'after 3000' command is executed.
17:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:30:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
17:30:12 INFO  : Context for 'APU' is selected.
17:30:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:12 INFO  : Context for 'APU' is selected.
17:30:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:30:12 INFO  : 'ps7_init' command is executed.
17:30:12 INFO  : 'ps7_post_config' command is executed.
17:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:12 INFO  : 'con' command is executed.
17:30:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:32:38 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:32:45 INFO  : Disconnected from the channel tcfchan#20.
17:33:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:20 INFO  : 'jtag frequency' command is executed.
17:33:20 INFO  : Context for 'APU' is selected.
17:33:20 INFO  : System reset is completed.
17:33:23 INFO  : 'after 3000' command is executed.
17:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:33:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
17:33:26 INFO  : Context for 'APU' is selected.
17:33:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:26 INFO  : Context for 'APU' is selected.
17:33:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:33:26 INFO  : 'ps7_init' command is executed.
17:33:26 INFO  : 'ps7_post_config' command is executed.
17:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:26 INFO  : 'con' command is executed.
17:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:14:36 INFO  : Disconnected from the channel tcfchan#23.
18:16:16 ERROR : Failed to read platform from project 'conv_accel_sw_system'.
Reason: Failed to execute command 'platform read {C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw_system/platform.spr}'. Click on details for more information.
18:16:20 ERROR : Failed to read platform from project 'conv_accel_sw_system'.
Reason: Failed to execute command 'platform read {C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw_system/platform.spr}'. Click on details for more information.
18:16:40 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
18:16:46 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:16:46 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:16:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:16:54 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:16:54 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
18:16:54 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
18:16:54 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:16:59 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:11 INFO  : 'jtag frequency' command is executed.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : System reset is completed.
18:17:14 INFO  : 'after 3000' command is executed.
18:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:17:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:17:17 INFO  : 'ps7_init' command is executed.
18:17:17 INFO  : 'ps7_post_config' command is executed.
18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : 'con' command is executed.
18:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:18:43 INFO  : Disconnected from the channel tcfchan#26.
18:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:43 INFO  : 'jtag frequency' command is executed.
18:18:43 INFO  : Context for 'APU' is selected.
18:18:43 INFO  : System reset is completed.
18:18:46 INFO  : 'after 3000' command is executed.
18:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:18:48 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
18:18:48 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
18:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:18:48 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
18:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:19:15 INFO  : 'fpga -state' command is executed.
18:19:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:15 INFO  : 'jtag frequency' command is executed.
18:19:15 INFO  : Context for 'APU' is selected.
18:19:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:15 INFO  : Context for 'APU' is selected.
18:19:15 INFO  : 'stop' command is executed.
18:19:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:19:15 INFO  : 'ps7_init' command is executed.
18:19:15 INFO  : 'ps7_post_config' command is executed.
18:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:16 INFO  : 'con' command is executed.
18:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:19:20 INFO  : Disconnected from the channel tcfchan#27.
18:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:19:21 INFO  : 'fpga -state' command is executed.
18:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:21 INFO  : 'jtag frequency' command is executed.
18:19:21 INFO  : Context for 'APU' is selected.
18:19:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:21 INFO  : Context for 'APU' is selected.
18:19:21 INFO  : 'stop' command is executed.
18:19:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:19:21 INFO  : 'ps7_init' command is executed.
18:19:21 INFO  : 'ps7_post_config' command is executed.
18:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:22 INFO  : 'con' command is executed.
18:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:19:24 INFO  : Disconnected from the channel tcfchan#28.
18:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:19:59 INFO  : 'fpga -state' command is executed.
18:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:00 INFO  : 'jtag frequency' command is executed.
18:20:00 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:00 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : 'stop' command is executed.
18:20:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:20:00 INFO  : 'ps7_init' command is executed.
18:20:00 INFO  : 'ps7_post_config' command is executed.
18:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:01 INFO  : 'con' command is executed.
18:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:21:09 INFO  : Disconnected from the channel tcfchan#29.
18:21:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:22:00 INFO  : 'fpga -state' command is executed.
18:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:01 INFO  : 'jtag frequency' command is executed.
18:22:01 INFO  : Context for 'APU' is selected.
18:22:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:01 INFO  : Context for 'APU' is selected.
18:22:01 INFO  : 'stop' command is executed.
18:22:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:22:36 ERROR : 'ps7_init' is cancelled.
18:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:22:36 ERROR : 'ps7_init' is cancelled.
18:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:23:05 INFO  : 'fpga -state' command is executed.
18:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:05 INFO  : 'jtag frequency' command is executed.
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : 'stop' command is executed.
18:23:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:23:06 INFO  : 'ps7_init' command is executed.
18:23:06 INFO  : 'ps7_post_config' command is executed.
18:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : 'con' command is executed.
18:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:26:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:26:41 INFO  : Disconnected from the channel tcfchan#31.
18:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:26:41 INFO  : 'fpga -state' command is executed.
18:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:26:52 INFO  : 'fpga -state' command is executed.
18:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:52 INFO  : 'jtag frequency' command is executed.
18:26:52 INFO  : Context for 'APU' is selected.
18:26:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:52 INFO  : Context for 'APU' is selected.
18:26:52 INFO  : 'stop' command is executed.
18:26:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:26:53 INFO  : 'ps7_init' command is executed.
18:26:53 INFO  : 'ps7_post_config' command is executed.
18:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:53 INFO  : 'con' command is executed.
18:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:07:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:07:53 INFO  : Disconnected from the channel tcfchan#33.
19:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:07:53 INFO  : 'fpga -state' command is executed.
19:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:53 INFO  : 'jtag frequency' command is executed.
19:07:53 INFO  : Context for 'APU' is selected.
19:07:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:53 INFO  : Context for 'APU' is selected.
19:07:53 INFO  : 'stop' command is executed.
19:07:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:07:54 INFO  : 'ps7_init' command is executed.
19:07:54 INFO  : 'ps7_post_config' command is executed.
19:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:54 INFO  : 'con' command is executed.
19:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:09:30 INFO  : Disconnected from the channel tcfchan#35.
19:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:09:30 INFO  : 'fpga -state' command is executed.
19:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:30 INFO  : 'jtag frequency' command is executed.
19:09:30 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:30 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : 'stop' command is executed.
19:09:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:09:31 INFO  : 'ps7_init' command is executed.
19:09:31 INFO  : 'ps7_post_config' command is executed.
19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : 'con' command is executed.
19:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:32:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:33:17 INFO  : Disconnected from the channel tcfchan#36.
19:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:33:17 INFO  : 'fpga -state' command is executed.
19:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:33:17 INFO  : 'jtag frequency' command is executed.
19:33:17 INFO  : Context for 'APU' is selected.
19:33:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:17 INFO  : Context for 'APU' is selected.
19:33:17 INFO  : 'stop' command is executed.
19:33:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:33:18 INFO  : 'ps7_init' command is executed.
19:33:18 INFO  : 'ps7_post_config' command is executed.
19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : 'con' command is executed.
19:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
21:21:45 INFO  : Disconnected from the channel tcfchan#38.
09:26:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
09:26:20 INFO  : XSCT server has started successfully.
09:26:20 INFO  : Successfully done setting XSCT server connection channel  
09:26:20 INFO  : plnx-install-location is set to ''
09:26:20 INFO  : Successfully done setting workspace for the tool. 
09:26:23 INFO  : Registering command handlers for Vitis TCF services
09:26:23 INFO  : Platform repository initialization has completed.
09:26:25 INFO  : Successfully done query RDI_DATADIR 
09:27:05 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
09:27:16 INFO  : Result from executing command 'getProjects': conv_accel_hw
09:27:16 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
09:27:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
09:27:33 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:27:33 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
09:27:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
09:27:33 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:27:38 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
09:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:32:10 INFO  : 'fpga -state' command is executed.
09:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:10 INFO  : 'jtag frequency' command is executed.
09:32:10 INFO  : Context for 'APU' is selected.
09:32:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
09:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:10 INFO  : Context for 'APU' is selected.
09:32:10 INFO  : 'stop' command is executed.
09:32:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
09:32:11 INFO  : 'ps7_init' command is executed.
09:32:11 INFO  : 'ps7_post_config' command is executed.
09:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:11 INFO  : 'con' command is executed.
09:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
09:33:33 INFO  : Disconnected from the channel tcfchan#3.
09:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:40:09 INFO  : 'fpga -state' command is executed.
09:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:40:09 INFO  : 'jtag frequency' command is executed.
09:40:09 INFO  : Context for 'APU' is selected.
09:40:09 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
09:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:09 INFO  : Context for 'APU' is selected.
09:40:09 INFO  : 'stop' command is executed.
09:40:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
09:40:59 ERROR : 'ps7_init' is cancelled.
09:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

09:40:59 ERROR : 'ps7_init' is cancelled.
09:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:41:33 ERROR : (XSDB Server)-code 1 -level 0 -errorcode NONE -errorinfo {Code 1 Time 1616164893503 Format {FT_Write failed: io error}
    while executing
"error [lindex $data 0]"
    invoked from within
"if { [lindex $data 0] != "" } {
			error [lindex $data 0]
		    }"
    ("eval" body line 2)
    invoked from within
"eval $script"} -errorline 12

09:41:33 INFO  : 'fpga -state' command is executed.
09:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:42:08 INFO  : 'fpga -state' command is executed.
09:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:42:08 INFO  : 'jtag frequency' command is executed.
09:42:08 INFO  : Context for 'APU' is selected.
09:42:09 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
09:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:09 INFO  : Context for 'APU' is selected.
09:42:09 INFO  : 'stop' command is executed.
09:42:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
09:42:09 INFO  : 'ps7_init' command is executed.
09:42:09 INFO  : 'ps7_post_config' command is executed.
09:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:09 INFO  : 'con' command is executed.
09:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:42:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
09:49:38 INFO  : Disconnected from the channel tcfchan#4.
09:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:39 INFO  : 'fpga -state' command is executed.
09:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:39 INFO  : 'jtag frequency' command is executed.
09:49:39 INFO  : Context for 'APU' is selected.
09:49:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
09:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:39 INFO  : Context for 'APU' is selected.
09:49:39 INFO  : 'stop' command is executed.
09:49:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
09:49:39 INFO  : 'ps7_init' command is executed.
09:49:39 INFO  : 'ps7_post_config' command is executed.
09:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:40 INFO  : 'con' command is executed.
09:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:26:54 INFO  : Disconnected from the channel tcfchan#5.
13:40:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:41:20 INFO  : 'fpga -state' command is executed.
13:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:20 INFO  : 'jtag frequency' command is executed.
13:41:20 INFO  : Context for 'APU' is selected.
13:41:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:20 INFO  : Context for 'APU' is selected.
13:41:20 INFO  : 'stop' command is executed.
13:41:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:41:20 INFO  : 'ps7_init' command is executed.
13:41:20 INFO  : 'ps7_post_config' command is executed.
13:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:21 INFO  : 'con' command is executed.
13:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:42:39 INFO  : Disconnected from the channel tcfchan#7.
13:46:13 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:46:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:47:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:47:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:48:05 INFO  : 'fpga -state' command is executed.
13:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:05 INFO  : 'jtag frequency' command is executed.
13:48:05 INFO  : Context for 'APU' is selected.
13:48:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:48:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:05 INFO  : Context for 'APU' is selected.
13:48:05 INFO  : 'stop' command is executed.
13:48:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:48:06 INFO  : 'ps7_init' command is executed.
13:48:06 INFO  : 'ps7_post_config' command is executed.
13:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:06 INFO  : 'con' command is executed.
13:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:49:29 INFO  : Disconnected from the channel tcfchan#12.
13:58:33 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:58:33 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
13:58:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:58:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:01:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:01:55 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:02:12 INFO  : 'fpga -state' command is executed.
14:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:13 INFO  : 'jtag frequency' command is executed.
14:02:13 INFO  : Context for 'APU' is selected.
14:02:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:02:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:13 INFO  : Context for 'APU' is selected.
14:02:13 INFO  : 'stop' command is executed.
14:02:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:02:13 INFO  : 'ps7_init' command is executed.
14:02:13 INFO  : 'ps7_post_config' command is executed.
14:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:14 INFO  : 'con' command is executed.
14:02:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:03:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:03:32 INFO  : Disconnected from the channel tcfchan#18.
14:03:37 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:03:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:03:48 INFO  : 'fpga -state' command is executed.
14:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:48 INFO  : 'jtag frequency' command is executed.
14:03:48 INFO  : Context for 'APU' is selected.
14:03:48 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:48 INFO  : Context for 'APU' is selected.
14:03:48 INFO  : 'stop' command is executed.
14:03:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:03:48 INFO  : 'ps7_init' command is executed.
14:03:48 INFO  : 'ps7_post_config' command is executed.
14:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:49 INFO  : 'con' command is executed.
14:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:04:33 INFO  : Disconnected from the channel tcfchan#21.
14:12:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:13:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:13:36 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:14:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:14:41 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:15:39 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:16:00 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:16:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:16:21 INFO  : 'fpga -state' command is executed.
14:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:22 INFO  : 'jtag frequency' command is executed.
14:16:22 INFO  : Context for 'APU' is selected.
14:16:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:22 INFO  : Context for 'APU' is selected.
14:16:22 INFO  : 'stop' command is executed.
14:16:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:16:22 INFO  : 'ps7_init' command is executed.
14:16:22 INFO  : 'ps7_post_config' command is executed.
14:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:23 INFO  : 'con' command is executed.
14:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:17:06 INFO  : Disconnected from the channel tcfchan#30.
14:18:46 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:30:37 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:30:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:01 INFO  : 'fpga -state' command is executed.
14:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:01 INFO  : 'jtag frequency' command is executed.
14:31:01 INFO  : Context for 'APU' is selected.
14:31:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:01 INFO  : Context for 'APU' is selected.
14:31:01 INFO  : 'stop' command is executed.
14:31:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:31:01 INFO  : 'ps7_init' command is executed.
14:31:01 INFO  : 'ps7_post_config' command is executed.
14:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:02 INFO  : 'con' command is executed.
14:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:31:15 INFO  : Disconnected from the channel tcfchan#34.
14:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:15 INFO  : 'fpga -state' command is executed.
14:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:15 INFO  : 'jtag frequency' command is executed.
14:31:15 INFO  : Context for 'APU' is selected.
14:31:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:15 INFO  : Context for 'APU' is selected.
14:31:15 INFO  : 'stop' command is executed.
14:31:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:31:15 INFO  : 'ps7_init' command is executed.
14:31:15 INFO  : 'ps7_post_config' command is executed.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:16 INFO  : 'con' command is executed.
14:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:31:49 INFO  : Disconnected from the channel tcfchan#35.
14:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:49 INFO  : 'fpga -state' command is executed.
14:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:50 INFO  : 'jtag frequency' command is executed.
14:31:50 INFO  : Context for 'APU' is selected.
14:31:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:50 INFO  : Context for 'APU' is selected.
14:31:50 INFO  : 'stop' command is executed.
14:31:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:31:50 INFO  : 'ps7_init' command is executed.
14:31:50 INFO  : 'ps7_post_config' command is executed.
14:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:51 INFO  : 'con' command is executed.
14:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:31:59 INFO  : Disconnected from the channel tcfchan#36.
14:33:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:33:14 INFO  : 'fpga -state' command is executed.
14:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:14 INFO  : 'jtag frequency' command is executed.
14:33:14 INFO  : Context for 'APU' is selected.
14:33:14 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:14 INFO  : Context for 'APU' is selected.
14:33:14 INFO  : 'stop' command is executed.
14:33:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:33:15 INFO  : 'ps7_init' command is executed.
14:33:15 INFO  : 'ps7_post_config' command is executed.
14:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:15 INFO  : 'con' command is executed.
14:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:34:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:35:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:35:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:36:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:36:40 INFO  : Disconnected from the channel tcfchan#38.
14:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:36:40 INFO  : 'fpga -state' command is executed.
14:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:40 INFO  : 'jtag frequency' command is executed.
14:36:40 INFO  : Context for 'APU' is selected.
14:36:40 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:40 INFO  : Context for 'APU' is selected.
14:36:40 INFO  : 'stop' command is executed.
14:36:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:36:41 INFO  : 'ps7_init' command is executed.
14:36:41 INFO  : 'ps7_post_config' command is executed.
14:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:41 INFO  : 'con' command is executed.
14:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:37:20 INFO  : Disconnected from the channel tcfchan#43.
14:49:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
14:50:00 INFO  : XSCT server has started successfully.
14:50:00 INFO  : Successfully done setting XSCT server connection channel  
14:50:00 INFO  : plnx-install-location is set to ''
14:50:00 INFO  : Successfully done setting workspace for the tool. 
14:50:03 INFO  : Registering command handlers for Vitis TCF services
14:50:03 INFO  : Platform repository initialization has completed.
14:50:06 INFO  : Successfully done query RDI_DATADIR 
14:51:16 INFO  : Result from executing command 'getProjects': conv_accel_hw
14:51:16 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
14:51:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:56:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:56:21 INFO  : 'fpga -state' command is executed.
14:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:57:57 INFO  : 'fpga -state' command is executed.
14:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:57 INFO  : 'jtag frequency' command is executed.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : 'stop' command is executed.
14:57:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:57:57 INFO  : 'ps7_init' command is executed.
14:57:57 INFO  : 'ps7_post_config' command is executed.
14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:58 INFO  : 'con' command is executed.
14:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:58:21 INFO  : Disconnected from the channel tcfchan#4.
14:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:58:25 INFO  : 'fpga -state' command is executed.
14:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:25 INFO  : 'jtag frequency' command is executed.
14:58:25 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:30 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : 'stop' command is executed.
14:58:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:58:30 INFO  : 'ps7_init' command is executed.
14:58:30 INFO  : 'ps7_post_config' command is executed.
14:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:31 INFO  : 'con' command is executed.
14:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:04:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:04:31 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:04:39 INFO  : Disconnected from the channel tcfchan#5.
15:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:04:40 INFO  : 'fpga -state' command is executed.
15:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:40 INFO  : 'jtag frequency' command is executed.
15:04:40 INFO  : Context for 'APU' is selected.
15:04:40 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:40 INFO  : Context for 'APU' is selected.
15:04:40 INFO  : 'stop' command is executed.
15:04:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:04:40 INFO  : 'ps7_init' command is executed.
15:04:40 INFO  : 'ps7_post_config' command is executed.
15:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:41 INFO  : 'con' command is executed.
15:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:05:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:05:45 INFO  : Disconnected from the channel tcfchan#8.
15:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:05:45 INFO  : 'fpga -state' command is executed.
15:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:45 INFO  : 'jtag frequency' command is executed.
15:05:45 INFO  : Context for 'APU' is selected.
15:05:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:45 INFO  : Context for 'APU' is selected.
15:05:45 INFO  : 'stop' command is executed.
15:05:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:05:46 INFO  : 'ps7_init' command is executed.
15:05:46 INFO  : 'ps7_post_config' command is executed.
15:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:46 INFO  : 'con' command is executed.
15:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:06:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:06:57 INFO  : Disconnected from the channel tcfchan#10.
15:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:06:57 INFO  : 'fpga -state' command is executed.
15:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:57 INFO  : 'jtag frequency' command is executed.
15:06:57 INFO  : Context for 'APU' is selected.
15:06:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
15:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:57 INFO  : Context for 'APU' is selected.
15:06:57 INFO  : 'stop' command is executed.
15:06:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
15:06:57 INFO  : 'ps7_init' command is executed.
15:06:57 INFO  : 'ps7_post_config' command is executed.
15:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:58 INFO  : 'con' command is executed.
15:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
15:07:30 INFO  : Disconnected from the channel tcfchan#12.
15:51:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
15:51:11 INFO  : XSCT server has started successfully.
15:51:11 INFO  : plnx-install-location is set to ''
15:51:11 INFO  : Successfully done setting XSCT server connection channel  
15:51:11 INFO  : Successfully done setting workspace for the tool. 
15:51:14 INFO  : Registering command handlers for Vitis TCF services
15:51:14 INFO  : Platform repository initialization has completed.
15:51:17 INFO  : Successfully done query RDI_DATADIR 
15:56:27 INFO  : Result from executing command 'getProjects': conv_accel_hw
15:56:27 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
15:56:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:56:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
15:57:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:08:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:09:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:10:01 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:10:26 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:10:48 INFO  : 'fpga -state' command is executed.
16:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:11:30 INFO  : 'fpga -state' command is executed.
16:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:30 INFO  : 'jtag frequency' command is executed.
16:11:30 INFO  : Context for 'APU' is selected.
16:11:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:31 INFO  : Context for 'APU' is selected.
16:11:31 INFO  : 'stop' command is executed.
16:11:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:11:31 INFO  : 'ps7_init' command is executed.
16:11:31 INFO  : 'ps7_post_config' command is executed.
16:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:31 INFO  : 'con' command is executed.
16:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:12:25 INFO  : Disconnected from the channel tcfchan#8.
16:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:12:26 INFO  : 'fpga -state' command is executed.
16:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:12:26 INFO  : 'jtag frequency' command is executed.
16:12:26 INFO  : Context for 'APU' is selected.
16:12:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:31 INFO  : Context for 'APU' is selected.
16:12:31 INFO  : 'stop' command is executed.
16:12:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:12:32 INFO  : 'ps7_init' command is executed.
16:12:32 INFO  : 'ps7_post_config' command is executed.
16:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:32 INFO  : 'con' command is executed.
16:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:13:06 INFO  : Disconnected from the channel tcfchan#9.
16:13:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:13:30 INFO  : 'fpga -state' command is executed.
16:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:31 INFO  : 'jtag frequency' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : 'stop' command is executed.
16:13:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:13:31 INFO  : 'ps7_init' command is executed.
16:13:31 INFO  : 'ps7_post_config' command is executed.
16:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:32 INFO  : 'con' command is executed.
16:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:16:53 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:17:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:17:21 INFO  : Disconnected from the channel tcfchan#11.
16:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:21 INFO  : 'fpga -state' command is executed.
16:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:21 INFO  : 'jtag frequency' command is executed.
16:17:21 INFO  : Context for 'APU' is selected.
16:17:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:21 INFO  : Context for 'APU' is selected.
16:17:21 INFO  : 'stop' command is executed.
16:17:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:17:21 INFO  : 'ps7_init' command is executed.
16:17:21 INFO  : 'ps7_post_config' command is executed.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:22 INFO  : 'con' command is executed.
16:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:17:40 INFO  : Disconnected from the channel tcfchan#14.
16:17:46 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:54 INFO  : 'fpga -state' command is executed.
16:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:55 INFO  : 'jtag frequency' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : 'stop' command is executed.
16:17:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:17:55 INFO  : 'ps7_init' command is executed.
16:17:55 INFO  : 'ps7_post_config' command is executed.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : 'con' command is executed.
16:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:18:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:18:39 INFO  : Disconnected from the channel tcfchan#16.
16:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:18:39 INFO  : 'fpga -state' command is executed.
16:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:40 INFO  : 'jtag frequency' command is executed.
16:18:40 INFO  : Context for 'APU' is selected.
16:18:40 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:18:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:40 INFO  : Context for 'APU' is selected.
16:18:40 INFO  : 'stop' command is executed.
16:18:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:18:40 INFO  : 'ps7_init' command is executed.
16:18:40 INFO  : 'ps7_post_config' command is executed.
16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : 'con' command is executed.
16:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:20:18 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:20:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:21:00 INFO  : Disconnected from the channel tcfchan#18.
16:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:21:00 INFO  : 'fpga -state' command is executed.
16:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:01 INFO  : 'jtag frequency' command is executed.
16:21:01 INFO  : Context for 'APU' is selected.
16:21:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:01 INFO  : Context for 'APU' is selected.
16:21:01 INFO  : 'stop' command is executed.
16:21:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:21:01 INFO  : 'ps7_init' command is executed.
16:21:01 INFO  : 'ps7_post_config' command is executed.
16:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:01 INFO  : 'con' command is executed.
16:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:22:13 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:22:25 INFO  : Disconnected from the channel tcfchan#21.
16:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:22:25 INFO  : 'fpga -state' command is executed.
16:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:25 INFO  : 'jtag frequency' command is executed.
16:22:25 INFO  : Context for 'APU' is selected.
16:22:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:25 INFO  : Context for 'APU' is selected.
16:22:25 INFO  : 'stop' command is executed.
16:22:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:22:26 INFO  : 'ps7_init' command is executed.
16:22:26 INFO  : 'ps7_post_config' command is executed.
16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:26 INFO  : 'con' command is executed.
16:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:22:56 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:24:04 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:24:12 INFO  : Disconnected from the channel tcfchan#23.
16:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:13 INFO  : 'fpga -state' command is executed.
16:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:13 INFO  : 'jtag frequency' command is executed.
16:24:13 INFO  : Context for 'APU' is selected.
16:24:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:13 INFO  : Context for 'APU' is selected.
16:24:13 INFO  : 'stop' command is executed.
16:24:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:24:13 INFO  : 'ps7_init' command is executed.
16:24:13 INFO  : 'ps7_post_config' command is executed.
16:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:14 INFO  : 'con' command is executed.
16:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:25:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:25:56 INFO  : Disconnected from the channel tcfchan#26.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:25:56 INFO  : 'fpga -state' command is executed.
16:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:56 INFO  : 'jtag frequency' command is executed.
16:25:56 INFO  : Context for 'APU' is selected.
16:25:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:57 INFO  : Context for 'APU' is selected.
16:25:57 INFO  : 'stop' command is executed.
16:25:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:25:57 INFO  : 'ps7_init' command is executed.
16:25:57 INFO  : 'ps7_post_config' command is executed.
16:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:57 INFO  : 'con' command is executed.
16:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:26:14 INFO  : Disconnected from the channel tcfchan#28.
16:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:30:45 INFO  : 'fpga -state' command is executed.
16:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:45 INFO  : 'jtag frequency' command is executed.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : 'stop' command is executed.
16:30:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:30:46 INFO  : 'ps7_init' command is executed.
16:30:46 INFO  : 'ps7_post_config' command is executed.
16:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:46 INFO  : 'con' command is executed.
16:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:31:08 INFO  : Disconnected from the channel tcfchan#29.
16:31:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:31:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:32:00 INFO  : 'fpga -state' command is executed.
16:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:01 INFO  : 'jtag frequency' command is executed.
16:32:01 INFO  : Context for 'APU' is selected.
16:32:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:01 INFO  : Context for 'APU' is selected.
16:32:01 INFO  : 'stop' command is executed.
16:32:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:32:01 INFO  : 'ps7_init' command is executed.
16:32:01 INFO  : 'ps7_post_config' command is executed.
16:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:01 INFO  : 'con' command is executed.
16:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:32:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:32:57 INFO  : Disconnected from the channel tcfchan#32.
16:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:32:57 INFO  : 'fpga -state' command is executed.
16:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:58 INFO  : 'jtag frequency' command is executed.
16:32:58 INFO  : Context for 'APU' is selected.
16:32:58 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:58 INFO  : Context for 'APU' is selected.
16:32:58 INFO  : 'stop' command is executed.
16:32:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:32:58 INFO  : 'ps7_init' command is executed.
16:32:58 INFO  : 'ps7_post_config' command is executed.
16:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:58 INFO  : 'con' command is executed.
16:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:33:26 INFO  : Disconnected from the channel tcfchan#34.
16:38:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:39:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:40:25 INFO  : 'fpga -state' command is executed.
16:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:25 INFO  : 'jtag frequency' command is executed.
16:40:25 INFO  : Context for 'APU' is selected.
16:40:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:25 INFO  : Context for 'APU' is selected.
16:40:25 INFO  : 'stop' command is executed.
16:40:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:40:25 INFO  : 'ps7_init' command is executed.
16:40:25 INFO  : 'ps7_post_config' command is executed.
16:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:26 INFO  : 'con' command is executed.
16:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:41:45 INFO  : Disconnected from the channel tcfchan#37.
16:41:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:42:08 INFO  : 'fpga -state' command is executed.
16:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:08 INFO  : 'jtag frequency' command is executed.
16:42:08 INFO  : Context for 'APU' is selected.
16:42:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:42:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:08 INFO  : Context for 'APU' is selected.
16:42:08 INFO  : 'stop' command is executed.
16:42:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:42:08 INFO  : 'ps7_init' command is executed.
16:42:08 INFO  : 'ps7_post_config' command is executed.
16:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:09 INFO  : 'con' command is executed.
16:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:42:38 INFO  : Disconnected from the channel tcfchan#39.
16:44:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:45:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
16:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:46:08 INFO  : 'fpga -state' command is executed.
16:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:08 INFO  : 'jtag frequency' command is executed.
16:46:08 INFO  : Context for 'APU' is selected.
16:46:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
16:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:08 INFO  : Context for 'APU' is selected.
16:46:08 INFO  : 'stop' command is executed.
16:46:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
16:46:08 INFO  : 'ps7_init' command is executed.
16:46:08 INFO  : 'ps7_post_config' command is executed.
16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : 'con' command is executed.
16:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
16:46:30 INFO  : Disconnected from the channel tcfchan#42.
17:03:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
17:03:07 INFO  : XSCT server has started successfully.
17:03:07 INFO  : Successfully done setting XSCT server connection channel  
17:03:07 INFO  : plnx-install-location is set to ''
17:03:07 INFO  : Successfully done setting workspace for the tool. 
17:03:11 INFO  : Platform repository initialization has completed.
17:03:11 INFO  : Successfully done query RDI_DATADIR 
17:03:11 INFO  : Registering command handlers for Vitis TCF services
17:12:27 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:12:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:14:41 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:14:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:15:24 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:15:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:18:37 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:18:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:19:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:19:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:19:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:19:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:20:39 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:20:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:21:37 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:21:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:22:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:22:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:22:54 INFO  : 'fpga -state' command is executed.
17:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:54 INFO  : 'jtag frequency' command is executed.
17:22:54 INFO  : Context for 'APU' is selected.
17:22:54 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:54 INFO  : Context for 'APU' is selected.
17:22:54 INFO  : 'stop' command is executed.
17:22:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:22:54 INFO  : 'ps7_init' command is executed.
17:22:54 INFO  : 'ps7_post_config' command is executed.
17:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : 'con' command is executed.
17:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:23:01 INFO  : Disconnected from the channel tcfchan#10.
17:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:23:05 INFO  : 'fpga -state' command is executed.
17:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:05 INFO  : 'jtag frequency' command is executed.
17:23:05 INFO  : Context for 'APU' is selected.
17:23:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:10 INFO  : Context for 'APU' is selected.
17:23:10 INFO  : 'stop' command is executed.
17:23:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:23:37 ERROR : Memory write error at 0xF8000784. Cannot flush JTAG server queue. FT_Write failed: io error
17:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:23:37 ERROR : Memory write error at 0xF8000784. Cannot flush JTAG server queue. FT_Write failed: io error
17:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:24:03 INFO  : 'fpga -state' command is executed.
17:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:03 INFO  : 'jtag frequency' command is executed.
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : 'stop' command is executed.
17:24:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:24:04 INFO  : 'ps7_init' command is executed.
17:24:04 INFO  : 'ps7_post_config' command is executed.
17:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:04 INFO  : 'con' command is executed.
17:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:24:23 INFO  : Disconnected from the channel tcfchan#11.
17:24:53 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:25:08 INFO  : 'fpga -state' command is executed.
17:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:08 INFO  : 'jtag frequency' command is executed.
17:25:08 INFO  : Context for 'APU' is selected.
17:25:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:25:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:08 INFO  : Context for 'APU' is selected.
17:25:09 INFO  : 'stop' command is executed.
17:25:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:25:22 ERROR : Invalid context
17:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:25:22 ERROR : Invalid context
17:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:25:41 INFO  : 'fpga -state' command is executed.
17:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:42 INFO  : 'jtag frequency' command is executed.
17:25:42 INFO  : Context for 'APU' is selected.
17:25:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:42 INFO  : Context for 'APU' is selected.
17:25:42 INFO  : 'stop' command is executed.
17:25:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:25:42 INFO  : 'ps7_init' command is executed.
17:25:42 INFO  : 'ps7_post_config' command is executed.
17:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:43 INFO  : 'con' command is executed.
17:25:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:26:07 INFO  : Disconnected from the channel tcfchan#13.
17:26:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:26:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:26:45 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:26:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:00 INFO  : 'fpga -state' command is executed.
17:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:00 INFO  : 'jtag frequency' command is executed.
17:27:00 INFO  : Context for 'APU' is selected.
17:27:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:00 INFO  : Context for 'APU' is selected.
17:27:00 INFO  : 'stop' command is executed.
17:27:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:27:01 INFO  : 'ps7_init' command is executed.
17:27:01 INFO  : 'ps7_post_config' command is executed.
17:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:01 INFO  : 'con' command is executed.
17:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:27:15 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:27:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:27:25 INFO  : Disconnected from the channel tcfchan#16.
17:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:25 INFO  : 'fpga -state' command is executed.
17:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:25 INFO  : 'jtag frequency' command is executed.
17:27:25 INFO  : Context for 'APU' is selected.
17:27:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:30 INFO  : Context for 'APU' is selected.
17:27:30 INFO  : 'stop' command is executed.
17:27:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:27:30 INFO  : 'ps7_init' command is executed.
17:27:30 INFO  : 'ps7_post_config' command is executed.
17:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:31 INFO  : 'con' command is executed.
17:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:28:36 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:28:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:28:43 INFO  : Disconnected from the channel tcfchan#18.
17:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:28:44 INFO  : 'fpga -state' command is executed.
17:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:44 INFO  : 'jtag frequency' command is executed.
17:28:44 INFO  : Context for 'APU' is selected.
17:28:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:49 INFO  : Context for 'APU' is selected.
17:28:49 INFO  : 'stop' command is executed.
17:28:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:28:49 INFO  : 'ps7_init' command is executed.
17:28:49 INFO  : 'ps7_post_config' command is executed.
17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:50 INFO  : 'con' command is executed.
17:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:29:01 INFO  : Disconnected from the channel tcfchan#20.
17:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:13 INFO  : 'fpga -state' command is executed.
17:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:13 INFO  : 'jtag frequency' command is executed.
17:29:13 INFO  : Context for 'APU' is selected.
17:29:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:17 INFO  : Context for 'APU' is selected.
17:29:18 INFO  : 'stop' command is executed.
17:29:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:29:22 ERROR : 'ps7_init' is cancelled.
17:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:29:22 ERROR : 'ps7_init' is cancelled.
17:29:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:30:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:30:05 INFO  : 'fpga -state' command is executed.
17:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:05 INFO  : 'jtag frequency' command is executed.
17:30:05 INFO  : Context for 'APU' is selected.
17:30:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:05 INFO  : Context for 'APU' is selected.
17:30:05 INFO  : 'stop' command is executed.
17:30:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:30:05 INFO  : 'ps7_init' command is executed.
17:30:05 INFO  : 'ps7_post_config' command is executed.
17:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:06 INFO  : 'con' command is executed.
17:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:30:53 INFO  : Disconnected from the channel tcfchan#21.
17:30:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:31:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:31:26 INFO  : 'fpga -state' command is executed.
17:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:26 INFO  : 'jtag frequency' command is executed.
17:31:26 INFO  : Context for 'APU' is selected.
17:31:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:26 INFO  : Context for 'APU' is selected.
17:31:26 INFO  : 'stop' command is executed.
17:31:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:31:26 INFO  : 'ps7_init' command is executed.
17:31:26 INFO  : 'ps7_post_config' command is executed.
17:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:27 INFO  : 'con' command is executed.
17:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:32:01 INFO  : Disconnected from the channel tcfchan#24.
17:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:32:01 INFO  : 'fpga -state' command is executed.
17:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:01 INFO  : 'jtag frequency' command is executed.
17:32:01 INFO  : Context for 'APU' is selected.
17:32:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:06 INFO  : Context for 'APU' is selected.
17:32:06 INFO  : 'stop' command is executed.
17:32:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:32:07 INFO  : 'ps7_init' command is executed.
17:32:07 INFO  : 'ps7_post_config' command is executed.
17:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:07 INFO  : 'con' command is executed.
17:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:32:37 INFO  : Disconnected from the channel tcfchan#25.
17:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:32:37 INFO  : 'fpga -state' command is executed.
17:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:38 INFO  : 'jtag frequency' command is executed.
17:32:38 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : 'stop' command is executed.
17:32:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:32:43 INFO  : 'ps7_init' command is executed.
17:32:43 INFO  : 'ps7_post_config' command is executed.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : 'con' command is executed.
17:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:32:45 INFO  : Disconnected from the channel tcfchan#26.
17:32:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:32:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:33:00 INFO  : 'fpga -state' command is executed.
17:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:00 INFO  : 'jtag frequency' command is executed.
17:33:00 INFO  : Context for 'APU' is selected.
17:33:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:33:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:00 INFO  : Context for 'APU' is selected.
17:33:01 INFO  : 'stop' command is executed.
17:33:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:33:01 INFO  : 'ps7_init' command is executed.
17:33:01 INFO  : 'ps7_post_config' command is executed.
17:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:01 INFO  : 'con' command is executed.
17:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:33:16 INFO  : Disconnected from the channel tcfchan#28.
17:34:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:34:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:34:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:35:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:35:06 INFO  : 'fpga -state' command is executed.
17:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:06 INFO  : 'jtag frequency' command is executed.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : 'stop' command is executed.
17:35:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:35:07 INFO  : 'ps7_init' command is executed.
17:35:07 INFO  : 'ps7_post_config' command is executed.
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : 'con' command is executed.
17:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:37:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:37:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:37:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:37:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:37:53 INFO  : Disconnected from the channel tcfchan#31.
17:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:37:53 INFO  : 'fpga -state' command is executed.
17:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:53 INFO  : 'jtag frequency' command is executed.
17:37:53 INFO  : Context for 'APU' is selected.
17:37:58 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:58 INFO  : Context for 'APU' is selected.
17:37:58 INFO  : 'stop' command is executed.
17:37:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:37:58 INFO  : 'ps7_init' command is executed.
17:37:58 INFO  : 'ps7_post_config' command is executed.
17:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:59 INFO  : 'con' command is executed.
17:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:38:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:38:50 INFO  : Disconnected from the channel tcfchan#34.
17:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:38:50 INFO  : 'fpga -state' command is executed.
17:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:50 INFO  : 'jtag frequency' command is executed.
17:38:50 INFO  : Context for 'APU' is selected.
17:38:55 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:55 INFO  : Context for 'APU' is selected.
17:38:55 INFO  : 'stop' command is executed.
17:38:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:38:55 INFO  : 'ps7_init' command is executed.
17:38:55 INFO  : 'ps7_post_config' command is executed.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:56 INFO  : 'con' command is executed.
17:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:56 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:38:58 INFO  : Disconnected from the channel tcfchan#36.
17:39:00 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:39:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:39:11 INFO  : 'fpga -state' command is executed.
17:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:12 INFO  : 'jtag frequency' command is executed.
17:39:12 INFO  : Context for 'APU' is selected.
17:39:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:12 INFO  : Context for 'APU' is selected.
17:39:12 INFO  : 'stop' command is executed.
17:39:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:39:12 INFO  : 'ps7_init' command is executed.
17:39:12 INFO  : 'ps7_post_config' command is executed.
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:13 INFO  : 'con' command is executed.
17:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:39:20 INFO  : Disconnected from the channel tcfchan#38.
17:42:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:42:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:42:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:42:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:42:51 INFO  : 'fpga -state' command is executed.
17:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:51 INFO  : 'jtag frequency' command is executed.
17:42:51 INFO  : Context for 'APU' is selected.
17:42:51 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:51 INFO  : Context for 'APU' is selected.
17:42:51 INFO  : 'stop' command is executed.
17:42:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:42:51 INFO  : 'ps7_init' command is executed.
17:42:51 INFO  : 'ps7_post_config' command is executed.
17:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:52 INFO  : 'con' command is executed.
17:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:43:04 INFO  : Disconnected from the channel tcfchan#41.
17:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:43:43 INFO  : 'fpga -state' command is executed.
17:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:44 INFO  : 'jtag frequency' command is executed.
17:43:44 INFO  : Context for 'APU' is selected.
17:43:48 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:48 INFO  : Context for 'APU' is selected.
17:43:48 INFO  : 'stop' command is executed.
17:43:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:43:49 INFO  : 'ps7_init' command is executed.
17:43:49 INFO  : 'ps7_post_config' command is executed.
17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : 'con' command is executed.
17:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:43:56 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:43:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:44:06 INFO  : Disconnected from the channel tcfchan#42.
17:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:44:06 INFO  : 'fpga -state' command is executed.
17:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:06 INFO  : 'jtag frequency' command is executed.
17:44:06 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : 'stop' command is executed.
17:44:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:44:12 INFO  : 'ps7_init' command is executed.
17:44:12 INFO  : 'ps7_post_config' command is executed.
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : 'con' command is executed.
17:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:45:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:45:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:45:42 INFO  : Disconnected from the channel tcfchan#44.
17:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:45:42 INFO  : 'fpga -state' command is executed.
17:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:42 INFO  : 'jtag frequency' command is executed.
17:45:42 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:47 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : 'stop' command is executed.
17:45:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:45:47 INFO  : 'ps7_init' command is executed.
17:45:47 INFO  : 'ps7_post_config' command is executed.
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:48 INFO  : 'con' command is executed.
17:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:46:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:46:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:46:45 INFO  : Disconnected from the channel tcfchan#46.
17:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:46:45 INFO  : 'fpga -state' command is executed.
17:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:45 INFO  : 'jtag frequency' command is executed.
17:46:45 INFO  : Context for 'APU' is selected.
17:46:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:50 INFO  : Context for 'APU' is selected.
17:46:50 INFO  : 'stop' command is executed.
17:46:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:46:50 INFO  : 'ps7_init' command is executed.
17:46:50 INFO  : 'ps7_post_config' command is executed.
17:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : 'con' command is executed.
17:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:47:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:47:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:47:39 INFO  : Disconnected from the channel tcfchan#48.
17:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:47:39 INFO  : 'fpga -state' command is executed.
17:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:40 INFO  : 'jtag frequency' command is executed.
17:47:40 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:45 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : 'stop' command is executed.
17:47:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:47:45 INFO  : 'ps7_init' command is executed.
17:47:45 INFO  : 'ps7_post_config' command is executed.
17:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:45 INFO  : 'con' command is executed.
17:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:49:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:49:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:49:24 INFO  : Disconnected from the channel tcfchan#50.
17:49:26 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:49:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:49:42 INFO  : 'fpga -state' command is executed.
17:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:42 INFO  : 'jtag frequency' command is executed.
17:49:42 INFO  : Context for 'APU' is selected.
17:49:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:42 INFO  : Context for 'APU' is selected.
17:49:42 INFO  : 'stop' command is executed.
17:49:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:49:43 INFO  : 'ps7_init' command is executed.
17:49:43 INFO  : 'ps7_post_config' command is executed.
17:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:43 INFO  : 'con' command is executed.
17:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:49:53 INFO  : Disconnected from the channel tcfchan#53.
17:50:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:51:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:51:06 INFO  : 'fpga -state' command is executed.
17:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:06 INFO  : 'jtag frequency' command is executed.
17:51:06 INFO  : Context for 'APU' is selected.
17:51:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:06 INFO  : Context for 'APU' is selected.
17:51:06 INFO  : 'stop' command is executed.
17:51:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:51:06 INFO  : 'ps7_init' command is executed.
17:51:06 INFO  : 'ps7_post_config' command is executed.
17:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:07 INFO  : 'con' command is executed.
17:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:51:35 INFO  : Disconnected from the channel tcfchan#55.
17:53:01 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:53:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:53:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:53:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:53:33 INFO  : 'fpga -state' command is executed.
17:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:34 INFO  : 'jtag frequency' command is executed.
17:53:34 INFO  : Context for 'APU' is selected.
17:53:34 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:34 INFO  : Context for 'APU' is selected.
17:53:34 INFO  : 'stop' command is executed.
17:53:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:53:34 INFO  : 'ps7_init' command is executed.
17:53:34 INFO  : 'ps7_post_config' command is executed.
17:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:35 INFO  : 'con' command is executed.
17:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:53:45 INFO  : Disconnected from the channel tcfchan#58.
17:54:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:54:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:54:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:54:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:54:38 INFO  : 'fpga -state' command is executed.
17:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:39 INFO  : 'jtag frequency' command is executed.
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : 'stop' command is executed.
17:54:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:54:39 INFO  : 'ps7_init' command is executed.
17:54:39 INFO  : 'ps7_post_config' command is executed.
17:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:40 INFO  : 'con' command is executed.
17:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:55:38 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:55:50 INFO  : Disconnected from the channel tcfchan#61.
17:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:55:51 INFO  : 'fpga -state' command is executed.
17:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:51 INFO  : 'jtag frequency' command is executed.
17:55:51 INFO  : Context for 'APU' is selected.
17:55:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:56 INFO  : Context for 'APU' is selected.
17:55:56 INFO  : 'stop' command is executed.
17:55:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:55:56 INFO  : 'ps7_init' command is executed.
17:55:56 INFO  : 'ps7_post_config' command is executed.
17:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:57 INFO  : 'con' command is executed.
17:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:56:02 INFO  : Disconnected from the channel tcfchan#63.
17:56:04 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:56:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
17:56:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

17:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:30 INFO  : 'fpga -state' command is executed.
17:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:30 INFO  : 'jtag frequency' command is executed.
17:56:30 INFO  : Context for 'APU' is selected.
17:56:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
17:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:30 INFO  : Context for 'APU' is selected.
17:56:30 INFO  : 'stop' command is executed.
17:56:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:31 INFO  : 'ps7_init' command is executed.
17:56:31 INFO  : 'ps7_post_config' command is executed.
17:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:31 INFO  : 'con' command is executed.
17:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
17:56:43 INFO  : Disconnected from the channel tcfchan#66.
18:04:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:04:17 INFO  : XSCT server has started successfully.
18:04:17 INFO  : plnx-install-location is set to ''
18:04:17 INFO  : Successfully done setting XSCT server connection channel  
18:04:17 INFO  : Successfully done setting workspace for the tool. 
18:04:20 INFO  : Platform repository initialization has completed.
18:04:21 INFO  : Registering command handlers for Vitis TCF services
18:04:23 INFO  : Successfully done query RDI_DATADIR 
18:14:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:14:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

18:16:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:16:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

18:17:15 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:17:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

18:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:17:27 INFO  : 'fpga -state' command is executed.
18:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:27 INFO  : 'jtag frequency' command is executed.
18:17:28 INFO  : Context for 'APU' is selected.
18:17:28 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:28 INFO  : Context for 'APU' is selected.
18:17:28 INFO  : 'stop' command is executed.
18:17:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:17:29 INFO  : 'ps7_init' command is executed.
18:17:29 INFO  : 'ps7_post_config' command is executed.
18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : 'con' command is executed.
18:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:18:37 INFO  : Disconnected from the channel tcfchan#4.
18:20:48 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:20:48 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:20:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
