/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */
module full_adder(a, b, cin, s, cout);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [4:0] carry;
  input cin;
  wire cin;
  output cout;
  wire cout;
  output [3:0] s;
  wire [3:0] s;
  assign _00_ = b[1] &  carry[1];
  assign _01_ = a[1] &  b[1];
  assign _02_ = a[1] &  carry[1];
  assign _03_ = b[2] &  carry[2];
  assign _04_ = a[2] &  b[2];
  assign _05_ = a[2] &  carry[2];
  assign _06_ = b[3] &  carry[3];
  assign _07_ = a[3] &  b[3];
  assign _08_ = a[3] &  carry[3];
  assign _09_ = b[0] &  cin;
  assign _10_ = a[0] &  b[0];
  assign _11_ = a[0] &  cin;
  assign _12_ = _00_ |  _01_;
  assign carry[2] = _12_ |  _02_;
  assign _13_ = _03_ |  _04_;
  assign carry[3] = _13_ |  _05_;
  assign _14_ = _06_ |  _07_;
  assign cout = _14_ |  _08_;
  assign _15_ = _09_ |  _10_;
  assign carry[1] = _15_ |  _11_;
  assign _17_ = a[0] ^  b[0];
  assign _16_ = a[2] ^  b[2];
  assign s[2] = _16_ ^  carry[2];
  assign s[0] = _17_ ^  cin;
  assign _18_ = a[3] ^  b[3];
  assign s[3] = _18_ ^  carry[3];
  assign _19_ = a[1] ^  b[1];
  assign s[1] = _19_ ^  carry[1];
  assign { carry[4], carry[0] } = { cout, cin };
endmodule
