
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.209588                       # Number of seconds simulated
sim_ticks                                209587588000                       # Number of ticks simulated
final_tick                               209587588000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69089                       # Simulator instruction rate (inst/s)
host_op_rate                                   126462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              144802069                       # Simulator tick rate (ticks/s)
host_mem_usage                                2214352                       # Number of bytes of host memory used
host_seconds                                  1447.41                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042321                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             48192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1662208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1710400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        48192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           48192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1142592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1142592                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                753                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              25972                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26725                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17853                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17853                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               229937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              7930851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8160789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          229937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             229937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5451621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5451621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5451621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              229937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             7930851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13612409                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          22609                       # number of replacements
system.l2.tagsinuse                       3050.193839                       # Cycle average of tags in use
system.l2.total_refs                           250879                       # Total number of references to valid blocks.
system.l2.sampled_refs                          26579                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.438993                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   114678401000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2367.704211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             305.145240                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             377.344388                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.578053                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.074498                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.092125                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.744676                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                67077                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                65277                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  132354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           138038                       # number of Writeback hits
system.l2.Writeback_hits::total                138038                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              51702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51702                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 67077                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                116979                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184056                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                67077                       # number of overall hits
system.l2.overall_hits::cpu.data               116979                       # number of overall hits
system.l2.overall_hits::total                  184056                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                753                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6456                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7209                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            19516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19516                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 753                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25972                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                753                       # number of overall misses
system.l2.overall_misses::cpu.data              25972                       # number of overall misses
system.l2.overall_misses::total                 26725                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     39770500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    342808000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       382578500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1026245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1026245500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1369053500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1408824000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39770500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1369053500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1408824000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            67830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            71733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139563                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       138038                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            138038                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          71218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71218                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             67830                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            142951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210781                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            67830                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           142951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210781                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.011101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.090000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051654                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.274032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274032                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.011101                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.181685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126790                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.011101                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.181685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126790                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52816.069057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53099.132590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53069.565821                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52584.827834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52584.827834                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52816.069057                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52712.671338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52715.584659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52816.069057                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52712.671338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52715.584659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17853                       # number of writebacks
system.l2.writebacks::total                     17853                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7209                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        19516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19516                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26725                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     30565500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    263636000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    294201500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    788625000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    788625000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30565500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1052261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1082826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30565500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1052261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1082826500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.011101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.090000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051654                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.274032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274032                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.011101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.181685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.011101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.181685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126790                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40591.633466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40835.811648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40810.306561                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40409.151465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40409.151465                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40591.633466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40515.208686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40517.362021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40591.633466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40515.208686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40517.362021                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16704455                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16704455                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1109988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11350459                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9624958                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.797963                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        419175177                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16533762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      102110834                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16704455                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9624958                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99434025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2219978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              301066872                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14303093                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                107954                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          418144648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.446168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.822417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                321329625     76.85%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7067092      1.69%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 89747931     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            418144648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039851                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.243599                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 84229027                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             236403419                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  68476545                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27925668                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1109989                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              185825844                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1109989                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                107015679                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               184130891                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4091                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40189460                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              85694538                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              184824972                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48114407                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    67                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           203725983                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             441470287                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        311631661                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         129838626                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638970                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2087007                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 121881552                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21548422                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11148778                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  183844162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  98                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183686376                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38386                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          385361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       560159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     418144648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.439289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.610709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           260937657     62.40%     62.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           130727606     31.26%     93.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26479385      6.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       418144648                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6068032    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            367913      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106927944     58.21%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            43772650     23.83%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21471030     11.69%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11146839      6.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183686376                       # Type of FU issued
system.cpu.iq.rate                           0.438209                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6068032                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033035                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          676754648                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         129578185                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    129063028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           114869170                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54651436                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54213564                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128937087                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                60449408                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           448162                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       118304                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23187                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1109989                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                19617189                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7877031                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           183844260                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            390086                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21548422                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11148778                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4844596                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         639758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       470230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1109988                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183302086                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21455612                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            384290                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32581204                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16476661                       # Number of branches executed
system.cpu.iew.exec_stores                   11125592                       # Number of stores executed
system.cpu.iew.exec_rate                     0.437292                       # Inst execution rate
system.cpu.iew.wb_sent                      183276593                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183276592                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  37675551                       # num instructions producing a value
system.cpu.iew.wb_consumers                  43589394                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.437232                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.864328                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          801938                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1109988                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    417034659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.438914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.617999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    262278724     62.89%     62.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    126469549     30.33%     93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     28286386      6.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    417034659                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042321                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801028                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28286386                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    572592532                       # The number of ROB reads
system.cpu.rob.rob_writes                   368798509                       # The number of ROB writes
system.cpu.timesIdled                           75379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1030529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042321                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.191752                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.191752                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.238564                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.238564                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                275712412                       # number of integer regfile reads
system.cpu.int_regfile_writes               151945268                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94119076                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49934564                       # number of floating regfile writes
system.cpu.misc_regfile_reads                68864549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  67347                       # number of replacements
system.cpu.icache.tagsinuse                424.817196                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14235234                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  67830                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 209.866342                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     424.817196                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.829721                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.829721                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14235234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14235234                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14235234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14235234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14235234                       # number of overall hits
system.cpu.icache.overall_hits::total        14235234                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        67859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67859                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        67859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        67859                       # number of overall misses
system.cpu.icache.overall_misses::total         67859                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    915501000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    915501000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    915501000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    915501000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    915501000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    915501000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14303093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14303093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14303093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14303093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14303093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14303093                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004744                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13491.224451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13491.224451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13491.224451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13491.224451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13491.224451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13491.224451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        67830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67830                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        67830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        67830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67830                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    778371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    778371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    778371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    778371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    778371000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    778371000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004742                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004742                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11475.320655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11475.320655                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11475.320655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11475.320655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11475.320655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11475.320655                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 142439                       # number of replacements
system.cpu.dcache.tagsinuse                503.589121                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32022737                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 142951                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 224.011983                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            14231315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     503.589121                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.983573                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.983573                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20968364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20968364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054373                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32022737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32022737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32022737                       # number of overall hits
system.cpu.dcache.overall_hits::total        32022737                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        71854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71854                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        71218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71218                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       143072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       143072                       # number of overall misses
system.cpu.dcache.overall_misses::total        143072                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1216343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1216343000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1756921000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1756921000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2973264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2973264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2973264000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2973264000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21040218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21040218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32165809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32165809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32165809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32165809                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003415                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004448                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16927.978957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16927.978957                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24669.620040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24669.620040                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20781.592485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20781.592485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20781.592485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20781.592485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       138038                       # number of writebacks
system.cpu.dcache.writebacks::total            138038                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        71736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        71736                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        71215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71215                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       142951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       142951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       142951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       142951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1067472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1067472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1614324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1614324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2681796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2681796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2681796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2681796000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14880.562061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14880.562061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22668.314260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22668.314260                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18760.246518                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18760.246518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18760.246518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18760.246518                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
