{
  "top" : "test_feedback",
  "ports" : [
     {
        "name": "phy_rxd[3]",
        "direction": "input"
     },
     {
        "name": "phy_rxd[2]",
        "direction": "input"
     },
     {
        "name": "phy_rxd[1]",
        "direction": "input"
     },
     {
        "name": "phy_rxd[0]",
        "direction": "input"
     },
     {
        "name": "phy_txd[3]",
        "direction": "output"
     },
     {
        "name": "phy_txd[2]",
        "direction": "output"
     },
     {
        "name": "phy_txd[1]",
        "direction": "output"
     },
     {
        "name": "phy_txd[0]",
        "direction": "output"
     },
     {
        "name": "clk_10K",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "clk_in",
        "direction": "input"
     },
     {
        "name": "ff_clk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "phy_col",
        "direction": "input"
     },
     {
        "name": "phy_crs",
        "direction": "input"
     },
     {
        "name": "phy_linksts",
        "direction": "input"
     },
     {
        "name": "phy_reset",
        "direction": "output"
     },
     {
        "name": "phy_rxclk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "phy_rxen",
        "direction": "input"
     },
     {
        "name": "phy_rxer",
        "direction": "input"
     },
     {
        "name": "phy_txclk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "phy_txen",
        "direction": "output"
     },
     {
        "name": "phy_txer",
        "direction": "output"
     },
     {
        "name": "reset",
        "direction": "input",
        "async_reset": "active_high"
     },
     {
        "name": "test1",
        "direction": "output"
     },
     {
        "name": "test2",
        "direction": "output"
     },
     {
        "name": "test3",
        "direction": "output"
     },
     {
        "name": "test4",
        "direction": "output"
     }
   ],
  "memories" : [
     {
        "name" : "EthernetModule_inst.TxModule_inst.txdata_buf",
        "width" : "4",
        "depth" : "628"
     },
     {
        "name" : "EthernetModule_inst.TxModule_inst.frameid_buf",
        "width" : "24",
        "depth" : "2"
     },
     {
        "name" : "EthernetModule_inst.RxModule_inst.rxdata_buf",
        "width" : "4",
        "depth" : "2370"
     },
     {
        "name" : "EthernetModule_inst.RxModule_inst.frameid_buf",
        "width" : "24",
        "depth" : "8"
     }
   ]
}
