Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 19 21:39:27 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: xadc/design_1_i/xadc_wiz_0/U0/DRDY (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.809        0.000                      0                   66        0.336        0.000                      0                   66        3.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.809        0.000                      0                   66        0.336        0.000                      0                   66        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.893ns (52.218%)  route 2.647ns (47.782%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 13.501 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.083    11.543    pwm_red/clear
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.713    13.501    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[0]/C
                         clock pessimism              0.501    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.615    13.352    pwm_red/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.893ns (52.218%)  route 2.647ns (47.782%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 13.501 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.083    11.543    pwm_red/clear
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.713    13.501    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[1]/C
                         clock pessimism              0.501    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.615    13.352    pwm_red/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.893ns (52.218%)  route 2.647ns (47.782%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 13.501 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.083    11.543    pwm_red/clear
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.713    13.501    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
                         clock pessimism              0.501    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.615    13.352    pwm_red/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.893ns (52.218%)  route 2.647ns (47.782%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 13.501 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.083    11.543    pwm_red/clear
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.713    13.501    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[3]/C
                         clock pessimism              0.501    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.615    13.352    pwm_red/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.893ns (53.581%)  route 2.506ns (46.419%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.942    11.402    pwm_red/clear
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.712    13.500    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[4]/C
                         clock pessimism              0.477    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X84Y117        FDRE (Setup_fdre_C_R)       -0.615    13.327    pwm_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.893ns (53.581%)  route 2.506ns (46.419%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.942    11.402    pwm_red/clear
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.712    13.500    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[5]/C
                         clock pessimism              0.477    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X84Y117        FDRE (Setup_fdre_C_R)       -0.615    13.327    pwm_red/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.893ns (53.581%)  route 2.506ns (46.419%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.942    11.402    pwm_red/clear
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.712    13.500    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[6]/C
                         clock pessimism              0.477    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X84Y117        FDRE (Setup_fdre_C_R)       -0.615    13.327    pwm_red/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.893ns (53.581%)  route 2.506ns (46.419%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.942    11.402    pwm_red/clear
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.712    13.500    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[7]/C
                         clock pessimism              0.477    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X84Y117        FDRE (Setup_fdre_C_R)       -0.615    13.327    pwm_red/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.893ns (53.654%)  route 2.499ns (46.346%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.935    11.395    pwm_red/clear
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.705    13.493    pwm_red/clk
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[28]/C
                         clock pessimism              0.477    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X84Y123        FDRE (Setup_fdre_C_R)       -0.615    13.320    pwm_red/count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 pwm_red/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.893ns (53.654%)  route 2.499ns (46.346%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.905     6.003    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     6.459 r  pwm_red/count_reg[2]/Q
                         net (fo=2, routed)           0.751     7.210    pwm_red/count_reg[2]
    SLICE_X83Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.884 r  pwm_red/count0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.884    pwm_red/count0_carry_i_7_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  pwm_red/count0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.998    pwm_red/count0_carry_i_6_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  pwm_red/count0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.112    pwm_red/count0_carry_i_5_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pwm_red/count0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.226    pwm_red/count0_carry__0_i_7_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  pwm_red/count0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.340    pwm_red/count0_carry__0_i_6_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  pwm_red/count0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.454    pwm_red/count0_carry__0_i_5_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  pwm_red/count0_carry__1_i_4/O[3]
                         net (fo=2, routed)           0.813     9.580    pwm_red/count0_carry__1_i_4_n_4
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.306     9.886 r  pwm_red/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.886    pwm_red/count0_carry__1_i_2_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.460 r  pwm_red/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.935    11.395    pwm_red/clear
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.705    13.493    pwm_red/clk
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[29]/C
                         clock pessimism              0.477    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X84Y123        FDRE (Setup_fdre_C_R)       -0.615    13.320    pwm_red/count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.660     1.770    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.141     1.911 f  pwm_red/count_reg[0]/Q
                         net (fo=5, routed)           0.185     2.096    pwm_red/count_reg[0]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.045     2.141 r  pwm_red/count[0]_i_2/O
                         net (fo=1, routed)           0.000     2.141    pwm_red/count[0]_i_2_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.211 r  pwm_red/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.211    pwm_red/count_reg[0]_i_1_n_7
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.931     2.298    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[0]/C
                         clock pessimism             -0.527     1.770    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.105     1.875    pwm_red/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.660     1.770    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.141     1.911 r  pwm_red/count_reg[3]/Q
                         net (fo=2, routed)           0.195     2.106    pwm_red/count_reg[3]
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.214 r  pwm_red/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.214    pwm_red/count_reg[0]_i_1_n_4
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.931     2.298    pwm_red/clk
    SLICE_X84Y116        FDRE                                         r  pwm_red/count_reg[3]/C
                         clock pessimism             -0.527     1.770    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.105     1.875    pwm_red/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.657     1.767    pwm_red/clk
    SLICE_X84Y119        FDRE                                         r  pwm_red/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDRE (Prop_fdre_C_Q)         0.141     1.908 r  pwm_red/count_reg[12]/Q
                         net (fo=2, routed)           0.189     2.097    pwm_red/count_reg[12]
    SLICE_X84Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.212 r  pwm_red/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.212    pwm_red/count_reg[12]_i_1_n_7
    SLICE_X84Y119        FDRE                                         r  pwm_red/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.928     2.295    pwm_red/clk
    SLICE_X84Y119        FDRE                                         r  pwm_red/count_reg[12]/C
                         clock pessimism             -0.527     1.767    
    SLICE_X84Y119        FDRE (Hold_fdre_C_D)         0.105     1.872    pwm_red/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.655     1.765    pwm_red/clk
    SLICE_X84Y121        FDRE                                         r  pwm_red/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  pwm_red/count_reg[20]/Q
                         net (fo=2, routed)           0.189     2.095    pwm_red/count_reg[20]
    SLICE_X84Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.210 r  pwm_red/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.210    pwm_red/count_reg[20]_i_1_n_7
    SLICE_X84Y121        FDRE                                         r  pwm_red/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.926     2.293    pwm_red/clk
    SLICE_X84Y121        FDRE                                         r  pwm_red/count_reg[20]/C
                         clock pessimism             -0.527     1.765    
    SLICE_X84Y121        FDRE (Hold_fdre_C_D)         0.105     1.870    pwm_red/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.659     1.769    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  pwm_red/count_reg[4]/Q
                         net (fo=2, routed)           0.189     2.099    pwm_red/count_reg[4]
    SLICE_X84Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.214 r  pwm_red/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.214    pwm_red/count_reg[4]_i_1_n_7
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.930     2.297    pwm_red/clk
    SLICE_X84Y117        FDRE                                         r  pwm_red/count_reg[4]/C
                         clock pessimism             -0.527     1.769    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.105     1.874    pwm_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.658     1.768    pwm_red/clk
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  pwm_red/count_reg[8]/Q
                         net (fo=2, routed)           0.189     2.098    pwm_red/count_reg[8]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.213 r  pwm_red/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.213    pwm_red/count_reg[8]_i_1_n_7
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.929     2.296    pwm_red/clk
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[8]/C
                         clock pessimism             -0.527     1.768    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.105     1.873    pwm_red/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.656     1.766    pwm_red/clk
    SLICE_X84Y120        FDRE                                         r  pwm_red/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  pwm_red/count_reg[16]/Q
                         net (fo=2, routed)           0.189     2.096    pwm_red/count_reg[16]
    SLICE_X84Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.211 r  pwm_red/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.211    pwm_red/count_reg[16]_i_1_n_7
    SLICE_X84Y120        FDRE                                         r  pwm_red/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.294    pwm_red/clk
    SLICE_X84Y120        FDRE                                         r  pwm_red/count_reg[16]/C
                         clock pessimism             -0.527     1.766    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.105     1.871    pwm_red/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.763    pwm_red/clk
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/count_reg[28]/Q
                         net (fo=2, routed)           0.189     2.093    pwm_red/count_reg[28]
    SLICE_X84Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.208 r  pwm_red/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.208    pwm_red/count_reg[28]_i_1_n_7
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.290    pwm_red/clk
    SLICE_X84Y123        FDRE                                         r  pwm_red/count_reg[28]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X84Y123        FDRE (Hold_fdre_C_D)         0.105     1.868    pwm_red/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.655     1.765    pwm_red/clk
    SLICE_X84Y122        FDRE                                         r  pwm_red/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  pwm_red/count_reg[24]/Q
                         net (fo=2, routed)           0.189     2.095    pwm_red/count_reg[24]
    SLICE_X84Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.210 r  pwm_red/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.210    pwm_red/count_reg[24]_i_1_n_7
    SLICE_X84Y122        FDRE                                         r  pwm_red/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.292    pwm_red/clk
    SLICE_X84Y122        FDRE                                         r  pwm_red/count_reg[24]/C
                         clock pessimism             -0.526     1.765    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.105     1.870    pwm_red/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.249ns (53.866%)  route 0.213ns (46.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.658     1.768    pwm_red/clk
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  pwm_red/count_reg[11]/Q
                         net (fo=2, routed)           0.213     2.123    pwm_red/count_reg[11]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.231 r  pwm_red/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.231    pwm_red/count_reg[8]_i_1_n_4
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.929     2.296    pwm_red/clk
    SLICE_X84Y118        FDRE                                         r  pwm_red/count_reg[11]/C
                         clock pessimism             -0.527     1.768    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.105     1.873    pwm_red/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       xadc/design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y116   pwm_red/count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y118   pwm_red/count_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y118   pwm_red/count_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y119   pwm_red/count_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y119   pwm_red/count_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y119   pwm_red/count_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y119   pwm_red/count_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y120   pwm_red/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y121   pwm_red/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y121   pwm_red/count_reg[21]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y116   pwm_red/count_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y118   pwm_red/count_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y118   pwm_red/count_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[14]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y119   pwm_red/count_reg[15]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[16]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[17]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y120   pwm_red/count_reg[18]/C



