// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/20/2020 21:45:32"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	SW,
	KEY,
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	entrada_A,
	entrada_B,
	saida_ULA,
	tictic,
	dataout,
	barEndSaida,
	tic_r,
	tic_z,
	pc);
input 	[7:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] LEDR;
output 	[7:0] entrada_A;
output 	[7:0] entrada_B;
output 	[7:0] saida_ULA;
output 	[7:0] tictic;
output 	[7:0] dataout;
output 	[7:0] barEndSaida;
output 	tic_r;
output 	tic_z;
output 	[7:0] pc;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[3]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[3]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[7]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[7]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tic_r	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tic_z	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Processador|FD|FETCH|SOMA|Add0~1_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~22 ;
wire \Processador|FD|FETCH|SOMA|Add0~25_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~26 ;
wire \Processador|FD|FETCH|SOMA|Add0~29_sumout ;
wire \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|memROM~1_combout ;
wire \Processador|FD|FETCH|ROM|memROM~2_combout ;
wire \Processador|UC|Equal9~1_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~2 ;
wire \Processador|FD|FETCH|SOMA|Add0~5_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~6 ;
wire \Processador|FD|FETCH|SOMA|Add0~9_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~10 ;
wire \Processador|FD|FETCH|SOMA|Add0~13_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~14 ;
wire \Processador|FD|FETCH|SOMA|Add0~17_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~18 ;
wire \Processador|FD|FETCH|SOMA|Add0~21_sumout ;
wire \Processador|FD|FETCH|ROM|memROM~0_combout ;
wire \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ;
wire \Processador|UC|Equal9~2_combout ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \Processador|FD|FETCH|ROM|memROM~3_combout ;
wire \Processador|FD|FETCH|ROM|memROM~5_combout ;
wire \Processador|FD|FETCH|ROM|memROM~4_combout ;
wire \Processador|FD|BancoReg|registrador~149_combout ;
wire \Processador|FD|BancoReg|registrador~13_q ;
wire \Processador|FD|FETCH|ROM|memROM~6_combout ;
wire \Processador|FD|FETCH|ROM|memROM~7_combout ;
wire \Processador|FD|ULA|Add0~34_cout ;
wire \Processador|FD|ULA|Add0~1_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ;
wire \Processador|FD|BancoReg|registrador~150_combout ;
wire \Processador|FD|BancoReg|registrador~69_q ;
wire \Processador|FD|BancoReg|registrador~141_combout ;
wire \Processador|UC|Equal9~0_combout ;
wire \Processador|FD|BancoReg|registrador~16_q ;
wire \Processador|FD|BancoReg|registrador~15_q ;
wire \Processador|FD|BancoReg|registrador~14_q ;
wire \Processador|FD|ULA|Add0~2 ;
wire \Processador|FD|ULA|Add0~5_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ;
wire \Processador|FD|BancoReg|registrador~70_q ;
wire \Processador|FD|BancoReg|registrador~142_combout ;
wire \Processador|FD|ULA|Add0~6 ;
wire \Processador|FD|ULA|Add0~9_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[2]~2_combout ;
wire \Processador|FD|BancoReg|registrador~71_q ;
wire \Processador|FD|BancoReg|registrador~143_combout ;
wire \Processador|FD|ULA|Add0~10 ;
wire \Processador|FD|ULA|Add0~13_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[3]~3_combout ;
wire \Processador|FD|BancoReg|registrador~72_q ;
wire \Processador|FD|BancoReg|registrador~144_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~73_q ;
wire \Processador|FD|BancoReg|registrador~145_combout ;
wire \Processador|FD|ULA|Add0~14 ;
wire \Processador|FD|ULA|Add0~17_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[4]~4_combout ;
wire \Processador|FD|BancoReg|registrador~17_q ;
wire \Processador|FD|BancoReg|registrador~74_q ;
wire \Processador|FD|BancoReg|registrador~146_combout ;
wire \Processador|FD|ULA|Add0~18 ;
wire \Processador|FD|ULA|Add0~21_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[5]~5_combout ;
wire \Processador|FD|BancoReg|registrador~18_q ;
wire \Processador|FD|BancoReg|registrador~75_q ;
wire \Processador|FD|BancoReg|registrador~147_combout ;
wire \Processador|FD|ULA|Add0~22 ;
wire \Processador|FD|ULA|Add0~25_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[6]~6_combout ;
wire \Processador|FD|BancoReg|registrador~19_q ;
wire \Processador|FD|BancoReg|registrador~76_q ;
wire \Processador|FD|BancoReg|registrador~148_combout ;
wire \Processador|FD|ULA|Add0~26 ;
wire \Processador|FD|ULA|Add0~29_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[7]~7_combout ;
wire \Processador|FD|BancoReg|registrador~20_q ;
wire [7:0] \Processador|FD|FETCH|PC|DOUT ;
wire [3:0] \SEGU|DOUT ;


// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \tictic[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(\Processador|UC|Equal9~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[0]),
	.obar());
// synopsys translate_off
defparam \tictic[0]~output .bus_hold = "false";
defparam \tictic[0]~output .open_drain_output = "false";
defparam \tictic[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \tictic[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(\Processador|UC|Equal9~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[1]),
	.obar());
// synopsys translate_off
defparam \tictic[1]~output .bus_hold = "false";
defparam \tictic[1]~output .open_drain_output = "false";
defparam \tictic[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \tictic[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(\Processador|UC|Equal9~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[2]),
	.obar());
// synopsys translate_off
defparam \tictic[2]~output .bus_hold = "false";
defparam \tictic[2]~output .open_drain_output = "false";
defparam \tictic[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \tictic[3]~output (
	.i(!\KEY[3]~input_o ),
	.oe(\Processador|UC|Equal9~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[3]),
	.obar());
// synopsys translate_off
defparam \tictic[3]~output .bus_hold = "false";
defparam \tictic[3]~output .open_drain_output = "false";
defparam \tictic[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \tictic[4]~output (
	.i(!\Processador|UC|Equal9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[4]),
	.obar());
// synopsys translate_off
defparam \tictic[4]~output .bus_hold = "false";
defparam \tictic[4]~output .open_drain_output = "true";
defparam \tictic[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \tictic[5]~output (
	.i(!\Processador|UC|Equal9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[5]),
	.obar());
// synopsys translate_off
defparam \tictic[5]~output .bus_hold = "false";
defparam \tictic[5]~output .open_drain_output = "true";
defparam \tictic[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \tictic[6]~output (
	.i(!\Processador|UC|Equal9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[6]),
	.obar());
// synopsys translate_off
defparam \tictic[6]~output .bus_hold = "false";
defparam \tictic[6]~output .open_drain_output = "true";
defparam \tictic[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \tictic[7]~output (
	.i(!\Processador|UC|Equal9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[7]),
	.obar());
// synopsys translate_off
defparam \tictic[7]~output .bus_hold = "false";
defparam \tictic[7]~output .open_drain_output = "true";
defparam \tictic[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \entrada_A[0]~output (
	.i(\Processador|FD|BancoReg|registrador~13_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[0]),
	.obar());
// synopsys translate_off
defparam \entrada_A[0]~output .bus_hold = "false";
defparam \entrada_A[0]~output .open_drain_output = "false";
defparam \entrada_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \entrada_A[1]~output (
	.i(\Processador|FD|BancoReg|registrador~14_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[1]),
	.obar());
// synopsys translate_off
defparam \entrada_A[1]~output .bus_hold = "false";
defparam \entrada_A[1]~output .open_drain_output = "false";
defparam \entrada_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \entrada_A[2]~output (
	.i(\Processador|FD|BancoReg|registrador~15_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[2]),
	.obar());
// synopsys translate_off
defparam \entrada_A[2]~output .bus_hold = "false";
defparam \entrada_A[2]~output .open_drain_output = "false";
defparam \entrada_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \entrada_A[3]~output (
	.i(\Processador|FD|BancoReg|registrador~16_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[3]),
	.obar());
// synopsys translate_off
defparam \entrada_A[3]~output .bus_hold = "false";
defparam \entrada_A[3]~output .open_drain_output = "false";
defparam \entrada_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \entrada_A[4]~output (
	.i(\Processador|FD|BancoReg|registrador~17_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[4]),
	.obar());
// synopsys translate_off
defparam \entrada_A[4]~output .bus_hold = "false";
defparam \entrada_A[4]~output .open_drain_output = "false";
defparam \entrada_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \entrada_A[5]~output (
	.i(\Processador|FD|BancoReg|registrador~18_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[5]),
	.obar());
// synopsys translate_off
defparam \entrada_A[5]~output .bus_hold = "false";
defparam \entrada_A[5]~output .open_drain_output = "false";
defparam \entrada_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \entrada_A[6]~output (
	.i(\Processador|FD|BancoReg|registrador~19_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[6]),
	.obar());
// synopsys translate_off
defparam \entrada_A[6]~output .bus_hold = "false";
defparam \entrada_A[6]~output .open_drain_output = "false";
defparam \entrada_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \entrada_A[7]~output (
	.i(\Processador|FD|BancoReg|registrador~20_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[7]),
	.obar());
// synopsys translate_off
defparam \entrada_A[7]~output .bus_hold = "false";
defparam \entrada_A[7]~output .open_drain_output = "false";
defparam \entrada_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \entrada_B[0]~output (
	.i(\Processador|FD|BancoReg|registrador~141_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[0]),
	.obar());
// synopsys translate_off
defparam \entrada_B[0]~output .bus_hold = "false";
defparam \entrada_B[0]~output .open_drain_output = "false";
defparam \entrada_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \entrada_B[1]~output (
	.i(\Processador|FD|BancoReg|registrador~142_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[1]),
	.obar());
// synopsys translate_off
defparam \entrada_B[1]~output .bus_hold = "false";
defparam \entrada_B[1]~output .open_drain_output = "false";
defparam \entrada_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N93
cyclonev_io_obuf \entrada_B[2]~output (
	.i(\Processador|FD|BancoReg|registrador~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[2]),
	.obar());
// synopsys translate_off
defparam \entrada_B[2]~output .bus_hold = "false";
defparam \entrada_B[2]~output .open_drain_output = "false";
defparam \entrada_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \entrada_B[3]~output (
	.i(\Processador|FD|BancoReg|registrador~144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[3]),
	.obar());
// synopsys translate_off
defparam \entrada_B[3]~output .bus_hold = "false";
defparam \entrada_B[3]~output .open_drain_output = "false";
defparam \entrada_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \entrada_B[4]~output (
	.i(\Processador|FD|BancoReg|registrador~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[4]),
	.obar());
// synopsys translate_off
defparam \entrada_B[4]~output .bus_hold = "false";
defparam \entrada_B[4]~output .open_drain_output = "false";
defparam \entrada_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \entrada_B[5]~output (
	.i(\Processador|FD|BancoReg|registrador~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[5]),
	.obar());
// synopsys translate_off
defparam \entrada_B[5]~output .bus_hold = "false";
defparam \entrada_B[5]~output .open_drain_output = "false";
defparam \entrada_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N2
cyclonev_io_obuf \entrada_B[6]~output (
	.i(\Processador|FD|BancoReg|registrador~147_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[6]),
	.obar());
// synopsys translate_off
defparam \entrada_B[6]~output .bus_hold = "false";
defparam \entrada_B[6]~output .open_drain_output = "false";
defparam \entrada_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \entrada_B[7]~output (
	.i(\Processador|FD|BancoReg|registrador~148_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[7]),
	.obar());
// synopsys translate_off
defparam \entrada_B[7]~output .bus_hold = "false";
defparam \entrada_B[7]~output .open_drain_output = "false";
defparam \entrada_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \saida_ULA[0]~output (
	.i(\Processador|FD|BancoReg|registrador~141_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[0]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[0]~output .bus_hold = "false";
defparam \saida_ULA[0]~output .open_drain_output = "false";
defparam \saida_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \saida_ULA[1]~output (
	.i(\Processador|FD|BancoReg|registrador~142_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[1]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[1]~output .bus_hold = "false";
defparam \saida_ULA[1]~output .open_drain_output = "false";
defparam \saida_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N76
cyclonev_io_obuf \saida_ULA[2]~output (
	.i(\Processador|FD|BancoReg|registrador~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[2]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[2]~output .bus_hold = "false";
defparam \saida_ULA[2]~output .open_drain_output = "false";
defparam \saida_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \saida_ULA[3]~output (
	.i(\Processador|FD|BancoReg|registrador~144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[3]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[3]~output .bus_hold = "false";
defparam \saida_ULA[3]~output .open_drain_output = "false";
defparam \saida_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \saida_ULA[4]~output (
	.i(\Processador|FD|BancoReg|registrador~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[4]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[4]~output .bus_hold = "false";
defparam \saida_ULA[4]~output .open_drain_output = "false";
defparam \saida_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \saida_ULA[5]~output (
	.i(\Processador|FD|BancoReg|registrador~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[5]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[5]~output .bus_hold = "false";
defparam \saida_ULA[5]~output .open_drain_output = "false";
defparam \saida_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N19
cyclonev_io_obuf \saida_ULA[6]~output (
	.i(\Processador|FD|BancoReg|registrador~147_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[6]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[6]~output .bus_hold = "false";
defparam \saida_ULA[6]~output .open_drain_output = "false";
defparam \saida_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \saida_ULA[7]~output (
	.i(\Processador|FD|BancoReg|registrador~148_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[7]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[7]~output .bus_hold = "false";
defparam \saida_ULA[7]~output .open_drain_output = "false";
defparam \saida_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \dataout[0]~output (
	.i(\Processador|FD|BancoReg|registrador~141_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[0]),
	.obar());
// synopsys translate_off
defparam \dataout[0]~output .bus_hold = "false";
defparam \dataout[0]~output .open_drain_output = "false";
defparam \dataout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \dataout[1]~output (
	.i(\Processador|FD|BancoReg|registrador~142_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[1]),
	.obar());
// synopsys translate_off
defparam \dataout[1]~output .bus_hold = "false";
defparam \dataout[1]~output .open_drain_output = "false";
defparam \dataout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N53
cyclonev_io_obuf \dataout[2]~output (
	.i(\Processador|FD|BancoReg|registrador~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[2]),
	.obar());
// synopsys translate_off
defparam \dataout[2]~output .bus_hold = "false";
defparam \dataout[2]~output .open_drain_output = "false";
defparam \dataout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \dataout[3]~output (
	.i(\Processador|FD|BancoReg|registrador~144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[3]),
	.obar());
// synopsys translate_off
defparam \dataout[3]~output .bus_hold = "false";
defparam \dataout[3]~output .open_drain_output = "false";
defparam \dataout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \dataout[4]~output (
	.i(\Processador|FD|BancoReg|registrador~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[4]),
	.obar());
// synopsys translate_off
defparam \dataout[4]~output .bus_hold = "false";
defparam \dataout[4]~output .open_drain_output = "false";
defparam \dataout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \dataout[5]~output (
	.i(\Processador|FD|BancoReg|registrador~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[5]),
	.obar());
// synopsys translate_off
defparam \dataout[5]~output .bus_hold = "false";
defparam \dataout[5]~output .open_drain_output = "false";
defparam \dataout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N36
cyclonev_io_obuf \dataout[6]~output (
	.i(\Processador|FD|BancoReg|registrador~147_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[6]),
	.obar());
// synopsys translate_off
defparam \dataout[6]~output .bus_hold = "false";
defparam \dataout[6]~output .open_drain_output = "false";
defparam \dataout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \dataout[7]~output (
	.i(\Processador|FD|BancoReg|registrador~148_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[7]),
	.obar());
// synopsys translate_off
defparam \dataout[7]~output .bus_hold = "false";
defparam \dataout[7]~output .open_drain_output = "false";
defparam \dataout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \barEndSaida[0]~output (
	.i(\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[0]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[0]~output .bus_hold = "false";
defparam \barEndSaida[0]~output .open_drain_output = "false";
defparam \barEndSaida[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \barEndSaida[1]~output (
	.i(\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[1]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[1]~output .bus_hold = "false";
defparam \barEndSaida[1]~output .open_drain_output = "false";
defparam \barEndSaida[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \barEndSaida[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[2]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[2]~output .bus_hold = "false";
defparam \barEndSaida[2]~output .open_drain_output = "false";
defparam \barEndSaida[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N53
cyclonev_io_obuf \barEndSaida[3]~output (
	.i(\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[3]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[3]~output .bus_hold = "false";
defparam \barEndSaida[3]~output .open_drain_output = "false";
defparam \barEndSaida[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \barEndSaida[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[4]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[4]~output .bus_hold = "false";
defparam \barEndSaida[4]~output .open_drain_output = "false";
defparam \barEndSaida[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \barEndSaida[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[5]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[5]~output .bus_hold = "false";
defparam \barEndSaida[5]~output .open_drain_output = "false";
defparam \barEndSaida[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \barEndSaida[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[6]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[6]~output .bus_hold = "false";
defparam \barEndSaida[6]~output .open_drain_output = "false";
defparam \barEndSaida[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \barEndSaida[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[7]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[7]~output .bus_hold = "false";
defparam \barEndSaida[7]~output .open_drain_output = "false";
defparam \barEndSaida[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \tic_r~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tic_r),
	.obar());
// synopsys translate_off
defparam \tic_r~output .bus_hold = "false";
defparam \tic_r~output .open_drain_output = "false";
defparam \tic_r~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \tic_z~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tic_z),
	.obar());
// synopsys translate_off
defparam \tic_z~output .bus_hold = "false";
defparam \tic_z~output .open_drain_output = "false";
defparam \tic_z~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N59
cyclonev_io_obuf \pc[0]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \pc[1]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \pc[2]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \pc[3]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \pc[4]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \pc[5]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \pc[6]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \pc[7]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N30
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~1 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~1_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \Processador|FD|FETCH|SOMA|Add0~2  = CARRY(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N52
dffeas \Processador|FD|FETCH|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N45
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~21 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~21_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))
// \Processador|FD|FETCH|SOMA|Add0~22  = CARRY(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~21 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N48
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~25 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~25_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))
// \Processador|FD|FETCH|SOMA|Add0~26  = CARRY(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~25 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N50
dffeas \Processador|FD|FETCH|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N51
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~29 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~29_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [7] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~29 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N53
dffeas \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N49
dffeas \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N41
dffeas \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N18
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~1 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~1_combout  = ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & (!\Processador|FD|FETCH|PC|DOUT [6] & !\Processador|FD|FETCH|PC|DOUT 
// [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~1 .lut_mask = 64'h8000800000000000;
defparam \Processador|FD|FETCH|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N6
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~2 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~2_combout  = ( \Processador|FD|FETCH|PC|DOUT [0] & ( (\Processador|FD|FETCH|PC|DOUT [1] & (!\Processador|FD|FETCH|PC|DOUT [2] & !\Processador|FD|FETCH|PC|DOUT [3])) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( 
// (!\Processador|FD|FETCH|PC|DOUT [2] & !\Processador|FD|FETCH|PC|DOUT [3]) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~2 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~2 .lut_mask = 64'hF000F00050005000;
defparam \Processador|FD|FETCH|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N9
cyclonev_lcell_comb \Processador|UC|Equal9~1 (
// Equation(s):
// \Processador|UC|Equal9~1_combout  = ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (\Processador|FD|FETCH|ROM|memROM~0_combout  & (!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q  & 
// !\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q )) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~1 .extended_lut = "off";
defparam \Processador|UC|Equal9~1 .lut_mask = 64'h0000000040400000;
defparam \Processador|UC|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N32
dffeas \Processador|FD|FETCH|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[0] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N33
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~5 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~5_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))
// \Processador|FD|FETCH|SOMA|Add0~6  = CARRY(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N35
dffeas \Processador|FD|FETCH|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N36
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~9 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~9_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))
// \Processador|FD|FETCH|SOMA|Add0~10  = CARRY(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~9 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N38
dffeas \Processador|FD|FETCH|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N39
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~13 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~13_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))
// \Processador|FD|FETCH|SOMA|Add0~14  = CARRY(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~13 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N40
dffeas \Processador|FD|FETCH|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N42
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~17 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~17_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))
// \Processador|FD|FETCH|SOMA|Add0~18  = CARRY(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~17 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N44
dffeas \Processador|FD|FETCH|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[4] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N47
dffeas \Processador|FD|FETCH|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[5] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N15
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~0 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~0_combout  = ( !\Processador|FD|FETCH|PC|DOUT [4] & ( !\Processador|FD|FETCH|PC|DOUT [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~0 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~0 .lut_mask = 64'hFF00FF0000000000;
defparam \Processador|FD|FETCH|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N34
dffeas \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N42
cyclonev_lcell_comb \Processador|UC|Equal9~2 (
// Equation(s):
// \Processador|UC|Equal9~2_combout  = ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q  & ( (\Processador|FD|FETCH|ROM|memROM~0_combout  & (!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|memROM~1_combout  & \Processador|FD|FETCH|ROM|memROM~2_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~2 .extended_lut = "off";
defparam \Processador|UC|Equal9~2 .lut_mask = 64'h0004000000000000;
defparam \Processador|UC|Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N3
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~3 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~3_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & \Processador|FD|FETCH|ROM|memROM~0_combout ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~3 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~3 .lut_mask = 64'h000000000A0A0A0A;
defparam \Processador|FD|FETCH|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N27
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~5 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~5_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~5 .lut_mask = 64'h0000000000C000C0;
defparam \Processador|FD|FETCH|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N48
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~4 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~4_combout  = (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|memROM~0_combout  & \Processador|FD|FETCH|ROM|memROM~1_combout ))

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~4 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~4 .lut_mask = 64'h0003000300030003;
defparam \Processador|FD|FETCH|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~149 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~149_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~0_combout ) # ((\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~0_combout ) 
// # ((\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q )) ) ) ) # ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( !\Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~0_combout ) 
// # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) ) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( !\Processador|FD|FETCH|ROM|memROM~2_combout  ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~149 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~149 .lut_mask = 64'hFFFFAFAFBBFFABAF;
defparam \Processador|FD|BancoReg|registrador~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N35
dffeas \Processador|FD|BancoReg|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~13 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N24
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~6 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~6_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~0_combout ) # (\Processador|FD|FETCH|PC|DOUT [6]) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~6 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~6 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \Processador|FD|FETCH|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N21
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|memROM~7 (
// Equation(s):
// \Processador|FD|FETCH|ROM|memROM~7_combout  = ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( !\Processador|FD|FETCH|ROM|memROM~0_combout  ) ) # ( !\Processador|FD|FETCH|ROM|memROM~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|memROM~7 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|memROM~7 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \Processador|FD|FETCH|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \Processador|FD|ULA|Add0~34 (
// Equation(s):
// \Processador|FD|ULA|Add0~34_cout  = CARRY(( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~7_combout ) # (\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [7]))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Processador|FD|ULA|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~34 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~34 .lut_mask = 64'h0000000000001333;
defparam \Processador|FD|ULA|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N33
cyclonev_lcell_comb \Processador|FD|ULA|Add0~1 (
// Equation(s):
// \Processador|FD|ULA|Add0~1_sumout  = SUM(( \Processador|FD|BancoReg|registrador~13_q  ) + ( (!\Processador|FD|FETCH|ROM|memROM~3_combout ) # ((!\Processador|FD|BancoReg|registrador~141_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [7] & 
// !\Processador|FD|FETCH|ROM|memROM~6_combout ))) ) + ( \Processador|FD|ULA|Add0~34_cout  ))
// \Processador|FD|ULA|Add0~2  = CARRY(( \Processador|FD|BancoReg|registrador~13_q  ) + ( (!\Processador|FD|FETCH|ROM|memROM~3_combout ) # ((!\Processador|FD|BancoReg|registrador~141_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [7] & 
// !\Processador|FD|FETCH|ROM|memROM~6_combout ))) ) + ( \Processador|FD|ULA|Add0~34_cout  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~141_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~13_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~1_sumout ),
	.cout(\Processador|FD|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~1 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~1 .lut_mask = 64'h00000103000000FF;
defparam \Processador|FD|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N9
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[0]~0 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout  = ( \Processador|FD|ULA|Add0~1_sumout  & ( ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # (!\KEY[0]~input_o )))) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( !\Processador|FD|ULA|Add0~1_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~5_combout  & !\KEY[0]~input_o )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .lut_mask = 64'h3277327776FF76FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~150 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~150_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~150 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~150 .lut_mask = 64'h0000000000F000F0;
defparam \Processador|FD|BancoReg|registrador~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N10
dffeas \Processador|FD|BancoReg|registrador~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~141 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~141_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~13_q )))) # (\Processador|FD|FETCH|PC|DOUT [1] & 
// ((!\Processador|FD|FETCH|ROM|memROM~0_combout  & ((\Processador|FD|BancoReg|registrador~13_q ))) # (\Processador|FD|FETCH|ROM|memROM~0_combout  & (\Processador|FD|BancoReg|registrador~69_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~13_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~69_q ),
	.datad(!\Processador|FD|BancoReg|registrador~13_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~141 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~141 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N0
cyclonev_lcell_comb \Processador|UC|Equal9~0 (
// Equation(s):
// \Processador|UC|Equal9~0_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( \Processador|FD|FETCH|ROM|memROM~2_combout  & ( (\Processador|FD|FETCH|ROM|memROM~0_combout  & (!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~0 .extended_lut = "off";
defparam \Processador|UC|Equal9~0 .lut_mask = 64'h0000000000000400;
defparam \Processador|UC|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \SEGU|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|UC|Equal9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[0] .is_wysiwyg = "true";
defparam \SEGU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N44
dffeas \Processador|FD|BancoReg|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~16 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N41
dffeas \Processador|FD|BancoReg|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~15 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \Processador|FD|BancoReg|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~14 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \Processador|FD|ULA|Add0~5 (
// Equation(s):
// \Processador|FD|ULA|Add0~5_sumout  = SUM(( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~142_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # (\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q )))) ) + ( 
// \Processador|FD|BancoReg|registrador~14_q  ) + ( \Processador|FD|ULA|Add0~2  ))
// \Processador|FD|ULA|Add0~6  = CARRY(( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~142_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # (\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q )))) ) + ( 
// \Processador|FD|BancoReg|registrador~14_q  ) + ( \Processador|FD|ULA|Add0~2  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~142_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~14_q ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~5_sumout ),
	.cout(\Processador|FD|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~5 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~5 .lut_mask = 64'h0000FF0000001030;
defparam \Processador|FD|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[1]~1 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[1]~1_combout  = ( \KEY[1]~input_o  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~4_combout  & \Processador|FD|ULA|Add0~5_sumout )) # (\Processador|FD|FETCH|ROM|memROM~5_combout 
// ))) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((!\Processador|FD|FETCH|ROM|memROM~5_combout  & \Processador|FD|ULA|Add0~5_sumout )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) ) # ( !\KEY[1]~input_o  & ( 
// ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~4_combout  & \Processador|FD|ULA|Add0~5_sumout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|ULA|Add0~5_sumout ) # 
// (\Processador|FD|FETCH|ROM|memROM~4_combout )))) # (\Processador|FD|FETCH|ROM|memROM~5_combout ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datad(!\Processador|FD|ULA|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .lut_mask = 64'h377F377F276F276F;
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N22
dffeas \Processador|FD|BancoReg|registrador~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~70 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~142 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~142_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (((\Processador|FD|BancoReg|registrador~14_q )))) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|ROM|memROM~0_combout  & ((\Processador|FD|BancoReg|registrador~14_q ))) # (\Processador|FD|FETCH|ROM|memROM~0_combout  & (\Processador|FD|BancoReg|registrador~70_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~14_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~70_q ),
	.datad(!\Processador|FD|BancoReg|registrador~14_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~142 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~142 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N39
cyclonev_lcell_comb \Processador|FD|ULA|Add0~9 (
// Equation(s):
// \Processador|FD|ULA|Add0~9_sumout  = SUM(( \Processador|FD|BancoReg|registrador~15_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~143_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q )))) ) + ( \Processador|FD|ULA|Add0~6  ))
// \Processador|FD|ULA|Add0~10  = CARRY(( \Processador|FD|BancoReg|registrador~15_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~143_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q )))) ) + ( \Processador|FD|ULA|Add0~6  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~143_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~15_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~9_sumout ),
	.cout(\Processador|FD|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~9 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~9 .lut_mask = 64'h0000EFCF000000FF;
defparam \Processador|FD|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[2]~2 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[2]~2_combout  = ( \Processador|FD|ULA|Add0~9_sumout  & ( ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # (!\KEY[2]~input_o )))) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( !\Processador|FD|ULA|Add0~9_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~5_combout  & !\KEY[2]~input_o )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~2 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~2 .lut_mask = 64'h3277327776FF76FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N28
dffeas \Processador|FD|BancoReg|registrador~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~71 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~143 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~143_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~15_q )))) # (\Processador|FD|FETCH|PC|DOUT [1] & 
// ((!\Processador|FD|FETCH|ROM|memROM~1_combout  & ((\Processador|FD|BancoReg|registrador~15_q ))) # (\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|BancoReg|registrador~71_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~0_combout  & ( 
// \Processador|FD|BancoReg|registrador~15_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~71_q ),
	.datad(!\Processador|FD|BancoReg|registrador~15_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~143 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~143 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \Processador|FD|ULA|Add0~13 (
// Equation(s):
// \Processador|FD|ULA|Add0~13_sumout  = SUM(( \Processador|FD|BancoReg|registrador~16_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~144_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~10  ))
// \Processador|FD|ULA|Add0~14  = CARRY(( \Processador|FD|BancoReg|registrador~16_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~144_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~10  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~144_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~16_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~13_sumout ),
	.cout(\Processador|FD|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~13 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~13 .lut_mask = 64'h0000EFCF000000FF;
defparam \Processador|FD|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[3]~3 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[3]~3_combout  = ( \Processador|FD|ULA|Add0~13_sumout  & ( ((!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// ((!\Processador|FD|FETCH|ROM|memROM~5_combout ) # (!\KEY[3]~input_o )))) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( !\Processador|FD|ULA|Add0~13_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & 
// (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & (((\Processador|FD|FETCH|ROM|memROM~5_combout  & !\KEY[3]~input_o )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~3 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~3 .lut_mask = 64'h3277327776FF76FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N20
dffeas \Processador|FD|BancoReg|registrador~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~72 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N54
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~144 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~144_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout  & (((\Processador|FD|BancoReg|registrador~16_q )))) # (\Processador|FD|FETCH|ROM|memROM~1_combout  & 
// ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~16_q ))) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~72_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~0_combout  & ( 
// \Processador|FD|BancoReg|registrador~16_q  ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|BancoReg|registrador~72_q ),
	.datad(!\Processador|FD|BancoReg|registrador~16_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~144 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~144 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N56
dffeas \SEGU|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|UC|Equal9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[3] .is_wysiwyg = "true";
defparam \SEGU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N2
dffeas \SEGU|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~142_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|UC|Equal9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[1] .is_wysiwyg = "true";
defparam \SEGU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \SEGU|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|UC|Equal9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[2] .is_wysiwyg = "true";
defparam \SEGU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N54
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \SEGU|DOUT [1] & ( \SEGU|DOUT [2] & ( \SEGU|DOUT [3] ) ) ) # ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] & ( (!\SEGU|DOUT [0]) # (\SEGU|DOUT [3]) ) ) ) # ( \SEGU|DOUT [1] & ( !\SEGU|DOUT [2] & ( \SEGU|DOUT [3] ) ) ) # ( 
// !\SEGU|DOUT [1] & ( !\SEGU|DOUT [2] & ( (\SEGU|DOUT [0] & !\SEGU|DOUT [3]) ) ) )

	.dataa(!\SEGU|DOUT [0]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [3]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [1]),
	.dataf(!\SEGU|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h50500F0FAFAF0F0F;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N24
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \SEGU|DOUT [0] & ( (!\SEGU|DOUT [1] & ((\SEGU|DOUT [2]))) # (\SEGU|DOUT [1] & (\SEGU|DOUT [3])) ) ) # ( !\SEGU|DOUT [0] & ( (!\SEGU|DOUT [1] & (\SEGU|DOUT [3] & \SEGU|DOUT [2])) # (\SEGU|DOUT [1] & ((\SEGU|DOUT [2]) # 
// (\SEGU|DOUT [3]))) ) )

	.dataa(!\SEGU|DOUT [1]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [3]),
	.datad(!\SEGU|DOUT [2]),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h055F055F05AF05AF;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N18
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \SEGU|DOUT [2] & ( \SEGU|DOUT [3] ) ) # ( !\SEGU|DOUT [2] & ( (\SEGU|DOUT [1] & ((!\SEGU|DOUT [0]) # (\SEGU|DOUT [3]))) ) )

	.dataa(!\SEGU|DOUT [1]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [3]),
	.datad(!\SEGU|DOUT [0]),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h550555050F0F0F0F;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N51
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \SEGU|DOUT [3] & ( (\SEGU|DOUT [2]) # (\SEGU|DOUT [1]) ) ) # ( !\SEGU|DOUT [3] & ( (!\SEGU|DOUT [1] & (!\SEGU|DOUT [2] $ (!\SEGU|DOUT [0]))) # (\SEGU|DOUT [1] & (\SEGU|DOUT [2] & \SEGU|DOUT [0])) ) )

	.dataa(!\SEGU|DOUT [1]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [2]),
	.datad(!\SEGU|DOUT [0]),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h0AA50AA55F5F5F5F;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N30
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ((!\SEGU|DOUT [1] & (\SEGU|DOUT [2])) # (\SEGU|DOUT [1] & ((\SEGU|DOUT [3])))) # (\SEGU|DOUT [0])

	.dataa(!\SEGU|DOUT [1]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [3]),
	.datad(!\SEGU|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h27FF27FF27FF27FF;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N33
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \SEGU|DOUT [3] & ( (\SEGU|DOUT [2]) # (\SEGU|DOUT [1]) ) ) # ( !\SEGU|DOUT [3] & ( (!\SEGU|DOUT [1] & (!\SEGU|DOUT [2] & \SEGU|DOUT [0])) # (\SEGU|DOUT [1] & ((!\SEGU|DOUT [2]) # (\SEGU|DOUT [0]))) ) )

	.dataa(!\SEGU|DOUT [1]),
	.datab(!\SEGU|DOUT [2]),
	.datac(gnd),
	.datad(!\SEGU|DOUT [0]),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h44DD44DD77777777;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N36
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( \SEGU|DOUT [1] & ( \SEGU|DOUT [2] & ( (\SEGU|DOUT [3]) # (\SEGU|DOUT [0]) ) ) ) # ( !\SEGU|DOUT [1] & ( \SEGU|DOUT [2] & ( \SEGU|DOUT [3] ) ) ) # ( \SEGU|DOUT [1] & ( !\SEGU|DOUT [2] & ( \SEGU|DOUT [3] ) ) ) # ( 
// !\SEGU|DOUT [1] & ( !\SEGU|DOUT [2] & ( !\SEGU|DOUT [3] ) ) )

	.dataa(!\SEGU|DOUT [0]),
	.datab(gnd),
	.datac(!\SEGU|DOUT [3]),
	.datad(gnd),
	.datae(!\SEGU|DOUT [1]),
	.dataf(!\SEGU|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'hF0F00F0F0F0F5F5F;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N37
dffeas \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Processador|UC|Equal9~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N26
dffeas \Processador|FD|BancoReg|registrador~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~73 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~145 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~145_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~17_q )))) # (\Processador|FD|FETCH|PC|DOUT [1] & 
// ((!\Processador|FD|FETCH|ROM|memROM~1_combout  & (\Processador|FD|BancoReg|registrador~17_q )) # (\Processador|FD|FETCH|ROM|memROM~1_combout  & ((\Processador|FD|BancoReg|registrador~73_q ))))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~0_combout  & ( 
// \Processador|FD|BancoReg|registrador~17_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~17_q ),
	.datad(!\Processador|FD|BancoReg|registrador~73_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~145 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~145 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \Processador|FD|BancoReg|registrador~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N45
cyclonev_lcell_comb \Processador|FD|ULA|Add0~17 (
// Equation(s):
// \Processador|FD|ULA|Add0~17_sumout  = SUM(( \Processador|FD|BancoReg|registrador~17_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~145_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~14  ))
// \Processador|FD|ULA|Add0~18  = CARRY(( \Processador|FD|BancoReg|registrador~17_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~145_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~14  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~145_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~17_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~17_sumout ),
	.cout(\Processador|FD|ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~17 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~17 .lut_mask = 64'h0000EFCF000000FF;
defparam \Processador|FD|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[4]~4 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[4]~4_combout  = ( \Processador|FD|ULA|Add0~17_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~5_combout  $ (!\Processador|FD|FETCH|ROM|memROM~3_combout )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( 
// !\Processador|FD|ULA|Add0~17_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~4 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~4 .lut_mask = 64'h303F303F3CFF3CFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N47
dffeas \Processador|FD|BancoReg|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~17 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N8
dffeas \Processador|FD|BancoReg|registrador~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~74 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~146 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~146_combout  = ( \Processador|FD|FETCH|ROM|memROM~0_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~1_combout  & (((\Processador|FD|BancoReg|registrador~18_q )))) # (\Processador|FD|FETCH|ROM|memROM~1_combout  & 
// ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~18_q ))) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~74_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~0_combout  & ( 
// \Processador|FD|BancoReg|registrador~18_q  ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|BancoReg|registrador~74_q ),
	.datad(!\Processador|FD|BancoReg|registrador~18_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~146 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~146 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \Processador|FD|ULA|Add0~21 (
// Equation(s):
// \Processador|FD|ULA|Add0~21_sumout  = SUM(( \Processador|FD|BancoReg|registrador~18_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~146_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~18  ))
// \Processador|FD|ULA|Add0~22  = CARRY(( \Processador|FD|BancoReg|registrador~18_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~146_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~18  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~18_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~146_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~21_sumout ),
	.cout(\Processador|FD|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~21 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~21 .lut_mask = 64'h0000F8FF000000FF;
defparam \Processador|FD|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[5]~5 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[5]~5_combout  = ( \Processador|FD|ULA|Add0~21_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~5_combout  $ (!\Processador|FD|FETCH|ROM|memROM~3_combout )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( 
// !\Processador|FD|ULA|Add0~21_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~5 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~5 .lut_mask = 64'h303F303F3CFF3CFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N50
dffeas \Processador|FD|BancoReg|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~18 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N4
dffeas \Processador|FD|BancoReg|registrador~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~75 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~147 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~147_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (((\Processador|FD|BancoReg|registrador~19_q )))) # (\Processador|FD|FETCH|PC|DOUT [1] & 
// ((!\Processador|FD|FETCH|ROM|memROM~0_combout  & (\Processador|FD|BancoReg|registrador~19_q )) # (\Processador|FD|FETCH|ROM|memROM~0_combout  & ((\Processador|FD|BancoReg|registrador~75_q ))))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~19_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~19_q ),
	.datad(!\Processador|FD|BancoReg|registrador~75_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~147 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~147 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \Processador|FD|BancoReg|registrador~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N51
cyclonev_lcell_comb \Processador|FD|ULA|Add0~25 (
// Equation(s):
// \Processador|FD|ULA|Add0~25_sumout  = SUM(( \Processador|FD|BancoReg|registrador~19_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~147_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~22  ))
// \Processador|FD|ULA|Add0~26  = CARRY(( \Processador|FD|BancoReg|registrador~19_q  ) + ( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~147_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT [7])))) ) + ( \Processador|FD|ULA|Add0~22  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~19_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~147_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~25_sumout ),
	.cout(\Processador|FD|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~25 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~25 .lut_mask = 64'h0000F8FF000000FF;
defparam \Processador|FD|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N3
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[6]~6 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[6]~6_combout  = ( \Processador|FD|ULA|Add0~25_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  $ (!\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~4_combout ) ) ) # ( 
// !\Processador|FD|ULA|Add0~25_sumout  & ( (!\Processador|FD|FETCH|ROM|memROM~3_combout  & (\Processador|FD|FETCH|ROM|memROM~5_combout )) # (\Processador|FD|FETCH|ROM|memROM~3_combout  & ((\Processador|FD|FETCH|ROM|memROM~4_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~6 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~6 .lut_mask = 64'h272727276F6F6F6F;
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N53
dffeas \Processador|FD|BancoReg|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~19 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N2
dffeas \Processador|FD|BancoReg|registrador~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|MUX_ULA|saida_MUX[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~76 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~148 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~148_combout  = ( \Processador|FD|FETCH|ROM|memROM~1_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (((\Processador|FD|BancoReg|registrador~20_q )))) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|ROM|memROM~0_combout  & ((\Processador|FD|BancoReg|registrador~20_q ))) # (\Processador|FD|FETCH|ROM|memROM~0_combout  & (\Processador|FD|BancoReg|registrador~76_q )))) ) ) # ( !\Processador|FD|FETCH|ROM|memROM~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~20_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~76_q ),
	.datad(!\Processador|FD|BancoReg|registrador~20_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~148 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~148 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \Processador|FD|BancoReg|registrador~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \Processador|FD|ULA|Add0~29 (
// Equation(s):
// \Processador|FD|ULA|Add0~29_sumout  = SUM(( (\Processador|FD|FETCH|ROM|memROM~3_combout  & (!\Processador|FD|BancoReg|registrador~148_combout  & ((\Processador|FD|FETCH|ROM|memROM~6_combout ) # (\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q )))) ) + ( 
// \Processador|FD|BancoReg|registrador~20_q  ) + ( \Processador|FD|ULA|Add0~26  ))

	.dataa(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|memROM~6_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~148_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~20_q ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~29 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~29 .lut_mask = 64'h0000FF0000000700;
defparam \Processador|FD|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[7]~7 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[7]~7_combout  = ( \Processador|FD|FETCH|ROM|memROM~4_combout  & ( ((\Processador|FD|ULA|Add0~29_sumout ) # (\Processador|FD|FETCH|ROM|memROM~3_combout )) # (\Processador|FD|FETCH|ROM|memROM~5_combout ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|memROM~4_combout  & ( (!\Processador|FD|FETCH|ROM|memROM~5_combout  & (\Processador|FD|FETCH|ROM|memROM~3_combout  & \Processador|FD|ULA|Add0~29_sumout )) # (\Processador|FD|FETCH|ROM|memROM~5_combout  & 
// (!\Processador|FD|FETCH|ROM|memROM~3_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|memROM~5_combout ),
	.datac(!\Processador|FD|FETCH|ROM|memROM~3_combout ),
	.datad(!\Processador|FD|ULA|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~7 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~7 .lut_mask = 64'h303C303C3FFF3FFF;
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N14
dffeas \Processador|FD|BancoReg|registrador~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~20 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~20 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
