attach ../lang_verilog.so 
       ^ ? "../lang_verilog.so": already loaded, replacing
#          
 0.        
Gnucap   System status
iterations: op=0, dc=2, tran=0, fourier=0, total=2
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=2, subckt=0, model=0, total=2
dctran density=50.0%, ac density=50.0%
