// Seed: 2780894545
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    inout tri0 id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input supply1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5
);
  wire id_7 = id_0;
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_1, id_7, id_7, id_7, id_7, id_7, id_3, id_2, id_0, id_7, id_3
  );
  tri1 id_9 = id_4;
  assign id_5 = id_9;
  assign id_1 = id_3;
endmodule
