#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fcfdd7043f0 .scope module, "parity_testbench" "parity_testbench" 2 1;
 .timescale 0 0;
v0x600000c2c1b0_0 .var "clock", 0 0;
v0x600000c2c240_0 .net "even_odd", 0 0, v0x600000c2c090_0;  1 drivers
v0x600000c2c2d0_0 .var "x", 0 0;
S_0x7fcfdd704560 .scope module, "pc" "parity_checker" 2 4, 3 1 0, S_0x7fcfdd7043f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "even_odd";
P_0x60000102c080 .param/l "even" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x60000102c0c0 .param/l "odd" 0 3 5, +C4<00000000000000000000000000000001>;
v0x600000c2c000_0 .net "clock", 0 0, v0x600000c2c1b0_0;  1 drivers
v0x600000c2c090_0 .var "even_odd", 0 0;
v0x600000c2c120_0 .net "x", 0 0, v0x600000c2c2d0_0;  1 drivers
E_0x600002b2c300 .event posedge, v0x600000c2c000_0;
    .scope S_0x7fcfdd704560;
T_0 ;
    %wait E_0x600002b2c300;
    %load/vec4 v0x600000c2c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c2c090_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x600000c2c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %assign/vec4 v0x600000c2c090_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x600000c2c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %assign/vec4 v0x600000c2c090_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcfdd7043f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x600000c2c1b0_0;
    %inv;
    %store/vec4 v0x600000c2c1b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcfdd7043f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c2c2d0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fcfdd7043f0;
T_3 ;
    %vpi_call 2 27 "$monitor", "time: %3t, clock: %b, x: %b, even_odd: %b", $time, v0x600000c2c1b0_0, v0x600000c2c2d0_0, v0x600000c2c240_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_parity_checker.v";
    "parity_checker.v";
