# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Feb 14 07:54:00 2018


##### DESIGN INFO #######################################################

Top View:                "usb_2upper"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                           Ending                             |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_60MHz|CLKOP_inferred_clock     pll_60MHz|CLKOP_inferred_clock     |     8.150            |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:FPGA_ready
p:LED_green
p:o_CLK_12MHz
p:rst_neg_ext
p:usb_dn (bidir end point)
p:usb_dn (bidir start point)
p:usb_dp (bidir end point)
p:usb_dp (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
