{"vcs1":{"timestamp_begin":1681480138.187471418, "rt":0.77, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681480138.987906918, "rt":0.85, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681480139.864148878, "rt":0.59, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681480137.894529622}
{"VCS_COMP_START_TIME": 1681480137.894529622}
{"VCS_COMP_END_TIME": 1681480141.048639628}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 238988}}
