Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jan  2 22:42:57 2023
| Host             : LAPTOP-6KGVJPCT running 64-bit major release  (build 9200)
| Command          : report_power -file SimulatedDevice_power_routed.rpt -pb SimulatedDevice_power_summary_routed.pb -rpx SimulatedDevice_power_routed.rpx
| Design           : SimulatedDevice
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.455 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 15.207                           |
| Device Static (W)        | 0.248                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 11.1                             |
| Junction Temperature (C) | 98.9                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.582 |     3713 |       --- |             --- |
|   LUT as Logic |     3.993 |     1461 |     20800 |            7.02 |
|   CARRY4       |     0.415 |      250 |      8150 |            3.07 |
|   Register     |     0.124 |     1496 |     41600 |            3.60 |
|   F7/F8 Muxes  |     0.044 |       37 |     32600 |            0.11 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       37 |       --- |             --- |
| Signals        |     4.092 |     3032 |       --- |             --- |
| I/O            |     6.533 |       60 |       210 |           28.57 |
| Static Power   |     0.248 |          |           |                 |
| Total          |    15.455 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     8.882 |       8.730 |      0.152 |
| Vccaux    |       1.800 |     0.267 |       0.237 |      0.029 |
| Vcco33    |       3.300 |     1.834 |       1.833 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| SimulatedDevice   |    15.207 |
|   auto_device     |     0.604 |
|   manual_device   |     1.285 |
|     om            |     0.576 |
|   md              |     0.677 |
|     my_divclk     |     0.505 |
|     rx            |     0.050 |
|     tx            |     0.100 |
|   semiauto_device |     0.711 |
|   vga             |     4.932 |
|     u_ram_1       |     0.461 |
|     u_ram_11      |     0.363 |
|     u_ram_13      |     0.146 |
|     u_ram_14      |     0.067 |
|     u_ram_15      |     0.062 |
|     u_ram_16      |     0.115 |
|     u_ram_17      |     0.112 |
|     u_ram_18      |     0.047 |
|     u_ram_19      |     0.090 |
|     u_ram_2       |     0.109 |
|     u_ram_20      |     0.048 |
|     u_ram_3       |     0.271 |
|     u_ram_4       |     0.339 |
|     u_ram_5       |     0.369 |
|     u_ram_6       |     0.122 |
|     u_ram_7       |     0.213 |
|     u_ram_8       |     0.318 |
+-------------------+-----------+


