<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-bfin5xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-bfin5xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin On-Chip SPI Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Enter bugs at http://blackfin.uclinux.org/</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>

<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/portmux.h&gt;</span>
<span class="cp">#include &lt;asm/bfin5xx_spi.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;bfin-spi&quot;</span>
<span class="cp">#define DRV_AUTHOR	&quot;Bryan Wu, Luke Yang&quot;</span>
<span class="cp">#define DRV_DESC	&quot;Blackfin on-chip SPI Controller Driver&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;1.0&quot;</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="n">DRV_AUTHOR</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="n">DRV_DESC</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="cp">#define START_STATE	((void *)0)</span>
<span class="cp">#define RUNNING_STATE	((void *)1)</span>
<span class="cp">#define DONE_STATE	((void *)2)</span>
<span class="cp">#define ERROR_STATE	((void *)-1)</span>

<span class="k">struct</span> <span class="n">bfin_spi_master_data</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">bfin_spi_transfer_ops</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">duplex</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="p">{</span>
	<span class="cm">/* Driver model hookup */</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>

	<span class="cm">/* SPI framework hookup */</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>

	<span class="cm">/* Regs base of SPI controller */</span>
	<span class="k">struct</span> <span class="n">bfin_spi_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* Pin request list */</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">pin_req</span><span class="p">;</span>

	<span class="cm">/* BFIN hookup */</span>
	<span class="k">struct</span> <span class="n">bfin5xx_spi_master</span> <span class="o">*</span><span class="n">master_info</span><span class="p">;</span>

	<span class="cm">/* Driver message queue */</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span> <span class="o">*</span><span class="n">workqueue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">pump_messages</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">queue</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">busy</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">running</span><span class="p">;</span>

	<span class="cm">/* Message Transfer pump */</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">pump_transfers</span><span class="p">;</span>

	<span class="cm">/* Current message transfer state info */</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">cur_transfer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">len_in_bytes</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">tx_end</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">rx</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">rx_end</span><span class="p">;</span>

	<span class="cm">/* DMA stuffs */</span>
	<span class="kt">int</span> <span class="n">dma_channel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_mapped</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_requested</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">rx_dma</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">tx_dma</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">irq_requested</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">spi_irq</span><span class="p">;</span>

	<span class="kt">size_t</span> <span class="n">rx_map_len</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">tx_map_len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">n_bytes</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ctrl_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flag_reg</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">cs_change</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">bfin_spi_transfer_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">ctl_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">baud</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">chip_select_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">enable_dma</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cs_chg_udelay</span><span class="p">;</span>	<span class="cm">/* Some devices require &gt; 255usec delay */</span>
	<span class="n">u32</span> <span class="n">cs_gpio</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">idle_tx_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pio_interrupt</span><span class="p">;</span>	<span class="cm">/* use spi data irq */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">bfin_spi_transfer_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_write_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">BIT_CTL_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_write_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="o">~</span><span class="n">BIT_CTL_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Caculate the SPI_BAUD register value based on input HZ */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="nf">hz_to_spi_baud</span><span class="p">(</span><span class="n">u32</span> <span class="n">speed_hz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_long</span> <span class="n">sclk</span> <span class="o">=</span> <span class="n">get_sclk</span><span class="p">();</span>
	<span class="n">u16</span> <span class="n">spi_baud</span> <span class="o">=</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">speed_hz</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">sclk</span> <span class="o">%</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">speed_hz</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">spi_baud</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi_baud</span> <span class="o">&lt;</span> <span class="n">MIN_SPI_BAUD_VAL</span><span class="p">)</span>
		<span class="n">spi_baud</span> <span class="o">=</span> <span class="n">MIN_SPI_BAUD_VAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">spi_baud</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">limit</span> <span class="o">=</span> <span class="n">loops_per_jiffy</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* wait for stop and clear stat */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_SPIF</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">limit</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="n">BIT_STAT_CLR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">limit</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Chip select operation functions for cs_change flag */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_cs_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">))</span>
		<span class="n">bfin_write_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="o">~</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_cs_deactive</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
                                 <span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">))</span>
		<span class="n">bfin_write_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Move delay here for consistency */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">)</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* enable or disable the pin muxed by GPIO and SPI CS to work as SPI CS */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bfin_spi_cs_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
                                      <span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span>
		<span class="n">bfin_write_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bfin_spi_cs_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
                                       <span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span>
		<span class="n">bfin_write_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* stop controller and re-config current chip*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_restore_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>

	<span class="cm">/* Clear status and disable clock */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="n">BIT_STAT_CLR</span><span class="p">);</span>
	<span class="n">bfin_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;restoring spi ctl state</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="cm">/* Load the registers */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">);</span>

	<span class="n">bfin_spi_enable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="n">bfin_spi_cs_active</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* used to kick off transfer in rx mode and read unwanted RX data */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bfin_spi_dummy_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u8_writer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* clear RXS (we check for RXS inside the loop) */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="o">++</span><span class="p">)));</span>
		<span class="cm">/* wait until transfer finished.</span>
<span class="cm">		   checking SPIF or TXS may not guarantee transfer completion */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="cm">/* discard RX data and clear RXS */</span>
		<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u8_reader</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">tx_val</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>

	<span class="cm">/* discard old RX data and clear RXS */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="n">tx_val</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u8_duplex</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* discard old RX data and clear RXS */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="o">++</span><span class="p">)));</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">bfin_spi_transfer_ops</span> <span class="n">bfin_bfin_spi_transfer_ops_u8</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">write</span>  <span class="o">=</span> <span class="n">bfin_spi_u8_writer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>   <span class="o">=</span> <span class="n">bfin_spi_u8_reader</span><span class="p">,</span>
	<span class="p">.</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">bfin_spi_u8_duplex</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u16_writer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* clear RXS (we check for RXS inside the loop) */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)));</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="cm">/* wait until transfer finished.</span>
<span class="cm">		   checking SPIF or TXS may not guarantee transfer completion */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="cm">/* discard RX data and clear RXS */</span>
		<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u16_reader</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">tx_val</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>

	<span class="cm">/* discard old RX data and clear RXS */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="n">tx_val</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_u16_duplex</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* discard old RX data and clear RXS */</span>
	<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)));</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">bfin_spi_transfer_ops</span> <span class="n">bfin_bfin_spi_transfer_ops_u16</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">write</span>  <span class="o">=</span> <span class="n">bfin_spi_u16_writer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>   <span class="o">=</span> <span class="n">bfin_spi_u16_reader</span><span class="p">,</span>
	<span class="p">.</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">bfin_spi_u16_duplex</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* test if there is more transfer to be done */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">bfin_spi_next_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">trans</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="p">;</span>

	<span class="cm">/* Move to next transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">next</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span>
		    <span class="n">list_entry</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">RUNNING_STATE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="n">DONE_STATE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * caller already set message-&gt;status;</span>
<span class="cm"> * dma and pio irqs are blocked give finished message back</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_giveback</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">last_transfer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">last_transfer</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">.</span><span class="n">prev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>

	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
		<span class="n">bfin_spi_cs_deactive</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="cm">/* Not stop spi in autobuffer mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">!=</span> <span class="mh">0xFFFF</span><span class="p">)</span>
		<span class="n">bfin_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">)</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* spi data irq handler */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">bfin_spi_pio_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n_bytes</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">n_bytes</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* wait until transfer finished. */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RXS</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&gt;=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span> <span class="o">-</span> <span class="n">n_bytes</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* last read */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;last read</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">n_bytes</span> <span class="o">%</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">u16</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span>
					<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span>
					<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+=</span> <span class="n">n_bytes</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
			<span class="n">bfin_spi_cs_deactive</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
		<span class="cm">/* Move to next transfer */</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span><span class="p">);</span>

		<span class="cm">/* Schedule transfer tasklet */</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* duplex */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;duplex: write_TDBR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">n_bytes</span> <span class="o">%</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
			<span class="n">u16</span> <span class="o">*</span><span class="n">buf2</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf2</span><span class="o">++</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf2</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf2</span><span class="o">++</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;read: write_TDBR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">n_bytes</span> <span class="o">%</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* write */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;write: write_TDBR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">n_bytes</span> <span class="o">%</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">n_bytes</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rdbr</span><span class="p">);</span>
				<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+=</span> <span class="n">n_bytes</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+=</span> <span class="n">n_bytes</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">bfin_spi_dma_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">dmastat</span> <span class="o">=</span> <span class="n">get_dma_curr_irqstat</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">spistat</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;in dma_irq_handler dmastat:0x%x spistat:0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dmastat</span><span class="p">,</span> <span class="n">spistat</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">cr</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>
		<span class="cm">/* discard old RX data and clear RXS */</span>
		<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT_CTL_ENABLE</span><span class="p">);</span> <span class="cm">/* Disable SPI */</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT_CTL_TIMOD</span><span class="p">);</span> <span class="cm">/* Restore State */</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="n">BIT_STAT_CLR</span><span class="p">);</span> <span class="cm">/* Clear Status */</span>
	<span class="p">}</span>

	<span class="n">clear_dma_irqstat</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * wait for the last transaction shifted out.  HRM states:</span>
<span class="cm">	 * at this point there may still be data in the SPI DMA FIFO waiting</span>
<span class="cm">	 * to be transmitted ... software needs to poll TXS in the SPI_STAT</span>
<span class="cm">	 * register until it goes low for 2 successive reads</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_TXS</span><span class="p">)</span> <span class="o">||</span>
		       <span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_TXS</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;in dma_irq_handler dmastat:0x%x spistat:0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dmastat</span><span class="p">,</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">));</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">HZ</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_SPIF</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting for SPIF&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dmastat</span> <span class="o">&amp;</span> <span class="n">DMA_ERR</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">spistat</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_RBSY</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">ERROR_STATE</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;dma receive: fifo/buffer overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
			<span class="n">bfin_spi_cs_deactive</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

		<span class="cm">/* Move to next transfer */</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Schedule transfer tasklet */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>

	<span class="cm">/* free the irq handler before next transfer */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;disable dma channel irq%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
	<span class="n">dma_disable_irq_nosync</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_pump_transfers</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">message</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">previous</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits_per_word</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cr</span><span class="p">,</span> <span class="n">cr_width</span><span class="p">,</span> <span class="n">dma_width</span><span class="p">,</span> <span class="n">dma_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">full_duplex</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get current state information */</span>
	<span class="n">message</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="n">transfer</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="p">;</span>
	<span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * if msg is error or done, report it back using complete() callback</span>
<span class="cm">	 */</span>

	 <span class="cm">/* Handle for abort */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">ERROR_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: we&#39;ve hit an error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">bfin_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Handle end of message */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">DONE_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: all done!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bfin_spi_flush</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="n">bfin_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Delay if requested at end of transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">RUNNING_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: still running ...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">previous</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">prev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">previous</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="n">previous</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Flush any existing transfers that may be sitting in the hardware */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_spi_flush</span><span class="p">(</span><span class="n">drv_data</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pump_transfers: flush failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">bfin_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Move to next transfer of this msg */</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="cm">/* Schedule next transfer tasklet */</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_buf is %p, tx_end is %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">full_duplex</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;rx_buf is %p, rx_end is %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">;</span>

	<span class="cm">/* Bits per word setup */</span>
	<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="o">:</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">16</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">n_bytes</span> <span class="o">=</span> <span class="n">bits_per_word</span><span class="o">/</span><span class="mi">8</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cr_width</span> <span class="o">=</span> <span class="n">BIT_CTL_WORDSIZE</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_bfin_spi_transfer_ops_u16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">8</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">n_bytes</span> <span class="o">=</span> <span class="n">bits_per_word</span><span class="o">/</span><span class="mi">8</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">cr_width</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_bfin_spi_transfer_ops_u8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: unsupported bits_per_word</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">bfin_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT_CTL_TIMOD</span> <span class="o">|</span> <span class="n">BIT_CTL_WORDSIZE</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">cr_width</span><span class="p">;</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;transfer: drv_data-&gt;ops is %p, chip-&gt;ops is %p, u8_ops is %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bfin_bfin_spi_transfer_ops_u8</span><span class="p">);</span>

	<span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">RUNNING_STATE</span><span class="p">;</span>
	<span class="n">dma_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Speed setup (surely valid because already checked) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">speed_hz</span><span class="p">)</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">,</span> <span class="n">hz_to_spi_baud</span><span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">speed_hz</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">);</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="n">BIT_STAT_CLR</span><span class="p">);</span>
	<span class="n">bfin_spi_cs_active</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;now pumping a transfer: width is %d, len is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cr_width</span><span class="p">,</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try to map dma buffer and do a dma transfer.  If successful use,</span>
<span class="cm">	 * different way to r/w according to the enable_dma settings and if</span>
<span class="cm">	 * we are not doing a full duplex transfer (since the hardware does</span>
<span class="cm">	 * not support full duplex DMA transfers).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">full_duplex</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span>
				<span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>

		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_start_addr</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">disable_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
		<span class="n">clear_dma_irqstat</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

		<span class="cm">/* config dma channel */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;doing dma transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">set_dma_x_count</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cr_width</span> <span class="o">==</span> <span class="n">BIT_CTL_WORDSIZE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">set_dma_x_modify</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">dma_width</span> <span class="o">=</span> <span class="n">WDSIZE_16</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">set_dma_x_modify</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">dma_width</span> <span class="o">=</span> <span class="n">WDSIZE_8</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* poll for SPI completion before start */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT_STAT_SPIF</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

		<span class="cm">/* dirty hack for autobuffer DMA mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">==</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;doing autobuffer DMA out.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="cm">/* no irq in autobuffer mode */</span>
			<span class="n">dma_config</span> <span class="o">=</span>
			    <span class="p">(</span><span class="n">DMAFLOW_AUTO</span> <span class="o">|</span> <span class="n">RESTART</span> <span class="o">|</span> <span class="n">dma_width</span> <span class="o">|</span> <span class="n">DI_EN</span><span class="p">);</span>
			<span class="n">set_dma_config</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="n">dma_config</span><span class="p">);</span>
			<span class="n">set_dma_start_addr</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span>
					<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">);</span>
			<span class="n">enable_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

			<span class="cm">/* start SPI transfer */</span>
			<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span> <span class="o">|</span> <span class="n">BIT_CTL_TIMOD_DMA_TX</span><span class="p">);</span>

			<span class="cm">/* just return here, there can only be one transfer</span>
<span class="cm">			 * in this mode</span>
<span class="cm">			 */</span>
			<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">bfin_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* In dma mode, rx or tx must be NULL in one transfer */</span>
		<span class="n">dma_config</span> <span class="o">=</span> <span class="p">(</span><span class="n">RESTART</span> <span class="o">|</span> <span class="n">dma_width</span> <span class="o">|</span> <span class="n">DI_EN</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* set transfer mode, and enable SPI */</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;doing DMA in to %p (size %zx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">);</span>

			<span class="cm">/* invalidate caches, if needed */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bfin_addr_dcacheable</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">))</span>
				<span class="n">invalidate_dcache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">,</span>
							<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+</span>
							<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">));</span>

			<span class="n">dma_config</span> <span class="o">|=</span> <span class="n">WNR</span><span class="p">;</span>
			<span class="n">dma_start_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
			<span class="n">cr</span> <span class="o">|=</span> <span class="n">BIT_CTL_TIMOD_DMA_RX</span> <span class="o">|</span> <span class="n">BIT_CTL_SENDOPT</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;doing DMA out.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="cm">/* flush caches, if needed */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bfin_addr_dcacheable</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">))</span>
				<span class="n">flush_dcache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">,</span>
						<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+</span>
						<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">));</span>

			<span class="n">dma_start_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
			<span class="n">cr</span> <span class="o">|=</span> <span class="n">BIT_CTL_TIMOD_DMA_TX</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span>
			<span class="n">BUG</span><span class="p">();</span>

		<span class="cm">/* oh man, here there be monsters ... and i dont mean the</span>
<span class="cm">		 * fluffy cute ones from pixar, i mean the kind that&#39;ll eat</span>
<span class="cm">		 * your data, kick your dog, and love it all.  do *not* try</span>
<span class="cm">		 * and change these lines unless you (1) heavily test DMA</span>
<span class="cm">		 * with SPI flashes on a loaded system (e.g. ping floods),</span>
<span class="cm">		 * (2) know just how broken the DMA engine interaction with</span>
<span class="cm">		 * the SPI peripheral is, and (3) have someone else to blame</span>
<span class="cm">		 * when you screw it all up anyways.</span>
<span class="cm">		 */</span>
		<span class="n">set_dma_start_addr</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="n">dma_start_addr</span><span class="p">);</span>
		<span class="n">set_dma_config</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="n">dma_config</span><span class="p">);</span>
		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>
		<span class="n">enable_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
		<span class="n">dma_enable_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We always use SPI_WRITE mode (transfer starts with TDBR write).</span>
<span class="cm">	 * SPI_READ mode (transfer starts with RDBR read) seems to have</span>
<span class="cm">	 * problems with setting up the output value in TDBR prior to the</span>
<span class="cm">	 * start of the transfer.</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">cr</span> <span class="o">|</span> <span class="n">BIT_CTL_TXMOD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">pio_interrupt</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SPI irq should have been disabled by now */</span>

		<span class="cm">/* discard old RX data and clear RXS */</span>
		<span class="n">bfin_spi_dummy_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="cm">/* start transfer */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">loop</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">16</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u16</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">bits_per_word</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>
						<span class="n">loop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">8</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="n">bits_per_word</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span> <span class="n">loop</span><span class="o">++</span><span class="p">)</span>
					<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tdbr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">n_bytes</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* once TDBR is empty, interrupt is triggered */</span>
		<span class="n">enable_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* IO mode */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;doing IO transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">full_duplex</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* full duplex mode */</span>
		<span class="n">BUG_ON</span><span class="p">((</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span> <span class="o">-</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="o">!=</span>
		       <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span> <span class="o">-</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">));</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IO duplex: cr is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">duplex</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* write only half duplex */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IO write: cr is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read only half duplex */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IO read: cr is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tranf_success</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IO write error!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">ERROR_STATE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Update total byte transferred */</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">len_in_bytes</span><span class="p">;</span>
		<span class="cm">/* Move to next transfer of this msg */</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span> <span class="o">&amp;&amp;</span> <span class="n">message</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">DONE_STATE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bfin_spi_flush</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
			<span class="n">bfin_spi_cs_deactive</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Schedule next transfer tasklet */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* pop a msg from queue and kick off real transfer */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_pump_messages</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">bfin_spi_master_data</span><span class="p">,</span> <span class="n">pump_messages</span><span class="p">);</span>

	<span class="cm">/* Lock queue and check for queue work */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* pumper kicked off but no work to do */</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Make sure we are not already running a message */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Extract head of queue */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">spi_message</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>

	<span class="cm">/* Setup the SSP using the per chip configuration */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">);</span>
	<span class="n">bfin_spi_restore_state</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="cm">/* Initial message state */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">START_STATE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;got a message to pump, &quot;</span>
		<span class="s">&quot;state is set to: baud %d, flag 0x%x, ctl 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">flag</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;the first transfer len is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="cm">/* Mark as busy and launch transfers */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * got a msg to transfer, queue it in drv_data-&gt;queue.</span>
<span class="cm"> * And kick off message pumper</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ESHUTDOWN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">START_STATE</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;adding an msg in transfer() </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define MAX_SPI_SSEL	7</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">ssel</span><span class="p">[][</span><span class="n">MAX_SPI_SSEL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">P_SPI0_SSEL1</span><span class="p">,</span> <span class="n">P_SPI0_SSEL2</span><span class="p">,</span> <span class="n">P_SPI0_SSEL3</span><span class="p">,</span>
	<span class="n">P_SPI0_SSEL4</span><span class="p">,</span> <span class="n">P_SPI0_SSEL5</span><span class="p">,</span>
	<span class="n">P_SPI0_SSEL6</span><span class="p">,</span> <span class="n">P_SPI0_SSEL7</span><span class="p">},</span>

	<span class="p">{</span><span class="n">P_SPI1_SSEL1</span><span class="p">,</span> <span class="n">P_SPI1_SSEL2</span><span class="p">,</span> <span class="n">P_SPI1_SSEL3</span><span class="p">,</span>
	<span class="n">P_SPI1_SSEL4</span><span class="p">,</span> <span class="n">P_SPI1_SSEL5</span><span class="p">,</span>
	<span class="n">P_SPI1_SSEL6</span><span class="p">,</span> <span class="n">P_SPI1_SSEL7</span><span class="p">},</span>

	<span class="p">{</span><span class="n">P_SPI2_SSEL1</span><span class="p">,</span> <span class="n">P_SPI2_SSEL2</span><span class="p">,</span> <span class="n">P_SPI2_SSEL3</span><span class="p">,</span>
	<span class="n">P_SPI2_SSEL4</span><span class="p">,</span> <span class="n">P_SPI2_SSEL5</span><span class="p">,</span>
	<span class="n">P_SPI2_SSEL6</span><span class="p">,</span> <span class="n">P_SPI2_SSEL7</span><span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* setup for devices (may be called multiple times -- not just first setup) */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin5xx_spi_chip</span> <span class="o">*</span><span class="n">chip_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">bfin_ctl_reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Only alloc (or use chip_info) on first setup */</span>
	<span class="n">chip_info</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chip</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">chip</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chip</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot allocate chip data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">chip_info</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Let people set non-standard bits directly */</span>
	<span class="n">bfin_ctl_reg</span> <span class="o">=</span> <span class="n">BIT_CTL_OPENDRAIN</span> <span class="o">|</span> <span class="n">BIT_CTL_EMISO</span> <span class="o">|</span>
		<span class="n">BIT_CTL_PSSE</span> <span class="o">|</span> <span class="n">BIT_CTL_GM</span> <span class="o">|</span> <span class="n">BIT_CTL_SZ</span><span class="p">;</span>

	<span class="cm">/* chip_info isn&#39;t always needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip_info</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Make sure people stop trying to set fields via ctl_reg</span>
<span class="cm">		 * when they should actually be using common SPI framework.</span>
<span class="cm">		 * Currently we let through: WOM EMISO PSSE GM SZ.</span>
<span class="cm">		 * Not sure if a user actually needs/uses any of these,</span>
<span class="cm">		 * but let&#39;s assume (for now) they do.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">bfin_ctl_reg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;do not set bits in ctl_reg &quot;</span>
				<span class="s">&quot;that the SPI framework manages</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">enable_dma</span> <span class="o">!=</span> <span class="mi">0</span>
		    <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master_info</span><span class="o">-&gt;</span><span class="n">enable_dma</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">pio_interrupt</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">pio_interrupt</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* force a default base state */</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">&amp;=</span> <span class="n">bfin_ctl_reg</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%d bits_per_word is not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* translate common spi framework into our register */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span> <span class="o">|</span> <span class="n">SPI_LSB_FIRST</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unsupported spi modes detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">BIT_CTL_CPOL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">BIT_CTL_CPHA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_LSB_FIRST</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">BIT_CTL_LSBF</span><span class="p">;</span>
	<span class="cm">/* we dont support running in slave mode (yet?) */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">BIT_CTL_MASTER</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Notice: for blackfin, the speed_hz is the value of register</span>
<span class="cm">	 * SPI_BAUD, not the real baudrate</span>
<span class="cm">	 */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span> <span class="o">=</span> <span class="n">hz_to_spi_baud</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">))</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Warning: SPI CPHA not set:&quot;</span>
				<span class="s">&quot; Slave Select not under software control!</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot; See Documentation/blackfin/bfin-spi-notes.txt&quot;</span><span class="p">);</span>

		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">-</span> <span class="n">MAX_CTRL_CS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span> <span class="o">&amp;&amp;</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">pio_interrupt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enable_dma is set, &quot;</span>
				<span class="s">&quot;do not set pio_interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * if any one SPI chip is registered and wants DMA, request the</span>
<span class="cm">	 * DMA channel for it</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_requested</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* register dma irq handler */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span> <span class="s">&quot;BFIN_SPI_DMA&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Unable to request BlackFin SPI DMA channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_requested</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">set_dma_callback</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">,</span>
			<span class="n">bfin_spi_dma_irq_handler</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to set dma callback</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dma_disable_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">pio_interrupt</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">irq_requested</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span><span class="p">,</span> <span class="n">bfin_spi_pio_irq_handler</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;BFIN_SPI&quot;</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to register spi IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">irq_requested</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* we use write mode, spi irq has to be disabled here */</span>
		<span class="n">disable_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&gt;=</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Only request on first setup */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">modalias</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gpio_request() error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">pin_error</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setup spi chip %s, width is %d, dma is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">spi</span><span class="o">-&gt;</span><span class="n">modalias</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">enable_dma</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ctl_reg is 0x%x, flag_reg is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">flag</span><span class="p">);</span>

	<span class="n">spi_set_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;chip select number is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">peripheral_request</span><span class="p">(</span><span class="n">ssel</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span><span class="p">]</span>
		                         <span class="p">[</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span><span class="o">-</span><span class="mi">1</span><span class="p">],</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">modalias</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;peripheral_request() error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pin_error</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">bfin_spi_cs_enable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="n">bfin_spi_cs_deactive</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">pin_error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&gt;=</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">peripheral_free</span><span class="p">(</span><span class="n">ssel</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span><span class="p">]</span>
			<span class="p">[</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
 <span class="nl">error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_requested</span><span class="p">)</span>
			<span class="n">free_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_requested</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
		<span class="cm">/* prevent free &#39;chip&#39; twice */</span>
		<span class="n">spi_set_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * callback for spi framework.</span>
<span class="cm"> * clean driver specific data</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_spi_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chip</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span> <span class="o">&lt;</span> <span class="n">MAX_CTRL_CS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">peripheral_free</span><span class="p">(</span><span class="n">ssel</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span><span class="p">]</span>
					<span class="p">[</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip_select_num</span><span class="o">-</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">bfin_spi_cs_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="cm">/* prevent free &#39;chip&#39; twice */</span>
	<span class="n">spi_set_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_init_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* init transfer tasklet */</span>
	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">,</span>
		     <span class="n">bfin_spi_pump_transfers</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* init messages workqueue */</span>
	<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">,</span> <span class="n">bfin_spi_pump_messages</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">=</span> <span class="n">create_singlethread_workqueue</span><span class="p">(</span>
				<span class="n">dev_name</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_start_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">||</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_stop_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">limit</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is a bit lame, but is optimized for the common execution path.</span>
<span class="cm">	 * A wait_queue on the drv_data-&gt;busy could be used, but then the common</span>
<span class="cm">	 * execution path (pump_messages) would be required to call wake_up or</span>
<span class="cm">	 * friends on every SPI message. Do this instead</span>
<span class="cm">	 */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">running</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">limit</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_destroy_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_stop_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">destroy_workqueue</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">bfin_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin5xx_spi_master</span> <span class="o">*</span><span class="n">platform_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">platform_info</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="cm">/* Allocate master with space for drv_data */</span>
	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">drv_data</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can not alloc spi_master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="n">master</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master_info</span> <span class="o">=</span> <span class="n">platform_info</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span> <span class="o">=</span> <span class="n">platform_info</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">;</span>

	<span class="cm">/* the spi-&gt;mode bits supported by this driver: */</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">mode_bits</span> <span class="o">=</span> <span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span> <span class="o">|</span> <span class="n">SPI_LSB_FIRST</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">platform_info</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">cleanup</span> <span class="o">=</span> <span class="n">bfin_spi_cleanup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">bfin_spi_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">transfer</span> <span class="o">=</span> <span class="n">bfin_spi_transfer</span><span class="p">;</span>

	<span class="cm">/* Find and map our resources */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot get IORESOURCE_MEM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_get_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot map IO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_ioremap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No DMA channel specified</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_free_io</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No spi pio irq specified</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_free_io</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initial and start queue */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_init_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem initializing queue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_start_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem starting queue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">peripheral_request_list</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;: Requesting Peripherals failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset SPI registers. If these registers were used by the boot loader,</span>
<span class="cm">	 * the sky may fall on your head if you enable the dma controller.</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">BIT_CTL_CPHA</span> <span class="o">|</span> <span class="n">BIT_CTL_MASTER</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="mh">0xFF00</span><span class="p">);</span>

	<span class="cm">/* Register with the SPI framework */</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">spi_register_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem registering spi master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s, Version %s, regs@%p, dma channel@%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">DRV_DESC</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

<span class="nl">out_error_queue_alloc:</span>
	<span class="n">bfin_spi_destroy_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
<span class="nl">out_error_free_io:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">out_error_ioremap:</span>
<span class="nl">out_error_get_res:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* stop hardware and remove the driver */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">bfin_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Remove the queue */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_destroy_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* Disable the SSP at the peripheral and SOC level */</span>
	<span class="n">bfin_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* Release DMA */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master_info</span><span class="o">-&gt;</span><span class="n">enable_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_active</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">))</span>
			<span class="n">free_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">irq_requested</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">spi_irq</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">irq_requested</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Disconnect from the SPI framework */</span>
	<span class="n">spi_unregister_master</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">);</span>

	<span class="cm">/* Prevent double remove */</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_stop_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">flag_reg</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * reset SPI_CTL and SPI_FLG registers</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">BIT_CTL_CPHA</span> <span class="o">|</span> <span class="n">BIT_CTL_MASTER</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="mh">0xFF00</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_spi_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ctrl_reg</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">flg</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">flag_reg</span><span class="p">);</span>

	<span class="cm">/* Start the queue running */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_spi_start_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem starting queue (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define bfin_spi_suspend NULL</span>
<span class="cp">#define bfin_spi_resume NULL</span>
<span class="cp">#endif				</span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:bfin-spi&quot;</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">bfin_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">bfin_spi_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">bfin_spi_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">bfin_spi_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">bfin_spi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bfin_spi_driver</span><span class="p">,</span> <span class="n">bfin_spi_probe</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">bfin_spi_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">bfin_spi_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bfin_spi_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">bfin_spi_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
