#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Nov  3 01:05:36 2019
# Process ID: 12610
# Current directory: /home/austin/Desktop/projects/zybo/img_proc/vivado
# Command line: vivado
# Log file: /home/austin/Desktop/projects/zybo/img_proc/vivado/vivado.log
# Journal file: /home/austin/Desktop/projects/zybo/img_proc/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/austin/Desktop/projects/zybo/img_proc/vhdl/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Successfully read diagram <img_proc> from BD file </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd>
set_property location {1 -293 422} [get_bd_cells rst_ps7_0_50M]
set_property location {4 487 714} [get_bd_cells axi_vdma_0]
set_property location {4 637 274} [get_bd_cells dvi2rgb_0]
set_property location {3 123 756} [get_bd_cells axi_vdma_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
set_property location {2 -208 953} [get_bd_cells ps7_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/DDR] [get_bd_intf_ports DDR]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/FIXED_IO] [get_bd_intf_ports FIXED_IO]
endgroup
set_property location {3 159 561} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
set_property location {4 589 537} [get_bd_cells v_tc_0]
set_property location {2 -139 591} [get_bd_cells axis_subset_converter_0]
set_property location {2 -107 686} [get_bd_cells axis_subset_converter_0]
set_property location {5 844 569} [get_bd_cells axi_gpio_0]
set_property location {2 -134 462} [get_bd_cells rst_ps7_0_50M]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
set_property location {4 985 426} [get_bd_cells rst_ps7_0_50M]
set_property location {1 -165 463} [get_bd_cells v_vid_in_axi4s_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/S_AXIS] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
set_property location {0.5 -476 695} [get_bd_cells v_vid_in_axi4s_0]
set_property location {1 -475 708} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 -126 422} [get_bd_cells dvi2rgb_0]
startgroup
create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/TMDS] [get_bd_intf_ports hdmi_in]
endgroup
set_property location {-678 404} [get_bd_intf_ports hdmi_in]
set_property location {2 -136 461} [get_bd_cells dvi2rgb_0]
set_property location {-686 433} [get_bd_intf_ports hdmi_in]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/DDC] [get_bd_intf_ports hdmi_in_ddc]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pData] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
regenerate_bd_layout
create_bd_design "img_proc_test"
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
WARNING: [IP_Flow 19-3432] UI File /home/austin/Desktop/projects/zybo/img_proc/vhdl/digilent/vivado-library/ip/dvi2rgb/xgui/dvi2rgb_v2_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
endgroup
set_property location {0.5 -188 -426} [get_bd_cells dvi2rgb_0]
set_property location {1 -177 -318} [get_bd_cells dvi2rgb_0]
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
startgroup
create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/TMDS] [get_bd_intf_ports hdmi_in]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_out
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/TMDS] [get_bd_intf_ports hdmi_out]
endgroup
regenerate_bd_layout
set_property location {1.5 439 97} [get_bd_cells rgb2dvi_0]
set_property location {2.5 510 110} [get_bd_cells rgb2dvi_0]
set_property location {2 554 120} [get_bd_cells rgb2dvi_0]
set_property location {2.5 568 117} [get_bd_cells rgb2dvi_0]
set_property location {744 121} [get_bd_intf_ports hdmi_out]
set_property location {1 69 99} [get_bd_cells dvi2rgb_0]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins rgb2dvi_0/RGB]
set_property location {2 569 93} [get_bd_cells rgb2dvi_0]
set_property location {2 570 75} [get_bd_cells rgb2dvi_0]
set_property location {2 577 84} [get_bd_cells rgb2dvi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins dvi2rgb_0/DDC]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
INFO: [board_rule 100-100] connect_bd_intf_net /hdmi_in_ddc /dvi2rgb_0/DDC
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvi2rgb_0/RefClk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/reset. Users may need to specify the location constraint manually.
endgroup
regenerate_bd_layout
set_property location {3 624 41} [get_bd_cells rgb2dvi_0]
set_property location {3.5 700 40} [get_bd_cells rgb2dvi_0]
set_property location {0.5 -1 264} [get_bd_cells clk_wiz]
regenerate_bd_layout
set_property location {0.5 11 268} [get_bd_cells clk_wiz]
set_property location {3.5 683 83} [get_bd_cells rgb2dvi_0]
undo
INFO: [Common 17-17] undo 'set_property location {3.5 683 83} [get_bd_cells rgb2dvi_0]'
undo
INFO: [Common 17-17] undo 'set_property location {0.5 11 268} [get_bd_cells clk_wiz]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
set_property location {0.5 28 266} [get_bd_cells clk_wiz]
set_property location {3.5 668 78} [get_bd_cells rgb2dvi_0]
set_property location {879 207} [get_bd_intf_ports hdmi_in_ddc]
set_property location {2 349 216} [get_bd_cells dvi2rgb_0]
set_property location {882 208} [get_bd_intf_ports hdmi_in_ddc]
set_property location {894 201} [get_bd_intf_ports hdmi_in_ddc]
set_property location {885 61} [get_bd_intf_ports hdmi_out]
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
endgroup
regenerate_bd_layout
set_property location {3.5 877 104} [get_bd_cells rgb2dvi_0]
set_property location {2.5 779 98} [get_bd_cells rgb2dvi_0]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
set_property location {855 288} [get_bd_intf_ports hdmi_in_ddc]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_intf_ports hdmi_in_ddc]
validate_bd_design
ERROR: [BD 41-1380] A connection to the interface 'DDC' of '/dvi2rgb_0' is required.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins dvi2rgb_0/DDC]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
INFO: [board_rule 100-100] connect_bd_intf_net /hdmi_in_ddc /dvi2rgb_0/DDC
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
set_property location {-50 245} [get_bd_intf_ports hdmi_in]
set_property location {3.5 845 103} [get_bd_cells rgb2dvi_0]
set_property location {2.5 724 102} [get_bd_cells rgb2dvi_0]
set_property location {3.5 946 104} [get_bd_cells rgb2dvi_0]
set_property location {2.5 796 102} [get_bd_cells rgb2dvi_0]
set_property location {3 696 97} [get_bd_cells rgb2dvi_0]
set_property location {3.5 977 96} [get_bd_cells rgb2dvi_0]
set_property location {2.5 791 105} [get_bd_cells rgb2dvi_0]
set_property location {1025 61} [get_bd_intf_ports hdmi_out]
set_property location {1030 288} [get_bd_intf_ports hdmi_in_ddc]
regenerate_bd_layout
set_property location {3 688 16} [get_bd_cells rgb2dvi_0]
regenerate_bd_layout
set_property location {3.5 824 282} [get_bd_cells rgb2dvi_0]
set_property location {993 83} [get_bd_intf_ports hdmi_in_ddc]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
current_bd_design [get_bd_designs img_proc]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
current_bd_design [get_bd_designs img_proc_test]
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 10
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_pixclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 10
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 01:06:52 2019] Launched img_proc_test_dvi2rgb_0_0_synth_1, img_proc_test_clk_wiz_0_synth_1, img_proc_test_rgb2dvi_0_0_synth_1, img_proc_test_clk_wiz_1_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_dvi2rgb_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_dvi2rgb_0_0_synth_1/runme.log
img_proc_test_clk_wiz_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_0_synth_1/runme.log
img_proc_test_rgb2dvi_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_rgb2dvi_0_0_synth_1/runme.log
img_proc_test_clk_wiz_1_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_1_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 01:06:52 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7679.473 ; gain = 48.859 ; free physical = 20709 ; free virtual = 28066
connect_bd_net [get_bd_pins rgb2dvi_0/aRst] [get_bd_pins dvi2rgb_0/aRst]
regenerate_bd_layout
set_property location {3.5 848 324} [get_bd_cells rgb2dvi_0]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets reset_rtl_1] [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_ports sys_clock]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
delete_bd_objs [get_bd_ports reset_rtl_0]
set_property location {2 441 -141} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins dvi2rgb_0/RefClk]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 01:33:22 2019] Launched img_proc_test_proc_sys_reset_0_0_synth_1, img_proc_test_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_proc_sys_reset_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_proc_sys_reset_0_0_synth_1/runme.log
img_proc_test_processing_system7_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_processing_system7_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 01:33:22 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7963.336 ; gain = 0.000 ; free physical = 19783 ; free virtual = 27372
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0
endgroup
set_property location {0.5 -121 196} [get_bd_cells axi_dynclk_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dynclk_0/s00_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dynclk_0/s00_axi]
Slave segment </axi_dynclk_0/s00_axi/reg0> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rgb2dvi_0/PixelClk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rgb2dvi_0/PixelClk]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
endgroup
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins rgb2dvi_0/aRst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_intf_ports hdmi_in_ddc]
validate_bd_design
ERROR: [BD 41-1380] A connection to the interface 'DDC' of '/dvi2rgb_0' is required.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_port -dir I hdmi_tx_scl
connect_bd_net [get_bd_pins /dvi2rgb_0/SCL_I] [get_bd_ports hdmi_tx_scl]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/SCL_I is being overridden by the user. This pin will not be connected as a part of interface connection DDC
endgroup
startgroup
create_bd_port -dir I hdmi_tx_sda
connect_bd_net [get_bd_pins /dvi2rgb_0/SDA_I] [get_bd_ports hdmi_tx_sda]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/SDA_I is being overridden by the user. This pin will not be connected as a part of interface connection DDC
endgroup
startgroup
create_bd_port -dir O hdmi_rx_scl
connect_bd_net [get_bd_pins /dvi2rgb_0/SCL_O] [get_bd_ports hdmi_rx_scl]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/SCL_O is being overridden by the user. This pin will not be connected as a part of interface connection DDC
endgroup
startgroup
create_bd_port -dir O hdmi_rx_sda
connect_bd_net [get_bd_pins /dvi2rgb_0/SDA_O] [get_bd_ports hdmi_rx_sda]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/SDA_O is being overridden by the user. This pin will not be connected as a part of interface connection DDC
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
reset_run synth_1
reset_run img_proc_test_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_auto_pc_0/img_proc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 01:59:31 2019] Launched img_proc_test_rgb2dvi_0_0_synth_1, img_proc_test_axi_dynclk_0_0_synth_1, img_proc_test_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_rgb2dvi_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_rgb2dvi_0_0_synth_1/runme.log
img_proc_test_axi_dynclk_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_axi_dynclk_0_0_synth_1/runme.log
img_proc_test_auto_pc_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_auto_pc_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 01:59:31 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets hdmi_tx_scl_1] [get_bd_ports hdmi_tx_scl]
delete_bd_objs [get_bd_nets dvi2rgb_0_SCL_O] [get_bd_ports hdmi_rx_scl]
delete_bd_objs [get_bd_nets dvi2rgb_0_SDA_O] [get_bd_ports hdmi_rx_sda]
delete_bd_objs [get_bd_nets hdmi_tx_sda_1] [get_bd_ports hdmi_tx_sda]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 DDC
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/DDC] [get_bd_intf_ports DDC]
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dynclk_0/REF_CLK_I]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dynclk_0/REF_CLK_I

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dynclk_0/REF_CLK_I]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_dynclk_0/REF_CLK_I]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_5X_O]
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {true}] [get_bd_cells rgb2dvi_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
reset_run synth_1
reset_run img_proc_test_rgb2dvi_0_0_synth_1
reset_run img_proc_test_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_auto_pc_0/img_proc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_test_auto_pc_0, cache-ID = eb34c9bdf200534d; cache size = 18.598 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_test_rgb2dvi_0_0, cache-ID = c70cdaa9f7d2598d; cache size = 18.598 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 02:22:12 2019] Launched img_proc_test_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_processing_system7_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_processing_system7_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 02:22:12 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 8260.078 ; gain = 0.000 ; free physical = 19645 ; free virtual = 27285
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Nov  3 02:32:21 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 02:32:21 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_O] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells axi_dynclk_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk]
regenerate_bd_layout
set_property location {2.5 526 73} [get_bd_cells rgb2dvi_0]
set_property location {2.5 584 70} [get_bd_cells rgb2dvi_0]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/dvi2rgb_0/RefClk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/dvi2rgb_0/RefClk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvi2rgb_0/RefClk]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
regenerate_bd_layout
set_property location {3.5 673 81} [get_bd_cells rgb2dvi_0]
set_property location {0.5 10 216} [get_bd_cells clk_wiz]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_test_clk_wiz_0, cache-ID = 13cce5b0a234acbb; cache size = 19.304 MB.
[Sun Nov  3 02:45:43 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 02:45:43 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 02:55:49 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 02:55:49 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
regenerate_bd_layout
set_property location {3.5 769 104} [get_bd_cells rgb2dvi_0]
set_property location {0.5 23 260} [get_bd_cells clk_wiz]
set_property location {3.5 914 106} [get_bd_cells rgb2dvi_0]
set_property location {2.5 698 91} [get_bd_cells rgb2dvi_0]
set_property location {1017 39} [get_bd_intf_ports hdmi_out]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {4 757 -64} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells xlconstant_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:23:45
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 24 2019-18:51:27
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_A3EF86F04C355B73BDCA994B2DE98BDC' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_E01E40D3C86755889AC0A31CC1FC8293' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
set_property location {0.5 32 259} [get_bd_cells clk_wiz]
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells ila_0]
set_property location {1.5 141 263} [get_bd_cells clk_wiz]
set_property location {3 835 102} [get_bd_cells rgb2dvi_0]
set_property location {2 401 220} [get_bd_cells dvi2rgb_0]
set_property location {3.5 866 101} [get_bd_cells rgb2dvi_0]
regenerate_bd_layout
set_property location {3.5 717 83} [get_bd_cells rgb2dvi_0]
set_property location {2.5 462 182} [get_bd_cells dvi2rgb_0]
regenerate_bd_layout
set_property location {3.5 786 81} [get_bd_cells rgb2dvi_0]
set_property location {2.5 443 185} [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 hdmi_tx_hpd
connect_bd_net [get_bd_pins /xlconstant_0/dout] [get_bd_ports hdmi_tx_hpd]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 03:27:38 2019] Launched img_proc_test_clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_clk_wiz_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 03:27:38 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9776.277 ; gain = 0.000 ; free physical = 18000 ; free virtual = 25694
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 10216.492 ; gain = 0.000 ; free physical = 17454 ; free virtual = 25149
Restored from archive | CPU: 0.330000 secs | Memory: 8.379776 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 10216.492 ; gain = 0.000 ; free physical = 17454 ; free virtual = 25149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10216.492 ; gain = 0.000 ; free physical = 17455 ; free virtual = 25149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 10473.066 ; gain = 696.789 ; free physical = 17328 ; free virtual = 25026
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 10642.141 ; gain = 0.000 ; free physical = 17237 ; free virtual = 24941
INFO: [Common 17-344] 'reset_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 03:35:16 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 03:35:16 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_A3EF86F04C355B73BDCA994B2DE98BDC' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_E01E40D3C86755889AC0A31CC1FC8293' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}] -trigger_now
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:46:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:46:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:46:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:46:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:46:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:46:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CORE_REFRESH_RATE_MS 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:47:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:47:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CORE_REFRESH_RATE_MS 500 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:47:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:47:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CORE_REFRESH_RATE_MS 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:47:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:47:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:48:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:48:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:49:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:49:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:49:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:49:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 03:50:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 03:50:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
set_property location {2 271 -61} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_TRIGIN_EN {false} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
set_property location {1 304 358} [get_bd_cells ila_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_ports hdmi_tx_hpd] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /sys_clock(clk) and /ila_0/probe0(undef)
regenerate_bd_layout
set_property location {0.5 27 268} [get_bd_cells clk_wiz]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
disconnect_bd_net /clk_wiz_clk_out1 [get_bd_pins ila_0/clk]
delete_bd_objs [get_bd_nets sys_clock_1]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz/clk_in1]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins ila_0/clk]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins clk_wiz/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/clk_out1(clk) and /ila_0/probe0(undef)
regenerate_bd_layout
set_property location {0.5 31 249} [get_bd_cells clk_wiz]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_ila_0_0/img_proc_test_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 03:54:34 2019] Launched img_proc_test_ila_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_ila_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_ila_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 03:54:34 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 04:04:48 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:04:48 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property name hdmi_rx_hpd [get_bd_ports hdmi_tx_hpd]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 04:11:25 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:11:25 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:15:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:15:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:16:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:16:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:17:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:17:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:17:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:17:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:17:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:17:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:17:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:17:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
set_property location {3.5 616 82} [get_bd_cells rgb2dvi_0]
set_property location {0.5 -76 217} [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_ports hdmi_rx_hpd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "hdmi_in_hpd_led" -ip_intf "axi_gpio_0/GPIO" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE hdmi_in_hpd_led [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 hdmi_in_hpd_led
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_hpd_led /axi_gpio_0/GPIO
WARNING: [board_interface 100-100] The IP interface axi_gpio_0/GPIO has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "hdmi_in_hpd_led" -ip_intf "axi_gpio_0/GPIO" -diagram "img_proc_test" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_1
WARNING: [IP_Flow 19-2991] No XGUI Files found 
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_1/TMDS" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE hdmi_in [get_bd_cells -quiet /dvi2rgb_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in_0
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_0 /dvi2rgb_1/TMDS
apply_board_connection -board_interface "hdmi_in_ddc" -ip_intf "dvi2rgb_1/DDC" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc [get_bd_cells -quiet /dvi2rgb_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_ddc /dvi2rgb_1/DDC
endgroup
delete_bd_objs [get_bd_intf_nets dvi2rgb_1_DDC] [get_bd_intf_nets hdmi_in_0_1] [get_bd_cells dvi2rgb_1]
delete_bd_objs [get_bd_intf_ports hdmi_in_0]
delete_bd_objs [get_bd_intf_ports hdmi_in_ddc]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_intf_nets hdmi_in_1] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_nets dvi2rgb_0_PixelClk] [get_bd_intf_nets rgb2dvi_0_TMDS] [get_bd_nets clk_wiz_clk_out1] [get_bd_cells dvi2rgb_0] [get_bd_cells xlconstant_0] [get_bd_cells rgb2dvi_0] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_intf_ports hdmi_in]
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_intf_ports DDC]
delete_bd_objs [get_bd_intf_ports hdmi_out]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
WARNING: [IP_Flow 19-2991] No XGUI Files found 
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE hdmi_in [get_bd_cells -quiet /dvi2rgb_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in /dvi2rgb_0/TMDS
apply_board_connection -board_interface "hdmi_in_ddc" -ip_intf "dvi2rgb_0/DDC" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc [get_bd_cells -quiet /dvi2rgb_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_ddc /dvi2rgb_0/DDC
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
apply_board_connection -board_interface "hdmi_out" -ip_intf "rgb2dvi_0/TMDS" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE hdmi_out [get_bd_cells -quiet /rgb2dvi_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_out
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_out /rgb2dvi_0/TMDS
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "img_proc_test" 
INFO: [board_interface 100-100] current_bd_design img_proc_test
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
WARNING: [board_interface 100-100] The IP interface clk_wiz_0/clock_CLK_IN1 has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvi2rgb_0/RefClk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
endgroup
regenerate_bd_layout
set_property location {0.5 32 136} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins dvi2rgb_0/aRst]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl(rst) and /dvi2rgb_0/aRst(undef)
regenerate_bd_layout
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins rgb2dvi_0/aRst]
regenerate_bd_layout
set_property location {0.5 36 179} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins dvi2rgb_0/RefClk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk]
regenerate_bd_layout
set_property location {0.5 16 158} [get_bd_cells clk_wiz_0]
set_property location {3.5 681 166} [get_bd_cells rgb2dvi_0]
set_property location {2 262 107} [get_bd_cells dvi2rgb_0]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins rgb2dvi_0/RGB]
regenerate_bd_layout
set_property location {3.5 660 197} [get_bd_cells rgb2dvi_0]
set_property location {0.5 -88 149} [get_bd_cells clk_wiz_0]
set_property location {1.5 277 96} [get_bd_cells dvi2rgb_0]
set_property location {0.5 -189 147} [get_bd_cells clk_wiz_0]
set_property location {1.5 -38 157} [get_bd_cells clk_wiz_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {4 764 -59} [get_bd_cells xlconstant_0]
startgroup
create_bd_port -dir O -from 0 -to 0 hdmi_in_hpd
connect_bd_net [get_bd_pins /xlconstant_0/dout] [get_bd_ports hdmi_in_hpd]
endgroup
regenerate_bd_layout
set_property name async_reset [get_bd_ports reset_rtl]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 04:32:07 2019] Launched img_proc_test_dvi2rgb_0_1_synth_1, img_proc_test_clk_wiz_0_0_synth_1, img_proc_test_rgb2dvi_0_1_synth_1, synth_1...
Run output will be captured here:
img_proc_test_dvi2rgb_0_1_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_dvi2rgb_0_1_synth_1/runme.log
img_proc_test_clk_wiz_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_0_0_synth_1/runme.log
img_proc_test_rgb2dvi_0_1_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_rgb2dvi_0_1_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:32:07 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:33:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:33:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 04:33:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 04:33:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
close_design
set_property location {3.5 704 233} [get_bd_cells rgb2dvi_0]
regenerate_bd_layout
set_property location {3.5 680 232} [get_bd_cells rgb2dvi_0]
set_property location {820 231} [get_bd_intf_ports hdmi_out]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 04:40:44 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:40:44 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 04:44:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 04:44:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 04:44:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 04:44:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
reset_run synth_1
reset_run img_proc_test_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 04:48:26 2019] Launched img_proc_test_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_clk_wiz_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:48:26 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
endgroup
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
reset_run img_proc_test_dvi2rgb_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 04:56:13 2019] Launched img_proc_test_dvi2rgb_0_1_synth_1, synth_1...
Run output will be captured here:
img_proc_test_dvi2rgb_0_1_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_dvi2rgb_0_1_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 04:56:13 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:02:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:02:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:03:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 05:03:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
reset_run img_proc_test_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 05:09:37 2019] Launched img_proc_test_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_test_clk_wiz_0_0_synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/img_proc_test_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 05:09:37 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:13:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 05:13:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:13:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:13:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:14:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:14:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:15:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 05:15:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:15:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 05:15:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:17
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:15:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 05:15:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:20
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 05:15:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-2215] Slow clock or no clock connected for ILA [hw_ila_1].
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:15:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:15:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:16:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:16:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:16:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:16:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 05:16:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 05:16:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_ports hdmi_in_hpd]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 05:18:05 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 05:18:05 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {4 698 32} [get_bd_cells xlconstant_0]
startgroup
create_bd_port -dir O -from 0 -to 0 hdmi_in_hpd
connect_bd_net [get_bd_pins /xlconstant_0/dout] [get_bd_ports hdmi_in_hpd]
endgroup
regenerate_bd_layout
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd}
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ui/bd_f01b509f.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_test_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/img_proc_test.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/sim/img_proc_test.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hdl/img_proc_test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/hw_handoff/img_proc_test_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/synth/img_proc_test.hwdef
[Sun Nov  3 05:23:54 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 05:23:54 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16503 ; free virtual = 24636
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16338 ; free virtual = 24472
Restored from archive | CPU: 0.340000 secs | Memory: 8.299713 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16338 ; free virtual = 24472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16339 ; free virtual = 24472
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.dcp' for cell 'img_proc_test_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/img_proc_test_dvi2rgb_0_1.dcp' for cell 'img_proc_test_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/img_proc_test_rgb2dvi_0_1.dcp' for cell 'img_proc_test_i/rgb2dvi_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16430 ; free virtual = 24563
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx UUID: e01e40d3-c867-5588-9ac0-a31cc1fc8293 
INFO: [Chipscope 16-324] Core: img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx UUID: a3ef86f0-4c35-5b73-bdca-994b2de98bdc 
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0_board.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0_board.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vhdl/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vhdl/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16370 ; free virtual = 24504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16328 ; free virtual = 24462
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11420.520 ; gain = 0.000 ; free physical = 16318 ; free virtual = 24452
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11485.789 ; gain = 0.000 ; free physical = 16152 ; free virtual = 24285
Restored from archive | CPU: 0.380000 secs | Memory: 8.271286 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11485.789 ; gain = 0.000 ; free physical = 16152 ; free virtual = 24285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11485.789 ; gain = 0.000 ; free physical = 16152 ; free virtual = 24286
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
save_wave_config {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 05:33:06 2019...
