; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; REQUIRES: asserts
; RUN: opt < %s -passes="vplan-func-vec" -enable-vplan-func-vec-all-zero-bypass-loops -print-after-vplan-func-vec-all-zero-bypass -disable-output -S 2>&1 | FileCheck %s

; This test has two contiguous loops that share the same block-predicate.
; All-zero bypass should insert a single region for both loops and not overlap
; the regions since they share a common preheader/exit block.

declare i64 @llvm.vplan.laneid()

define dso_local void @foo(ptr nocapture readonly %a, ptr nocapture %b, ptr nocapture %c, i32 %x, i32 %y) local_unnamed_addr #0 {
;
;          (D) entry ------
;                |        |
;                |        |
;             for.pre     |
;            /            |
;           /             |
;   --> for.body          |
;   |___|  |              |
;          |              |
;       for2.pre          |
;          |              |
;          |              |
;   -> for.body2          |
;   |___|  |              |
;          |              |
;    for.body2.end        |
;          |              |
;          |              |
;         exit <-----------
;
; CHECK-LABEL:  VPlan after all-zero bypass for VPlan Function vectorization:
; CHECK-NEXT:  VPlan IR for: foo
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Div] i64 [[VP_LANE:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP_ADD3:%.*]] = add i32 [[Y0:%.*]] i32 [[X0:%.*]]
; CHECK-NEXT:     [DA: Div] ptr [[VP_PTRIDX:%.*]] = getelementptr inbounds i32, ptr [[A0:%.*]] i64 [[VP_LANE]]
; CHECK-NEXT:     [DA: Div] i32 [[VP0:%.*]] = load ptr [[VP_PTRIDX]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_CMP1:%.*]] = icmp sgt i32 [[VP0]] i32 7
; CHECK-NEXT:     [DA: Uni] br all.zero.bypass.begin9
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.begin9: # preds: [[BB0]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP_ALL_ZERO_CHECK:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP_ALL_ZERO_CHECK]], all.zero.bypass.end11, [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB1]]: # preds: all.zero.bypass.begin9
; CHECK-NEXT:       [DA: Div] i1 [[VP1:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB2]]: # preds: [[BB2]], [[BB1]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV:%.*]] = phi  [ i64 [[VP_INDVARS_IV_NEXT:%.*]], [[BB2]] ],  [ i64 0, [[BB1]] ]
; CHECK-NEXT:       [DA: Div] i1 [[VP2:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] ptr [[VP_PTRIDX5:%.*]] = getelementptr inbounds i32, ptr [[B0:%.*]] i64 [[VP_INDVARS_IV]]
; CHECK-NEXT:       [DA: Uni] store i32 [[VP_ADD3]] ptr [[VP_PTRIDX5]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV_NEXT]] = add i64 [[VP_INDVARS_IV]] i64 1
; CHECK-NEXT:       [DA: Uni] i1 [[VP_EXITCOND:%.*]] = icmp eq i64 [[VP_INDVARS_IV_NEXT]] i64 256
; CHECK-NEXT:       [DA: Uni] i1 [[VP3:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i1 [[VP4:%.*]] = or i1 [[VP3]] i1 [[VP_EXITCOND]]
; CHECK-NEXT:       [DA: Uni] br i1 [[VP4]], [[BB3:BB[0-9]+]], [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:       [DA: Div] i1 [[VP5:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i32 [[VP_DIV:%.*]] = sdiv i32 [[X0]] i32 [[Y0]]
; CHECK-NEXT:       [DA: Uni] br [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB4]]: # preds: [[BB3]], [[BB4]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV37:%.*]] = phi  [ i64 0, [[BB3]] ],  [ i64 [[VP_INDVARS_IV_NEXT38:%.*]], [[BB4]] ]
; CHECK-NEXT:       [DA: Div] i1 [[VP6:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] ptr [[VP_PTRIDX10:%.*]] = getelementptr inbounds i32, ptr [[C0:%.*]] i64 [[VP_INDVARS_IV37]]
; CHECK-NEXT:       [DA: Uni] store i32 [[VP_DIV]] ptr [[VP_PTRIDX10]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV_NEXT38]] = add i64 [[VP_INDVARS_IV37]] i64 1
; CHECK-NEXT:       [DA: Uni] i1 [[VP_EXITCOND39:%.*]] = icmp eq i64 [[VP_INDVARS_IV_NEXT38]] i64 256
; CHECK-NEXT:       [DA: Uni] i1 [[VP7:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i1 [[VP8:%.*]] = or i1 [[VP7]] i1 [[VP_EXITCOND39]]
; CHECK-NEXT:       [DA: Uni] br i1 [[VP8]], [[BB5:BB[0-9]+]], [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB5]]: # preds: [[BB4]]
; CHECK-NEXT:       [DA: Div] i1 [[VP9:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] br all.zero.bypass.end11
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.end11: # preds: [[BB5]], all.zero.bypass.begin9
; CHECK-NEXT:     [DA: Uni] br [[BB6:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]: # preds: all.zero.bypass.end11
; CHECK-NEXT:     [DA: Div] ret
; CHECK-NEXT:     [DA: Uni] br <External Block>
;
entry:
  %lane = call i64 @llvm.vplan.laneid()
  %add3 = add nsw i32 %y, %x
  %ptridx = getelementptr inbounds i32, ptr %a, i64 %lane
  %0 = load i32, ptr %ptridx, align 4
  %cmp1 = icmp sgt i32 %0, 7
  br i1 %cmp1, label %for.pre, label %exit

for.pre:
  br label %for.body

for2.pre:
  %div = sdiv i32 %x, %y
  br label %for.body2

for.body:
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.body ], [ 0, %for.pre ]
  %ptridx5 = getelementptr inbounds i32, ptr %b, i64 %indvars.iv
  store i32 %add3, ptr %ptridx5, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 256
  br i1 %exitcond, label %for2.pre, label %for.body

for.body2:
  %indvars.iv37 = phi i64 [ 0, %for2.pre ], [ %indvars.iv.next38, %for.body2 ]
  %ptridx10 = getelementptr inbounds i32, ptr %c, i64 %indvars.iv37
  store i32 %div, ptr %ptridx10, align 4
  %indvars.iv.next38 = add nuw nsw i64 %indvars.iv37, 1
  %exitcond39 = icmp eq i64 %indvars.iv.next38, 256
  br i1 %exitcond39, label %for.body2.end, label %for.body2

for.body2.end:
  br label %exit

exit:
  ret void
}
