// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_empty_n,
        srcYUV_read,
        ovrlayYUV_din,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        rampVal_3_flag_0,
        rampVal_3_new_0,
        rampVal_3_loc_0,
        rampVal_loc_0,
        hBarSel_4_loc_0,
        zonePlateVAddr_loc_0,
        hdata_flag_0,
        hdata_new_0,
        hdata_loc_0,
        outpix_0_2_0_0_0_load434,
        outpix_0_1_0_0_0_load428,
        outpix_0_0_0_0_0_load422,
        p_0_2_0_0_0124413,
        p_0_1_0_0_0122406,
        p_0_0_0_0_0120399,
        loopWidth,
        conv_i_i322,
        conv_i_i306,
        conv_i_i290,
        conv_i_i272_cast_cast,
        conv_i_i_cast_cast,
        conv_i4_i259,
        conv_i6_i288_cast_cast_cast_cast,
        conv_i6_i270,
        conv_i6_i263,
        rampStart_1,
        cmp6,
        p_read4,
        p_read5,
        cmp2_i256,
        zext_ln1040,
        y,
        cmp6_i,
        select_ln1100_1,
        cmp51_i,
        barWidth_cast,
        barWidth,
        shl_ln,
        p_read6,
        p_read7,
        cmp11_i349,
        p_read8,
        trunc_ln7,
        trunc_ln,
        colorFormatLocal,
        loopHeight,
        add_ln1489,
        cmp31_i,
        icmp_ln1630,
        icmp_ln1641,
        icmp_ln1641_1,
        icmp_ln1641_2,
        or_ln1641,
        icmp_ln1664,
        select_ln1666,
        p_read9,
        p_read10,
        p_read,
        p_read2,
        icmp_ln692,
        cmp42_not,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out,
        rampVal_3_loc_1_out_ap_vld,
        rampVal_loc_1_out,
        rampVal_loc_1_out_ap_vld,
        hBarSel_4_loc_1_out,
        hBarSel_4_loc_1_out_ap_vld,
        zonePlateVAddr_loc_1_out,
        zonePlateVAddr_loc_1_out_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out,
        hdata_loc_1_out_ap_vld,
        outpix_0_2_0_0_0_load436_out,
        outpix_0_2_0_0_0_load436_out_ap_vld,
        outpix_0_1_0_0_0_load430_out,
        outpix_0_1_0_0_0_load430_out_ap_vld,
        outpix_0_0_0_0_0_load424_out,
        outpix_0_0_0_0_0_load424_out_ap_vld,
        p_0_2_0_0_0124415_out,
        p_0_2_0_0_0124415_out_ap_vld,
        p_0_1_0_0_0122408_out,
        p_0_1_0_0_0122408_out_ap_vld,
        p_0_0_0_0_0120401_out,
        p_0_0_0_0_0120401_out_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] srcYUV_dout;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [47:0] ovrlayYUV_din;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [15:0] rampVal_3_new_0;
input  [15:0] rampVal_3_loc_0;
input  [15:0] rampVal_loc_0;
input  [7:0] hBarSel_4_loc_0;
input  [15:0] zonePlateVAddr_loc_0;
input  [0:0] hdata_flag_0;
input  [15:0] hdata_new_0;
input  [15:0] hdata_loc_0;
input  [9:0] outpix_0_2_0_0_0_load434;
input  [9:0] outpix_0_1_0_0_0_load428;
input  [9:0] outpix_0_0_0_0_0_load422;
input  [9:0] p_0_2_0_0_0124413;
input  [9:0] p_0_1_0_0_0122406;
input  [9:0] p_0_0_0_0_0120399;
input  [15:0] loopWidth;
input  [9:0] conv_i_i322;
input  [9:0] conv_i_i306;
input  [9:0] conv_i_i290;
input  [6:0] conv_i_i272_cast_cast;
input  [2:0] conv_i_i_cast_cast;
input  [9:0] conv_i4_i259;
input  [4:0] conv_i6_i288_cast_cast_cast_cast;
input  [9:0] conv_i6_i270;
input  [9:0] conv_i6_i263;
input  [9:0] rampStart_1;
input  [0:0] cmp6;
input  [7:0] p_read4;
input  [15:0] p_read5;
input  [0:0] cmp2_i256;
input  [9:0] zext_ln1040;
input  [15:0] y;
input  [0:0] cmp6_i;
input  [1:0] select_ln1100_1;
input  [0:0] cmp51_i;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [0:0] cmp11_i349;
input  [15:0] p_read8;
input  [13:0] trunc_ln7;
input  [13:0] trunc_ln;
input  [7:0] colorFormatLocal;
input  [15:0] loopHeight;
input  [9:0] add_ln1489;
input  [0:0] cmp31_i;
input  [0:0] icmp_ln1630;
input  [0:0] icmp_ln1641;
input  [0:0] icmp_ln1641_1;
input  [0:0] icmp_ln1641_2;
input  [0:0] or_ln1641;
input  [0:0] icmp_ln1664;
input  [2:0] select_ln1666;
input  [7:0] p_read9;
input  [7:0] p_read10;
input  [15:0] p_read;
input  [15:0] p_read2;
input  [0:0] icmp_ln692;
input  [0:0] cmp42_not;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
output  [15:0] rampVal_3_loc_1_out;
output   rampVal_3_loc_1_out_ap_vld;
output  [15:0] rampVal_loc_1_out;
output   rampVal_loc_1_out_ap_vld;
output  [7:0] hBarSel_4_loc_1_out;
output   hBarSel_4_loc_1_out_ap_vld;
output  [15:0] zonePlateVAddr_loc_1_out;
output   zonePlateVAddr_loc_1_out_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
output  [15:0] hdata_loc_1_out;
output   hdata_loc_1_out_ap_vld;
output  [9:0] outpix_0_2_0_0_0_load436_out;
output   outpix_0_2_0_0_0_load436_out_ap_vld;
output  [9:0] outpix_0_1_0_0_0_load430_out;
output   outpix_0_1_0_0_0_load430_out_ap_vld;
output  [9:0] outpix_0_0_0_0_0_load424_out;
output   outpix_0_0_0_0_0_load424_out_ap_vld;
output  [9:0] p_0_2_0_0_0124415_out;
output   p_0_2_0_0_0124415_out_ap_vld;
output  [9:0] p_0_1_0_0_0122408_out;
output   p_0_1_0_0_0122408_out_ap_vld;
output  [9:0] p_0_0_0_0_0120401_out;
output   p_0_0_0_0_0120401_out_ap_vld;
output  [9:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg ovrlayYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg rampVal_3_loc_1_out_ap_vld;
reg rampVal_loc_1_out_ap_vld;
reg hBarSel_4_loc_1_out_ap_vld;
reg zonePlateVAddr_loc_1_out_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg hdata_loc_1_out_ap_vld;
reg outpix_0_2_0_0_0_load436_out_ap_vld;
reg outpix_0_1_0_0_0_load430_out_ap_vld;
reg outpix_0_0_0_0_0_load424_out_ap_vld;
reg p_0_2_0_0_0124415_out_ap_vld;
reg p_0_1_0_0_0122408_out_ap_vld;
reg p_0_0_0_0_0120401_out_ap_vld;
reg[9:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg   [0:0] icmp_ln521_reg_3731;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter9_reg;
wire   [0:0] cmp6_read_reg_3619;
reg    ap_predicate_op297_read_state11;
reg    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter11_reg;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln521_fu_1745_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [9:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [9:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [9:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [9:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [9:0] whiYuv_q0;
wire   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [9:0] tpgBarSelYuv_y_q0;
wire   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [9:0] tpgBarSelYuv_v_q0;
wire   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [9:0] tpgBarSelYuv_u_q0;
reg   [10:0] xBar_V;
wire   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg   [15:0] rampVal_2;
reg    ovrlayYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp2_i256_read_read_fu_772_p2;
wire   [0:0] cmp2_i256_read_reg_3602;
wire   [7:0] p_read_9_read_fu_784_p2;
wire   [7:0] p_read_9_reg_3615;
wire   [0:0] cmp6_read_read_fu_790_p2;
wire   [15:0] select_ln1666_cast_fu_1613_p1;
reg   [15:0] select_ln1666_cast_reg_3671;
wire   [11:0] barWidth_cast_cast_fu_1617_p1;
reg   [11:0] barWidth_cast_cast_reg_3676;
wire   [15:0] zext_ln1040_cast_fu_1621_p1;
reg   [15:0] zext_ln1040_cast_reg_3681;
wire   [9:0] conv_i6_i288_cast_cast_cast_cast_cast_cast_fu_1629_p1;
reg   [9:0] conv_i6_i288_cast_cast_cast_cast_cast_cast_reg_3686;
wire  signed [9:0] conv_i_i_cast_cast_cast_fu_1633_p1;
reg  signed [9:0] conv_i_i_cast_cast_cast_reg_3692;
wire   [9:0] conv_i_i272_cast_cast_cast_fu_1637_p1;
reg   [9:0] conv_i_i272_cast_cast_cast_reg_3698;
reg   [15:0] x_2_reg_3704;
reg   [15:0] x_2_reg_3704_pp0_iter1_reg;
reg   [15:0] x_2_reg_3704_pp0_iter2_reg;
reg   [15:0] x_2_reg_3704_pp0_iter3_reg;
reg   [15:0] x_2_reg_3704_pp0_iter4_reg;
reg   [15:0] x_2_reg_3704_pp0_iter5_reg;
reg   [15:0] x_2_reg_3704_pp0_iter6_reg;
reg   [15:0] x_2_reg_3704_pp0_iter7_reg;
reg   [15:0] x_2_reg_3704_pp0_iter8_reg;
wire   [0:0] trunc_ln521_1_fu_1733_p1;
reg   [0:0] trunc_ln521_1_reg_3712;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter1_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter2_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter3_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter4_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter5_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter6_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter7_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter8_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter9_reg;
reg   [0:0] trunc_ln521_1_reg_3712_pp0_iter10_reg;
wire   [16:0] zext_ln1303_fu_1737_p1;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter1_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter2_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter3_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter4_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter5_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter6_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter7_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter8_reg;
reg   [0:0] icmp_ln521_reg_3731_pp0_iter10_reg;
wire   [0:0] icmp_ln1028_fu_1751_p2;
reg   [0:0] icmp_ln1028_reg_3735;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter1_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter2_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter3_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter4_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter5_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter6_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter7_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter8_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter9_reg;
reg   [0:0] icmp_ln1028_reg_3735_pp0_iter10_reg;
wire   [0:0] icmp_ln1635_fu_1763_p2;
reg   [0:0] icmp_ln1635_reg_3741;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter1_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter2_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter3_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter4_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter5_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter6_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter7_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter8_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter9_reg;
reg   [0:0] icmp_ln1635_reg_3741_pp0_iter10_reg;
wire   [0:0] icmp_ln1286_fu_1802_p2;
reg   [0:0] icmp_ln1286_reg_3762;
reg   [0:0] icmp_ln1286_reg_3762_pp0_iter1_reg;
reg   [0:0] icmp_ln1286_reg_3762_pp0_iter2_reg;
reg   [0:0] icmp_ln1286_reg_3762_pp0_iter3_reg;
reg   [0:0] icmp_ln1286_reg_3762_pp0_iter4_reg;
wire   [0:0] and_ln1293_fu_1808_p2;
reg   [0:0] and_ln1293_reg_3766;
reg   [0:0] and_ln1293_reg_3766_pp0_iter1_reg;
reg   [0:0] and_ln1293_reg_3766_pp0_iter2_reg;
reg   [0:0] and_ln1293_reg_3766_pp0_iter3_reg;
reg   [0:0] and_ln1293_reg_3766_pp0_iter4_reg;
wire   [0:0] icmp_ln1051_fu_1826_p2;
reg   [0:0] icmp_ln1051_reg_3770;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter1_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter2_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter3_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter4_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter5_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter6_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter7_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter8_reg;
reg   [0:0] icmp_ln1051_reg_3770_pp0_iter9_reg;
wire   [0:0] or_ln692_fu_1868_p2;
reg   [0:0] or_ln692_reg_3774;
reg   [0:0] or_ln692_reg_3774_pp0_iter1_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter2_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter3_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter4_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter5_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter6_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter7_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter8_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter9_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter10_reg;
reg   [0:0] or_ln692_reg_3774_pp0_iter11_reg;
wire   [9:0] r_fu_1919_p3;
reg   [9:0] r_reg_3781;
reg   [9:0] r_reg_3781_pp0_iter2_reg;
wire   [9:0] g_fu_1967_p3;
wire   [9:0] b_fu_2015_p3;
reg   [9:0] b_reg_3792;
reg   [9:0] b_reg_3792_pp0_iter2_reg;
reg   [9:0] b_reg_3792_pp0_iter3_reg;
reg   [9:0] b_reg_3792_pp0_iter4_reg;
reg   [9:0] b_reg_3792_pp0_iter5_reg;
reg   [9:0] b_reg_3792_pp0_iter6_reg;
reg   [9:0] b_reg_3792_pp0_iter7_reg;
reg   [9:0] b_reg_3792_pp0_iter8_reg;
reg   [9:0] b_reg_3792_pp0_iter9_reg;
reg   [9:0] b_reg_3792_pp0_iter10_reg;
wire   [16:0] zext_ln1258_fu_2023_p1;
reg   [16:0] zext_ln1258_reg_3800;
wire   [17:0] zext_ln1258_1_fu_2027_p1;
reg   [17:0] zext_ln1258_1_reg_3806;
wire   [0:0] icmp_ln1057_fu_2045_p2;
reg   [0:0] icmp_ln1057_reg_3813;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter2_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter3_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter4_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter5_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter6_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter7_reg;
reg   [0:0] icmp_ln1057_reg_3813_pp0_iter8_reg;
wire  signed [17:0] grp_fu_3268_p3;
wire  signed [17:0] grp_fu_3276_p3;
reg  signed [17:0] add_ln1260_reg_3832;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter5_reg;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter6_reg;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter7_reg;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter8_reg;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter9_reg;
reg  signed [17:0] add_ln1260_reg_3832_pp0_iter10_reg;
wire  signed [15:0] grp_reg_int_s_fu_2093_ap_return;
wire   [17:0] grp_fu_3284_p3;
reg   [17:0] add_ln1258_1_reg_3843;
reg   [17:0] add_ln1258_1_reg_3843_pp0_iter6_reg;
reg   [17:0] add_ln1258_1_reg_3843_pp0_iter7_reg;
reg   [17:0] add_ln1258_1_reg_3843_pp0_iter8_reg;
reg   [17:0] add_ln1258_1_reg_3843_pp0_iter9_reg;
reg   [17:0] add_ln1258_1_reg_3843_pp0_iter10_reg;
wire   [17:0] grp_fu_3291_p3;
reg  signed [17:0] add_ln1259_1_reg_3849;
reg  signed [17:0] add_ln1259_1_reg_3849_pp0_iter6_reg;
reg  signed [17:0] add_ln1259_1_reg_3849_pp0_iter7_reg;
reg  signed [17:0] add_ln1259_1_reg_3849_pp0_iter8_reg;
reg  signed [17:0] add_ln1259_1_reg_3849_pp0_iter9_reg;
reg  signed [17:0] add_ln1259_1_reg_3849_pp0_iter10_reg;
reg   [9:0] p_0_0_0_0_0120401_load_1_reg_3934;
reg   [9:0] p_0_1_0_0_0122408_load_1_reg_3940;
reg   [9:0] p_0_2_0_0_0124415_load_1_reg_3946;
wire   [9:0] select_ln314_3_fu_2437_p3;
wire   [9:0] select_ln1641_3_fu_2494_p3;
wire   [9:0] select_ln1641_5_fu_2508_p3;
wire   [9:0] select_ln1664_fu_2525_p3;
wire   [9:0] trunc_ln4_fu_2674_p3;
wire   [9:0] tmp_8_fu_2696_p3;
wire   [9:0] select_ln217_fu_2722_p3;
wire   [9:0] select_ln1488_fu_2767_p3;
wire   [9:0] select_ln315_1_fu_2773_p3;
wire   [9:0] b_1_fu_2913_p3;
wire   [9:0] select_ln314_fu_2931_p3;
wire   [9:0] select_ln1267_fu_2949_p3;
wire   [7:0] add_ln1315_fu_3030_p2;
reg   [7:0] add_ln1315_reg_4075;
wire   [9:0] select_ln1220_fu_3040_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_cast_fu_3048_p1;
wire  signed [9:0] val_assign_24_cast_fu_3052_p1;
wire  signed [9:0] tpgBarSelRgb_b_load_cast_fu_3056_p1;
wire   [9:0] empty_fu_3063_p1;
wire   [9:0] conv_i4_i252_fu_3067_p3;
wire   [9:0] select_ln314_1_fu_3081_p3;
wire   [9:0] select_ln315_fu_3087_p3;
wire    grp_tpgPatternDPColorSquare_fu_1489_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_1489_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_1489_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_1489_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_1489_ap_ce;
wire   [9:0] grp_tpgPatternDPColorSquare_fu_1489_ap_return_0;
wire   [9:0] grp_tpgPatternDPColorSquare_fu_1489_ap_return_1;
wire   [9:0] grp_tpgPatternDPColorSquare_fu_1489_ap_return_2;
reg    ap_predicate_op277_call_state10;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp277;
wire    grp_tpgPatternCheckerBoard_fu_1532_ap_start;
wire    grp_tpgPatternCheckerBoard_fu_1532_ap_done;
wire    grp_tpgPatternCheckerBoard_fu_1532_ap_idle;
wire    grp_tpgPatternCheckerBoard_fu_1532_ap_ready;
reg    grp_tpgPatternCheckerBoard_fu_1532_ap_ce;
wire   [9:0] grp_tpgPatternCheckerBoard_fu_1532_ap_return_0;
wire   [9:0] grp_tpgPatternCheckerBoard_fu_1532_ap_return_1;
wire   [9:0] grp_tpgPatternCheckerBoard_fu_1532_ap_return_2;
reg    ap_predicate_op278_call_state10;
reg    ap_block_pp0_stage0_11001_ignoreCallOp278;
wire    grp_tpgPatternCrossHatch_fu_1563_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1563_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1563_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1563_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1563_ap_ce;
wire   [9:0] grp_tpgPatternCrossHatch_fu_1563_ap_return_0;
wire   [9:0] grp_tpgPatternCrossHatch_fu_1563_ap_return_1;
wire   [9:0] grp_tpgPatternCrossHatch_fu_1563_ap_return_2;
reg    ap_predicate_op281_call_state10;
reg    ap_block_pp0_stage0_11001_ignoreCallOp281;
wire    grp_tpgPatternTartanColorBars_fu_1582_ap_start;
wire    grp_tpgPatternTartanColorBars_fu_1582_ap_done;
wire    grp_tpgPatternTartanColorBars_fu_1582_ap_idle;
wire    grp_tpgPatternTartanColorBars_fu_1582_ap_ready;
reg    grp_tpgPatternTartanColorBars_fu_1582_ap_ce;
wire   [9:0] grp_tpgPatternTartanColorBars_fu_1582_ap_return_0;
wire   [9:0] grp_tpgPatternTartanColorBars_fu_1582_ap_return_1;
wire   [9:0] grp_tpgPatternTartanColorBars_fu_1582_ap_return_2;
reg    ap_predicate_op282_call_state10;
reg    ap_block_pp0_stage0_11001_ignoreCallOp282;
wire   [15:0] grp_reg_int_s_fu_2093_d;
reg    grp_reg_int_s_fu_2093_ap_ce;
reg    ap_predicate_op227_call_state4;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp227;
reg   [9:0] ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_0_2_0_0_0_load433_reg_1263;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_0_2_0_0_0_load433_reg_1263;
wire   [9:0] select_ln315_2_fu_3138_p3;
reg   [9:0] ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_0_1_0_0_0_load427_reg_1324;
reg   [9:0] ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_0_0_0_0_0_load421_reg_1392;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_0_0_0_0_0_load421_reg_1392;
wire   [9:0] zext_ln312_fu_3134_p1;
reg   [9:0] ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4;
wire   [9:0] select_ln692_fu_3147_p3;
wire   [9:0] ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load_reg_1459;
reg   [9:0] ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4;
wire   [9:0] select_ln692_1_fu_3154_p3;
wire   [9:0] ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load_reg_1469;
reg   [9:0] ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4;
wire   [9:0] select_ln692_2_fu_3161_p3;
wire   [9:0] ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load_reg_1479;
reg    grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg;
reg    ap_predicate_op277_call_state10_state9;
reg    grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg;
reg    ap_predicate_op278_call_state10_state9;
reg    grp_tpgPatternCrossHatch_fu_1563_ap_start_reg;
reg    ap_predicate_op281_call_state10_state9;
reg    grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg;
reg    ap_predicate_op282_call_state10_state9;
wire   [63:0] zext_ln1237_fu_1769_p1;
wire   [63:0] zext_ln1241_fu_1780_p1;
wire   [63:0] zext_ln1245_fu_1791_p1;
wire   [63:0] zext_ln1311_fu_2185_p1;
wire   [63:0] zext_ln1216_fu_2289_p1;
wire   [63:0] zext_ln1184_fu_2310_p1;
wire   [63:0] zext_ln1163_fu_2326_p1;
wire   [63:0] zext_ln1142_fu_2342_p1;
wire   [63:0] zext_ln1121_fu_2358_p1;
wire   [63:0] zext_ln1100_fu_2374_p1;
wire   [10:0] sub_ln223_fu_2056_p2;
wire   [10:0] add_ln223_fu_2050_p2;
wire   [15:0] add_ln1299_fu_2131_p2;
wire   [27:0] ret_4_fu_2584_p3;
wire   [27:0] ret_5_fu_2620_p3;
wire   [27:0] ret_6_fu_2656_p3;
wire   [15:0] add_ln1666_fu_2533_p2;
reg   [15:0] phi_mul_fu_518;
wire   [15:0] add_ln526_fu_2154_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_522;
reg   [15:0] ap_sig_allocacmp_x_2;
wire   [15:0] x_3_fu_1757_p2;
reg   [15:0] zonePlateVAddr_loc_1_fu_526;
wire   [15:0] add_ln1297_fu_2119_p2;
reg   [15:0] rampVal_loc_1_fu_530;
wire   [15:0] zext_ln1057_fu_2392_p1;
reg   [15:0] hdata_loc_1_fu_534;
wire   [15:0] zext_ln649_fu_2786_p1;
reg   [15:0] hdata_new_1_fu_538;
reg   [0:0] hdata_flag_1_fu_542;
reg   [7:0] hBarSel_4_loc_1_fu_546;
wire   [7:0] zext_ln1213_fu_2221_p1;
wire   [7:0] empty_79_fu_2204_p1;
reg   [15:0] rampVal_3_loc_1_fu_550;
wire   [15:0] zext_ln545_fu_3100_p1;
reg   [15:0] rampVal_3_new_1_fu_554;
reg   [0:0] rampVal_3_flag_1_fu_558;
reg   [9:0] p_0_0_0_0_0120401_fu_562;
wire   [9:0] trunc_ln145_fu_2247_p1;
reg   [9:0] p_0_1_0_0_0122408_fu_566;
reg   [9:0] p_0_2_0_0_0124415_fu_570;
reg   [9:0] outpix_0_0_0_0_0_load424_fu_574;
reg   [9:0] outpix_0_1_0_0_0_load430_fu_578;
reg   [9:0] outpix_0_2_0_0_0_load436_fu_582;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] add_ln1057_fu_2386_p2;
wire  signed [6:0] conv_i6_i288_cast_cast_cast_cast_cast_fu_1625_p1;
wire   [7:0] trunc_ln521_fu_1729_p1;
wire   [10:0] trunc_ln521_2_fu_1741_p1;
wire   [10:0] add_ln1241_fu_1774_p2;
wire   [10:0] add_ln1245_fu_1785_p2;
wire   [15:0] or_ln1286_fu_1796_p2;
wire   [15:0] or_ln1051_fu_1820_p2;
wire   [0:0] icmp_ln692_1_fu_1832_p2;
wire   [0:0] xor_ln692_1_fu_1838_p2;
wire   [0:0] icmp_ln692_2_fu_1844_p2;
wire   [0:0] and_ln692_fu_1850_p2;
wire   [0:0] and_ln692_1_fu_1856_p2;
wire   [0:0] xor_ln692_fu_1862_p2;
wire   [7:0] trunc_ln1237_fu_1887_p1;
wire   [10:0] shl_ln1_fu_1879_p3;
wire   [9:0] trunc_ln1_fu_1891_p3;
wire   [10:0] add_ln1237_fu_1899_p2;
wire   [0:0] tmp_2_fu_1911_p3;
wire   [9:0] xor_ln1237_fu_1905_p2;
wire   [7:0] trunc_ln1241_fu_1935_p1;
wire   [10:0] shl_ln2_fu_1927_p3;
wire   [9:0] trunc_ln2_fu_1939_p3;
wire   [10:0] add_ln1241_1_fu_1947_p2;
wire   [0:0] tmp_3_fu_1959_p3;
wire   [9:0] xor_ln1241_fu_1953_p2;
wire   [7:0] trunc_ln1245_fu_1983_p1;
wire   [10:0] shl_ln3_fu_1975_p3;
wire   [9:0] trunc_ln3_fu_1987_p3;
wire   [10:0] add_ln1245_1_fu_1995_p2;
wire   [0:0] tmp_4_fu_2007_p3;
wire   [9:0] xor_ln1245_fu_2001_p2;
wire   [11:0] zext_ln1525_fu_2035_p1;
wire   [11:0] ret_fu_2039_p2;
wire   [16:0] shl_ln5_fu_2073_p3;
wire  signed [16:0] grp_fu_3250_p3;
wire   [16:0] grp_fu_3259_p3;
wire  signed [15:0] lshr_ln1_fu_2176_p1;
wire   [15:0] grp_fu_3298_p3;
wire   [10:0] lshr_ln1_fu_2176_p4;
wire   [2:0] trunc_ln521_6_fu_2211_p1;
wire   [2:0] add_ln1213_fu_2215_p2;
wire   [0:0] or_ln1184_fu_2299_p2;
wire   [1:0] select_ln1184_fu_2303_p3;
wire   [0:0] or_ln1163_fu_2315_p2;
wire   [1:0] select_ln1163_fu_2319_p3;
wire   [0:0] or_ln1142_fu_2331_p2;
wire   [1:0] select_ln1142_fu_2335_p3;
wire   [0:0] or_ln1121_fu_2347_p2;
wire   [1:0] select_ln1121_fu_2351_p3;
wire   [0:0] or_ln1100_fu_2363_p2;
wire   [1:0] select_ln1100_fu_2367_p3;
wire   [9:0] trunc_ln521_5_fu_2382_p1;
wire   [15:0] select_ln1631_fu_2448_p3;
wire   [15:0] select_ln1635_fu_2455_p3;
wire   [15:0] select_ln1630_fu_2462_p3;
wire   [9:0] trunc_ln314_fu_2469_p1;
wire   [9:0] select_ln1641_fu_2473_p3;
wire   [9:0] select_ln1641_1_fu_2480_p3;
wire   [9:0] select_ln1641_4_fu_2501_p3;
wire   [0:0] xor_ln1664_fu_2515_p2;
wire   [0:0] or_ln1664_fu_2520_p2;
wire   [9:0] select_ln1641_2_fu_2487_p3;
wire   [0:0] tmp_5_fu_2560_p3;
wire   [0:0] trunc_ln1529_fu_2556_p1;
wire   [0:0] xor_ln1528_fu_2578_p2;
wire   [26:0] lshr_ln_fu_2568_p4;
wire   [0:0] tmp_11_fu_2596_p3;
wire   [0:0] trunc_ln1529_1_fu_2592_p1;
wire   [0:0] xor_ln1528_1_fu_2614_p2;
wire   [26:0] lshr_ln1528_1_fu_2604_p4;
wire   [0:0] tmp_12_fu_2632_p3;
wire   [0:0] trunc_ln1529_2_fu_2628_p1;
wire   [0:0] xor_ln1528_2_fu_2650_p2;
wire   [26:0] lshr_ln1528_2_fu_2640_p4;
wire   [8:0] tmp_6_fu_2664_p4;
wire   [8:0] tmp_7_fu_2686_p4;
wire   [8:0] tmp_9_fu_2704_p4;
wire   [0:0] and_ln1820_fu_2682_p2;
wire   [9:0] tmp_s_fu_2714_p3;
wire   [9:0] trunc_ln521_4_fu_2763_p1;
wire   [9:0] add_ln1501_fu_2780_p2;
wire   [14:0] grp_fu_3306_p2;
wire   [18:0] zext_ln1258_6_fu_2808_p1;
wire   [18:0] zext_ln1258_4_fu_2805_p1;
wire   [17:0] zext_ln1258_7_fu_2811_p1;
wire   [16:0] shl_ln4_fu_2825_p3;
wire   [18:0] zext_ln1259_1_fu_2836_p1;
wire   [18:0] zext_ln1259_fu_2832_p1;
wire  signed [17:0] zext_ln1260_1_fu_2848_p0;
wire   [17:0] grp_fu_3314_p3;
wire  signed [17:0] add_ln1260_3_fu_2851_p0;
wire   [18:0] zext_ln1260_1_fu_2848_p1;
wire  signed [18:0] sext_ln1260_1_fu_2845_p1;
wire   [18:0] add_ln1258_2_fu_2814_p2;
wire   [18:0] add_ln1259_2_fu_2839_p2;
wire   [0:0] tmp_14_fu_2869_p3;
wire   [9:0] trunc_ln5_fu_2877_p4;
wire   [18:0] add_ln1260_2_fu_2855_p2;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1260_3_fu_2851_p2;
wire   [0:0] tmp_15_fu_2895_p3;
wire   [9:0] trunc_ln6_fu_2903_p4;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1258_3_fu_2820_p2;
wire   [0:0] tmp_13_fu_2861_p3;
wire   [9:0] trunc_ln314_1_fu_2921_p4;
wire   [0:0] xor_ln1267_fu_2939_p2;
wire   [0:0] or_ln1267_fu_2944_p2;
wire   [9:0] g_1_fu_2887_p3;
wire  signed [27:0] grp_fu_3324_p2;
wire   [26:0] trunc_ln1312_fu_2981_p1;
wire   [26:0] sub_ln1312_fu_2991_p2;
wire   [7:0] trunc_ln1312_1_fu_2997_p4;
wire   [0:0] tmp_16_fu_2984_p3;
wire   [7:0] sub_ln1312_1_fu_3007_p2;
wire   [7:0] trunc_ln1312_2_fu_3013_p4;
wire   [7:0] select_ln1312_fu_3022_p3;
wire   [0:0] and_ln1220_fu_3036_p2;
wire   [9:0] trunc_ln521_3_fu_3077_p1;
wire   [9:0] add_ln1040_fu_3094_p2;
wire   [41:0] tmp_1_fu_3168_p6;
wire   [15:0] grp_fu_3250_p0;
wire  signed [0:0] grp_fu_3250_p1;
wire   [15:0] grp_fu_3250_p2;
wire   [9:0] grp_fu_3259_p0;
wire   [6:0] grp_fu_3259_p1;
wire   [14:0] grp_fu_3259_p2;
wire   [9:0] grp_fu_3268_p0;
wire  signed [7:0] grp_fu_3268_p1;
wire   [9:0] grp_fu_3276_p0;
wire  signed [7:0] grp_fu_3276_p1;
wire   [16:0] grp_fu_3276_p2;
wire   [9:0] grp_fu_3284_p0;
wire   [7:0] grp_fu_3284_p1;
wire   [16:0] grp_fu_3284_p2;
wire   [9:0] grp_fu_3291_p0;
wire  signed [6:0] grp_fu_3291_p1;
wire   [15:0] grp_fu_3298_p2;
wire   [9:0] grp_fu_3306_p0;
wire   [4:0] grp_fu_3306_p1;
wire   [9:0] grp_fu_3314_p0;
wire  signed [5:0] grp_fu_3314_p1;
wire   [7:0] grp_fu_3324_p1;
reg    grp_fu_3250_ce;
reg    grp_fu_3259_ce;
reg    grp_fu_3268_ce;
reg    grp_fu_3276_ce;
reg    grp_fu_3284_ce;
reg    grp_fu_3291_ce;
reg    grp_fu_3298_ce;
reg    grp_fu_3306_ce;
reg    grp_fu_3314_ce;
reg    grp_fu_3324_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [16:0] grp_fu_3259_p00;
wire   [17:0] grp_fu_3276_p20;
wire   [17:0] grp_fu_3284_p20;
wire   [14:0] grp_fu_3306_p00;
wire   [15:0] grp_fu_3314_p00;
reg    ap_condition_3476;
reg    ap_condition_1420;
reg    ap_condition_1424;
reg    ap_condition_1428;
reg    ap_condition_1432;
reg    ap_condition_1436;
reg    ap_condition_1373;
reg    ap_condition_1405;
reg    ap_condition_1412;
reg    ap_condition_1717;
reg    ap_condition_1721;
reg    ap_condition_1725;
reg    ap_condition_1729;
reg    ap_condition_1733;
reg    ap_condition_1665;
reg    ap_condition_1735;
reg    ap_condition_1669;
reg    ap_condition_3526;
reg    ap_condition_3533;
reg    ap_condition_3537;
reg    ap_condition_3541;
reg    ap_condition_3545;
reg    ap_condition_3551;
reg    ap_condition_3556;
reg    ap_condition_3560;
reg    ap_condition_3563;
reg    ap_condition_3568;
reg    ap_condition_3572;
reg    ap_condition_3577;
reg    ap_condition_3583;
reg    ap_condition_3588;
reg    ap_condition_3594;
reg    ap_condition_3599;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 rampVal_2 = 16'd0;
#0 grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg = 1'b0;
#0 grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_1563_ap_start_reg = 1'b0;
#0 grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1 #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1 #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28 #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26 #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24 #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

system_v_tpg_0_1_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_1489_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_1489_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_1489_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_1489_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_1489_ap_ce),
    .y(y),
    .x(x_2_reg_3704_pp0_iter8_reg),
    .color(colorFormatLocal),
    .dpDynamicRange(p_read9),
    .dpYUVCoef(p_read10),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_1489_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_1489_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_1489_ap_return_2)
);

system_v_tpg_0_1_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_1532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoard_fu_1532_ap_start),
    .ap_done(grp_tpgPatternCheckerBoard_fu_1532_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoard_fu_1532_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoard_fu_1532_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoard_fu_1532_ap_ce),
    .y(y),
    .x(x_2_reg_3704_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCheckerBoard_fu_1532_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoard_fu_1532_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoard_fu_1532_ap_return_2)
);

system_v_tpg_0_1_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1563_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1563_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1563_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1563_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1563_ap_ce),
    .y(y),
    .x(x_2_reg_3704_pp0_iter8_reg),
    .width(loopWidth),
    .height(loopHeight),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1563_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1563_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_1563_ap_return_2)
);

system_v_tpg_0_1_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColorBars_fu_1582_ap_start),
    .ap_done(grp_tpgPatternTartanColorBars_fu_1582_ap_done),
    .ap_idle(grp_tpgPatternTartanColorBars_fu_1582_ap_idle),
    .ap_ready(grp_tpgPatternTartanColorBars_fu_1582_ap_ready),
    .ap_ce(grp_tpgPatternTartanColorBars_fu_1582_ap_ce),
    .y(y),
    .x(x_2_reg_3704_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternTartanColorBars_fu_1582_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColorBars_fu_1582_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColorBars_fu_1582_ap_return_2)
);

system_v_tpg_0_1_reg_int_s grp_reg_int_s_fu_2093(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2093_d),
    .ap_return(grp_reg_int_s_fu_2093_ap_return),
    .ap_ce(grp_reg_int_s_fu_2093_ap_ce)
);

system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3250_p0),
    .din1(grp_fu_3250_p1),
    .din2(grp_fu_3250_p2),
    .ce(grp_fu_3250_ce),
    .dout(grp_fu_3250_p3)
);

system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
mac_muladd_10ns_7ns_15ns_17_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3259_p0),
    .din1(grp_fu_3259_p1),
    .din2(grp_fu_3259_p2),
    .ce(grp_fu_3259_ce),
    .dout(grp_fu_3259_p3)
);

system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8s_18s_18_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3268_p0),
    .din1(grp_fu_3268_p1),
    .din2(18'd131200),
    .ce(grp_fu_3268_ce),
    .dout(grp_fu_3268_p3)
);

system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8s_17ns_18_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3276_p0),
    .din1(grp_fu_3276_p1),
    .din2(grp_fu_3276_p2),
    .ce(grp_fu_3276_ce),
    .dout(grp_fu_3276_p3)
);

system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8ns_17ns_18_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3284_p0),
    .din1(grp_fu_3284_p1),
    .din2(grp_fu_3284_p2),
    .ce(grp_fu_3284_ce),
    .dout(grp_fu_3284_p3)
);

system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_7s_18s_18_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3291_p0),
    .din1(grp_fu_3291_p1),
    .din2(grp_fu_3268_p3),
    .ce(grp_fu_3291_ce),
    .dout(grp_fu_3291_p3)
);

system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_reg_int_s_fu_2093_ap_return),
    .din1(p_read6),
    .din2(grp_fu_3298_p2),
    .ce(grp_fu_3298_ce),
    .dout(grp_fu_3298_p3)
);

system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
mul_mul_10ns_5ns_15_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3306_p0),
    .din1(grp_fu_3306_p1),
    .ce(grp_fu_3306_ce),
    .dout(grp_fu_3306_p2)
);

system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_6s_18s_18_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3314_p0),
    .din1(grp_fu_3314_p1),
    .din2(18'd131200),
    .ce(grp_fu_3314_ce),
    .dout(grp_fu_3314_p3)
);

system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_3324_p1),
    .ce(grp_fu_3324_ce),
    .dout(grp_fu_3324_p2)
);

system_v_tpg_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_op278_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCheckerBoard_fu_1532_ap_ready == 1'b1)) begin
            grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1563_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_op281_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCrossHatch_fu_1563_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1563_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_op277_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_1489_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_op282_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternTartanColorBars_fu_1582_ap_ready == 1'b1)) begin
            grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1412)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= tpgBarSelRgb_r_load_cast_fu_3048_p1;
        end else if ((1'b1 == ap_condition_1405)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= tpgBarSelYuv_y_q0;
        end else if (((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= empty_fu_3063_p1;
        end else if (((p_read_9_reg_3615 == 8'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= p_0_0_0_0_0120401_fu_562;
        end else if ((1'b1 == ap_condition_1373)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= select_ln314_fu_2931_p3;
        end else if (((p_read_9_reg_3615 == 8'd1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= select_ln314_1_fu_3081_p3;
        end else if ((1'b1 == ap_condition_1436)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i263;
        end else if ((1'b1 == ap_condition_1432)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i270;
        end else if ((1'b1 == ap_condition_1428)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i288_cast_cast_cast_cast_cast_cast_reg_3686;
        end else if ((1'b1 == ap_condition_1424)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= 10'd0;
        end else if ((1'b1 == ap_condition_1420)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= 10'd1023;
        end else if (((p_read4 == 8'd11) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= grp_tpgPatternTartanColorBars_fu_1582_ap_return_0;
        end else if (((p_read4 == 8'd12) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= grp_tpgPatternCrossHatch_fu_1563_ap_return_0;
        end else if (((p_read_9_reg_3615 == 8'd14) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= select_ln1488_fu_2767_p3;
        end else if (((p_read4 == 8'd15) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= grp_tpgPatternCheckerBoard_fu_1532_ap_return_0;
        end else if (((p_read_9_reg_3615 == 8'd16) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= trunc_ln4_fu_2674_p3;
        end else if (((p_read_9_reg_3615 == 8'd17) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= select_ln1641_5_fu_2508_p3;
        end else if (((p_read_9_reg_3615 == 8'd18) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= select_ln314_3_fu_2437_p3;
        end else if (((p_read4 == 8'd19) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= grp_tpgPatternDPColorSquare_fu_1489_ap_return_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter11_outpix_0_0_0_0_0_load421_reg_1392;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1412)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= val_assign_24_cast_fu_3052_p1;
        end else if ((1'b1 == ap_condition_1405)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln1220_fu_3040_p3;
        end else if (((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= conv_i4_i252_fu_3067_p3;
        end else if (((p_read_9_reg_3615 == 8'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= p_0_1_0_0_0122408_fu_566;
        end else if ((1'b1 == ap_condition_1373)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln1267_fu_2949_p3;
        end else if (((p_read_9_reg_3615 == 8'd1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln315_fu_3087_p3;
        end else if ((1'b1 == ap_condition_1436)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= redYuv_q0;
        end else if ((1'b1 == ap_condition_1432)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= grnYuv_q0;
        end else if ((1'b1 == ap_condition_1428)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= bluYuv_q0;
        end else if ((1'b1 == ap_condition_1424)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= blkYuv_q0;
        end else if ((1'b1 == ap_condition_1420)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= whiYuv_q0;
        end else if (((p_read4 == 8'd11) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= grp_tpgPatternTartanColorBars_fu_1582_ap_return_1;
        end else if (((p_read4 == 8'd12) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= grp_tpgPatternCrossHatch_fu_1563_ap_return_1;
        end else if (((p_read_9_reg_3615 == 8'd14) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln315_1_fu_2773_p3;
        end else if (((p_read4 == 8'd15) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= grp_tpgPatternCheckerBoard_fu_1532_ap_return_1;
        end else if (((p_read_9_reg_3615 == 8'd16) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln217_fu_2722_p3;
        end else if (((p_read_9_reg_3615 == 8'd17) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln1664_fu_2525_p3;
        end else if (((p_read_9_reg_3615 == 8'd18) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= select_ln314_3_fu_2437_p3;
        end else if (((p_read4 == 8'd19) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= grp_tpgPatternDPColorSquare_fu_1489_ap_return_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter11_outpix_0_1_0_0_0_load427_reg_1324;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1412)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= tpgBarSelRgb_b_load_cast_fu_3056_p1;
        end else if ((1'b1 == ap_condition_1405)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= tpgBarSelYuv_v_q0;
        end else if (((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i4_i252_fu_3067_p3;
        end else if (((p_read_9_reg_3615 == 8'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= p_0_2_0_0_0124415_fu_570;
        end else if ((1'b1 == ap_condition_1373)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= b_1_fu_2913_p3;
        end else if (((p_read_9_reg_3615 == 8'd1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= select_ln315_fu_3087_p3;
        end else if ((1'b1 == ap_condition_1436)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i_cast_cast_cast_reg_3692;
        end else if ((1'b1 == ap_condition_1432)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i272_cast_cast_cast_reg_3698;
        end else if ((1'b1 == ap_condition_1428)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i290;
        end else if ((1'b1 == ap_condition_1424)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i306;
        end else if ((1'b1 == ap_condition_1420)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i322;
        end else if (((p_read4 == 8'd11) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= grp_tpgPatternTartanColorBars_fu_1582_ap_return_2;
        end else if (((p_read4 == 8'd12) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= grp_tpgPatternCrossHatch_fu_1563_ap_return_2;
        end else if (((p_read_9_reg_3615 == 8'd14) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= select_ln315_1_fu_2773_p3;
        end else if (((p_read4 == 8'd15) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= grp_tpgPatternCheckerBoard_fu_1532_ap_return_2;
        end else if (((p_read_9_reg_3615 == 8'd16) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= tmp_8_fu_2696_p3;
        end else if (((p_read_9_reg_3615 == 8'd17) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= select_ln1641_3_fu_2494_p3;
        end else if (((p_read_9_reg_3615 == 8'd18) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= select_ln314_3_fu_2437_p3;
        end else if (((p_read4 == 8'd19) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= grp_tpgPatternDPColorSquare_fu_1489_ap_return_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter11_outpix_0_2_0_0_0_load433_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1665)) begin
        if ((1'b1 == ap_condition_1733)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= 10'd1023;
        end else if ((1'b1 == ap_condition_1729)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= 10'd0;
        end else if ((1'b1 == ap_condition_1725)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i288_cast_cast_cast_cast_cast_cast_fu_1629_p1;
        end else if ((1'b1 == ap_condition_1721)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i270;
        end else if ((1'b1 == ap_condition_1717)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= conv_i6_i263;
        end else if (((p_read_9_read_fu_784_p2 == 8'd3) & (icmp_ln521_fu_1745_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= rampStart_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter0_outpix_0_0_0_0_0_load421_reg_1392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((p_read_9_read_fu_784_p2 == 8'd8) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_read_9_read_fu_784_p2 == 8'd5) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324 <= 10'd1023;
    end else if ((((p_read_9_read_fu_784_p2 == 8'd7) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_read_9_read_fu_784_p2 == 8'd6) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_read_9_read_fu_784_p2 == 8'd4) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324 <= 10'd0;
    end else if (((p_read_9_read_fu_784_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324 <= conv_i4_i259;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter0_outpix_0_1_0_0_0_load427_reg_1324;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1665)) begin
        if ((1'b1 == ap_condition_1733)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i322;
        end else if ((1'b1 == ap_condition_1729)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i306;
        end else if ((1'b1 == ap_condition_1725)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i290;
        end else if ((1'b1 == ap_condition_1721)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i272_cast_cast_cast_fu_1637_p1;
        end else if ((1'b1 == ap_condition_1717)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i_i_cast_cast_cast_fu_1633_p1;
        end else if (((p_read_9_read_fu_784_p2 == 8'd3) & (icmp_ln521_fu_1745_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= conv_i4_i259;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter0_outpix_0_2_0_0_0_load433_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1669)) begin
        if ((1'b1 == ap_condition_1735)) begin
            ap_phi_reg_pp0_iter2_outpix_0_0_0_0_0_load421_reg_1392 <= r_fu_1919_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1669)) begin
        if ((1'b1 == ap_condition_1735)) begin
            ap_phi_reg_pp0_iter2_outpix_0_1_0_0_0_load427_reg_1324 <= g_fu_1967_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter1_outpix_0_1_0_0_0_load427_reg_1324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1669)) begin
        if ((1'b1 == ap_condition_1735)) begin
            ap_phi_reg_pp0_iter2_outpix_0_2_0_0_0_load433_reg_1263 <= b_fu_2015_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter1_outpix_0_2_0_0_0_load433_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hBarSel_4_loc_1_fu_546 <= hBarSel_4_loc_0;
        end else if ((1'b1 == ap_condition_3537)) begin
            hBarSel_4_loc_1_fu_546 <= empty_79_fu_2204_p1;
        end else if ((1'b1 == ap_condition_3533)) begin
            hBarSel_4_loc_1_fu_546 <= zext_ln1213_fu_2221_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_542 <= hdata_flag_0;
        end else if ((1'b1 == ap_condition_3541)) begin
            hdata_flag_1_fu_542 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_loc_1_fu_534 <= hdata_loc_0;
        end else if ((1'b1 == ap_condition_3541)) begin
            hdata_loc_1_fu_534 <= zext_ln649_fu_2786_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_new_1_fu_538 <= hdata_new_0;
        end else if ((1'b1 == ap_condition_3541)) begin
            hdata_new_1_fu_538 <= zext_ln649_fu_2786_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_0_0_0_0_0_load424_fu_574 <= outpix_0_0_0_0_0_load422;
        end else if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            outpix_0_0_0_0_0_load424_fu_574 <= ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_0_1_0_0_0_load430_fu_578 <= outpix_0_1_0_0_0_load428;
        end else if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            outpix_0_1_0_0_0_load430_fu_578 <= ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_0_2_0_0_0_load436_fu_582 <= outpix_0_2_0_0_0_load434;
        end else if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            outpix_0_2_0_0_0_load436_fu_582 <= ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_0120401_fu_562 <= p_0_0_0_0_0120399;
        end else if ((1'b1 == ap_condition_3545)) begin
            p_0_0_0_0_0120401_fu_562 <= trunc_ln145_fu_2247_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_0122408_fu_566 <= p_0_1_0_0_0122406;
        end else if ((1'b1 == ap_condition_3545)) begin
            p_0_1_0_0_0122408_fu_566 <= {{srcYUV_dout[25:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_0124415_fu_570 <= p_0_2_0_0_0124413;
        end else if ((1'b1 == ap_condition_3545)) begin
            p_0_2_0_0_0124415_fu_570 <= {{srcYUV_dout[41:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_518 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln521_reg_3731_pp0_iter5_reg == 1'd0))) begin
            phi_mul_fu_518 <= add_ln526_fu_2154_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_558 <= rampVal_3_flag_0;
        end else if ((1'b1 == ap_condition_3556)) begin
            rampVal_3_flag_1_fu_558 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_loc_1_fu_550 <= rampVal_3_loc_0;
        end else if ((1'b1 == ap_condition_3556)) begin
            rampVal_3_loc_1_fu_550 <= zext_ln545_fu_3100_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_new_1_fu_554 <= rampVal_3_new_0;
        end else if ((1'b1 == ap_condition_3556)) begin
            rampVal_3_new_1_fu_554 <= zext_ln545_fu_3100_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_loc_1_fu_530 <= rampVal_loc_0;
        end else if ((1'b1 == ap_condition_3563)) begin
            rampVal_loc_1_fu_530 <= zext_ln1040_cast_reg_3681;
        end else if ((1'b1 == ap_condition_3560)) begin
            rampVal_loc_1_fu_530 <= zext_ln1057_fu_2392_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3577)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_3572)) begin
            xBar_V <= add_ln223_fu_2050_p2;
        end else if ((1'b1 == ap_condition_3568)) begin
            xBar_V <= sub_ln223_fu_2056_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln521_fu_1745_p2 == 1'd0))) begin
            x_fu_522 <= x_3_fu_1757_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_522 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            zonePlateVAddr_loc_1_fu_526 <= zonePlateVAddr_loc_0;
        end else if ((1'b1 == ap_condition_3599)) begin
            zonePlateVAddr_loc_1_fu_526 <= shl_ln;
        end else if ((1'b1 == ap_condition_3594)) begin
            zonePlateVAddr_loc_1_fu_526 <= add_ln1297_fu_2119_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3583)) begin
            zonePlateVDelta <= p_read7;
        end else if ((1'b1 == ap_condition_3588)) begin
            zonePlateVDelta <= add_ln1299_fu_2131_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd13) & (cmp2_i256 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter4_reg == 1'd0))) begin
        add_ln1258_1_reg_3843 <= grp_fu_3284_p3;
        add_ln1259_1_reg_3849 <= grp_fu_3291_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1258_1_reg_3843_pp0_iter10_reg <= add_ln1258_1_reg_3843_pp0_iter9_reg;
        add_ln1258_1_reg_3843_pp0_iter6_reg <= add_ln1258_1_reg_3843;
        add_ln1258_1_reg_3843_pp0_iter7_reg <= add_ln1258_1_reg_3843_pp0_iter6_reg;
        add_ln1258_1_reg_3843_pp0_iter8_reg <= add_ln1258_1_reg_3843_pp0_iter7_reg;
        add_ln1258_1_reg_3843_pp0_iter9_reg <= add_ln1258_1_reg_3843_pp0_iter8_reg;
        add_ln1259_1_reg_3849_pp0_iter10_reg <= add_ln1259_1_reg_3849_pp0_iter9_reg;
        add_ln1259_1_reg_3849_pp0_iter6_reg <= add_ln1259_1_reg_3849;
        add_ln1259_1_reg_3849_pp0_iter7_reg <= add_ln1259_1_reg_3849_pp0_iter6_reg;
        add_ln1259_1_reg_3849_pp0_iter8_reg <= add_ln1259_1_reg_3849_pp0_iter7_reg;
        add_ln1259_1_reg_3849_pp0_iter9_reg <= add_ln1259_1_reg_3849_pp0_iter8_reg;
        add_ln1260_reg_3832_pp0_iter10_reg <= add_ln1260_reg_3832_pp0_iter9_reg;
        add_ln1260_reg_3832_pp0_iter5_reg <= add_ln1260_reg_3832;
        add_ln1260_reg_3832_pp0_iter6_reg <= add_ln1260_reg_3832_pp0_iter5_reg;
        add_ln1260_reg_3832_pp0_iter7_reg <= add_ln1260_reg_3832_pp0_iter6_reg;
        add_ln1260_reg_3832_pp0_iter8_reg <= add_ln1260_reg_3832_pp0_iter7_reg;
        add_ln1260_reg_3832_pp0_iter9_reg <= add_ln1260_reg_3832_pp0_iter8_reg;
        and_ln1293_reg_3766_pp0_iter2_reg <= and_ln1293_reg_3766_pp0_iter1_reg;
        and_ln1293_reg_3766_pp0_iter3_reg <= and_ln1293_reg_3766_pp0_iter2_reg;
        and_ln1293_reg_3766_pp0_iter4_reg <= and_ln1293_reg_3766_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_3792_pp0_iter10_reg <= b_reg_3792_pp0_iter9_reg;
        b_reg_3792_pp0_iter2_reg <= b_reg_3792;
        b_reg_3792_pp0_iter3_reg <= b_reg_3792_pp0_iter2_reg;
        b_reg_3792_pp0_iter4_reg <= b_reg_3792_pp0_iter3_reg;
        b_reg_3792_pp0_iter5_reg <= b_reg_3792_pp0_iter4_reg;
        b_reg_3792_pp0_iter6_reg <= b_reg_3792_pp0_iter5_reg;
        b_reg_3792_pp0_iter7_reg <= b_reg_3792_pp0_iter6_reg;
        b_reg_3792_pp0_iter8_reg <= b_reg_3792_pp0_iter7_reg;
        b_reg_3792_pp0_iter9_reg <= b_reg_3792_pp0_iter8_reg;
        icmp_ln1028_reg_3735_pp0_iter10_reg <= icmp_ln1028_reg_3735_pp0_iter9_reg;
        icmp_ln1028_reg_3735_pp0_iter2_reg <= icmp_ln1028_reg_3735_pp0_iter1_reg;
        icmp_ln1028_reg_3735_pp0_iter3_reg <= icmp_ln1028_reg_3735_pp0_iter2_reg;
        icmp_ln1028_reg_3735_pp0_iter4_reg <= icmp_ln1028_reg_3735_pp0_iter3_reg;
        icmp_ln1028_reg_3735_pp0_iter5_reg <= icmp_ln1028_reg_3735_pp0_iter4_reg;
        icmp_ln1028_reg_3735_pp0_iter6_reg <= icmp_ln1028_reg_3735_pp0_iter5_reg;
        icmp_ln1028_reg_3735_pp0_iter7_reg <= icmp_ln1028_reg_3735_pp0_iter6_reg;
        icmp_ln1028_reg_3735_pp0_iter8_reg <= icmp_ln1028_reg_3735_pp0_iter7_reg;
        icmp_ln1028_reg_3735_pp0_iter9_reg <= icmp_ln1028_reg_3735_pp0_iter8_reg;
        icmp_ln1051_reg_3770_pp0_iter2_reg <= icmp_ln1051_reg_3770_pp0_iter1_reg;
        icmp_ln1051_reg_3770_pp0_iter3_reg <= icmp_ln1051_reg_3770_pp0_iter2_reg;
        icmp_ln1051_reg_3770_pp0_iter4_reg <= icmp_ln1051_reg_3770_pp0_iter3_reg;
        icmp_ln1051_reg_3770_pp0_iter5_reg <= icmp_ln1051_reg_3770_pp0_iter4_reg;
        icmp_ln1051_reg_3770_pp0_iter6_reg <= icmp_ln1051_reg_3770_pp0_iter5_reg;
        icmp_ln1051_reg_3770_pp0_iter7_reg <= icmp_ln1051_reg_3770_pp0_iter6_reg;
        icmp_ln1051_reg_3770_pp0_iter8_reg <= icmp_ln1051_reg_3770_pp0_iter7_reg;
        icmp_ln1051_reg_3770_pp0_iter9_reg <= icmp_ln1051_reg_3770_pp0_iter8_reg;
        icmp_ln1057_reg_3813_pp0_iter2_reg <= icmp_ln1057_reg_3813;
        icmp_ln1057_reg_3813_pp0_iter3_reg <= icmp_ln1057_reg_3813_pp0_iter2_reg;
        icmp_ln1057_reg_3813_pp0_iter4_reg <= icmp_ln1057_reg_3813_pp0_iter3_reg;
        icmp_ln1057_reg_3813_pp0_iter5_reg <= icmp_ln1057_reg_3813_pp0_iter4_reg;
        icmp_ln1057_reg_3813_pp0_iter6_reg <= icmp_ln1057_reg_3813_pp0_iter5_reg;
        icmp_ln1057_reg_3813_pp0_iter7_reg <= icmp_ln1057_reg_3813_pp0_iter6_reg;
        icmp_ln1057_reg_3813_pp0_iter8_reg <= icmp_ln1057_reg_3813_pp0_iter7_reg;
        icmp_ln1286_reg_3762_pp0_iter2_reg <= icmp_ln1286_reg_3762_pp0_iter1_reg;
        icmp_ln1286_reg_3762_pp0_iter3_reg <= icmp_ln1286_reg_3762_pp0_iter2_reg;
        icmp_ln1286_reg_3762_pp0_iter4_reg <= icmp_ln1286_reg_3762_pp0_iter3_reg;
        icmp_ln1635_reg_3741_pp0_iter10_reg <= icmp_ln1635_reg_3741_pp0_iter9_reg;
        icmp_ln1635_reg_3741_pp0_iter2_reg <= icmp_ln1635_reg_3741_pp0_iter1_reg;
        icmp_ln1635_reg_3741_pp0_iter3_reg <= icmp_ln1635_reg_3741_pp0_iter2_reg;
        icmp_ln1635_reg_3741_pp0_iter4_reg <= icmp_ln1635_reg_3741_pp0_iter3_reg;
        icmp_ln1635_reg_3741_pp0_iter5_reg <= icmp_ln1635_reg_3741_pp0_iter4_reg;
        icmp_ln1635_reg_3741_pp0_iter6_reg <= icmp_ln1635_reg_3741_pp0_iter5_reg;
        icmp_ln1635_reg_3741_pp0_iter7_reg <= icmp_ln1635_reg_3741_pp0_iter6_reg;
        icmp_ln1635_reg_3741_pp0_iter8_reg <= icmp_ln1635_reg_3741_pp0_iter7_reg;
        icmp_ln1635_reg_3741_pp0_iter9_reg <= icmp_ln1635_reg_3741_pp0_iter8_reg;
        icmp_ln521_reg_3731_pp0_iter10_reg <= icmp_ln521_reg_3731_pp0_iter9_reg;
        icmp_ln521_reg_3731_pp0_iter11_reg <= icmp_ln521_reg_3731_pp0_iter10_reg;
        icmp_ln521_reg_3731_pp0_iter2_reg <= icmp_ln521_reg_3731_pp0_iter1_reg;
        icmp_ln521_reg_3731_pp0_iter3_reg <= icmp_ln521_reg_3731_pp0_iter2_reg;
        icmp_ln521_reg_3731_pp0_iter4_reg <= icmp_ln521_reg_3731_pp0_iter3_reg;
        icmp_ln521_reg_3731_pp0_iter5_reg <= icmp_ln521_reg_3731_pp0_iter4_reg;
        icmp_ln521_reg_3731_pp0_iter6_reg <= icmp_ln521_reg_3731_pp0_iter5_reg;
        icmp_ln521_reg_3731_pp0_iter7_reg <= icmp_ln521_reg_3731_pp0_iter6_reg;
        icmp_ln521_reg_3731_pp0_iter8_reg <= icmp_ln521_reg_3731_pp0_iter7_reg;
        icmp_ln521_reg_3731_pp0_iter9_reg <= icmp_ln521_reg_3731_pp0_iter8_reg;
        or_ln692_reg_3774_pp0_iter10_reg <= or_ln692_reg_3774_pp0_iter9_reg;
        or_ln692_reg_3774_pp0_iter11_reg <= or_ln692_reg_3774_pp0_iter10_reg;
        or_ln692_reg_3774_pp0_iter2_reg <= or_ln692_reg_3774_pp0_iter1_reg;
        or_ln692_reg_3774_pp0_iter3_reg <= or_ln692_reg_3774_pp0_iter2_reg;
        or_ln692_reg_3774_pp0_iter4_reg <= or_ln692_reg_3774_pp0_iter3_reg;
        or_ln692_reg_3774_pp0_iter5_reg <= or_ln692_reg_3774_pp0_iter4_reg;
        or_ln692_reg_3774_pp0_iter6_reg <= or_ln692_reg_3774_pp0_iter5_reg;
        or_ln692_reg_3774_pp0_iter7_reg <= or_ln692_reg_3774_pp0_iter6_reg;
        or_ln692_reg_3774_pp0_iter8_reg <= or_ln692_reg_3774_pp0_iter7_reg;
        or_ln692_reg_3774_pp0_iter9_reg <= or_ln692_reg_3774_pp0_iter8_reg;
        r_reg_3781_pp0_iter2_reg <= r_reg_3781;
        trunc_ln521_1_reg_3712_pp0_iter10_reg <= trunc_ln521_1_reg_3712_pp0_iter9_reg;
        trunc_ln521_1_reg_3712_pp0_iter2_reg <= trunc_ln521_1_reg_3712_pp0_iter1_reg;
        trunc_ln521_1_reg_3712_pp0_iter3_reg <= trunc_ln521_1_reg_3712_pp0_iter2_reg;
        trunc_ln521_1_reg_3712_pp0_iter4_reg <= trunc_ln521_1_reg_3712_pp0_iter3_reg;
        trunc_ln521_1_reg_3712_pp0_iter5_reg <= trunc_ln521_1_reg_3712_pp0_iter4_reg;
        trunc_ln521_1_reg_3712_pp0_iter6_reg <= trunc_ln521_1_reg_3712_pp0_iter5_reg;
        trunc_ln521_1_reg_3712_pp0_iter7_reg <= trunc_ln521_1_reg_3712_pp0_iter6_reg;
        trunc_ln521_1_reg_3712_pp0_iter8_reg <= trunc_ln521_1_reg_3712_pp0_iter7_reg;
        trunc_ln521_1_reg_3712_pp0_iter9_reg <= trunc_ln521_1_reg_3712_pp0_iter8_reg;
        x_2_reg_3704_pp0_iter2_reg <= x_2_reg_3704_pp0_iter1_reg;
        x_2_reg_3704_pp0_iter3_reg <= x_2_reg_3704_pp0_iter2_reg;
        x_2_reg_3704_pp0_iter4_reg <= x_2_reg_3704_pp0_iter3_reg;
        x_2_reg_3704_pp0_iter5_reg <= x_2_reg_3704_pp0_iter4_reg;
        x_2_reg_3704_pp0_iter6_reg <= x_2_reg_3704_pp0_iter5_reg;
        x_2_reg_3704_pp0_iter7_reg <= x_2_reg_3704_pp0_iter6_reg;
        x_2_reg_3704_pp0_iter8_reg <= x_2_reg_3704_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd13) & (cmp2_i256 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter3_reg == 1'd0))) begin
        add_ln1260_reg_3832 <= grp_fu_3276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
        add_ln1315_reg_4075 <= add_ln1315_fu_3030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (icmp_ln1286_fu_1802_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1293_reg_3766 <= and_ln1293_fu_1808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1293_reg_3766_pp0_iter1_reg <= and_ln1293_reg_3766;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_cast_cast_reg_3676[10 : 0] <= barWidth_cast_cast_fu_1617_p1[10 : 0];
        conv_i6_i288_cast_cast_cast_cast_cast_cast_reg_3686[6 : 0] <= conv_i6_i288_cast_cast_cast_cast_cast_cast_fu_1629_p1[6 : 0];
        conv_i_i272_cast_cast_cast_reg_3698[6 : 0] <= conv_i_i272_cast_cast_cast_fu_1637_p1[6 : 0];
        conv_i_i_cast_cast_cast_reg_3692 <= conv_i_i_cast_cast_cast_fu_1633_p1;
        icmp_ln1028_reg_3735 <= icmp_ln1028_fu_1751_p2;
        icmp_ln1028_reg_3735_pp0_iter1_reg <= icmp_ln1028_reg_3735;
        icmp_ln1051_reg_3770_pp0_iter1_reg <= icmp_ln1051_reg_3770;
        icmp_ln1286_reg_3762_pp0_iter1_reg <= icmp_ln1286_reg_3762;
        icmp_ln1635_reg_3741_pp0_iter1_reg <= icmp_ln1635_reg_3741;
        icmp_ln521_reg_3731 <= icmp_ln521_fu_1745_p2;
        icmp_ln521_reg_3731_pp0_iter1_reg <= icmp_ln521_reg_3731;
        or_ln692_reg_3774_pp0_iter1_reg <= or_ln692_reg_3774;
        select_ln1666_cast_reg_3671[2 : 0] <= select_ln1666_cast_fu_1613_p1[2 : 0];
        trunc_ln521_1_reg_3712 <= trunc_ln521_1_fu_1733_p1;
        trunc_ln521_1_reg_3712_pp0_iter1_reg <= trunc_ln521_1_reg_3712;
        x_2_reg_3704 <= ap_sig_allocacmp_x_2;
        x_2_reg_3704_pp0_iter1_reg <= x_2_reg_3704;
        zext_ln1040_cast_reg_3681[9 : 0] <= zext_ln1040_cast_fu_1621_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter9_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter10_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter9_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter10_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter9_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter10_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter11_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter10_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter11_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter10_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter2_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter3_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter2_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter3_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter2_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter3_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter4_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter3_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter4_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter3_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter4_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter5_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter4_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter5_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter4_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter5_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter6_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter5_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter6_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter5_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter6_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter7_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter6_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter7_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter6_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter7_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter8_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter7_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter8_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter7_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_0_0_0_0_0_load421_reg_1392 <= ap_phi_reg_pp0_iter8_outpix_0_0_0_0_0_load421_reg_1392;
        ap_phi_reg_pp0_iter9_outpix_0_1_0_0_0_load427_reg_1324 <= ap_phi_reg_pp0_iter8_outpix_0_1_0_0_0_load427_reg_1324;
        ap_phi_reg_pp0_iter9_outpix_0_2_0_0_0_load433_reg_1263 <= ap_phi_reg_pp0_iter8_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_9_reg_3615 == 8'd16) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
        bSerie_V <= ret_6_fu_2656_p3;
        gSerie_V <= ret_5_fu_2620_p3;
        rSerie_V <= ret_4_fu_2584_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd13) & (icmp_ln521_reg_3731 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_reg_3792 <= b_fu_2015_p3;
        r_reg_3781 <= r_fu_1919_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_9_read_fu_784_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1051_reg_3770 <= icmp_ln1051_fu_1826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_9_reg_3615 == 8'd9) & (icmp_ln521_reg_3731 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1028_reg_3735 == 1'd0))) begin
        icmp_ln1057_reg_3813 <= icmp_ln1057_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1286_reg_3762 <= icmp_ln1286_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_9_read_fu_784_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1635_reg_3741 <= icmp_ln1635_fu_1763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp6_read_read_fu_790_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln692_reg_3774 <= or_ln692_fu_1868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
        p_0_0_0_0_0120401_load_1_reg_3934 <= p_0_0_0_0_0120401_fu_562;
        p_0_1_0_0_0122408_load_1_reg_3940 <= p_0_1_0_0_0122408_fu_566;
        p_0_2_0_0_0124415_load_1_reg_3946 <= p_0_2_0_0_0124415_fu_570;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_9_reg_3615 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0))) begin
        rampVal_2 <= add_ln1666_fu_2533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_read4 == 8'd13) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln1258_1_reg_3806[9 : 0] <= zext_ln1258_1_fu_2027_p1[9 : 0];
        zext_ln1258_reg_3800[9 : 0] <= zext_ln1258_fu_2023_p1[9 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln521_fu_1745_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((p_read4 == 8'd10)) begin
            ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56 = zext_ln312_fu_3134_p1;
        end else if ((1'b1 == ap_condition_3476)) begin
            ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56 = outpix_0_0_0_0_0_load424_fu_574;
        end else begin
            ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56 = ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392;
        end
    end else begin
        ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56 = ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_1392;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((cmp6_read_reg_3619 == 1'd0)) begin
            ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4 = ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4 = select_ln692_2_fu_3161_p3;
        end else begin
            ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4 = ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load_reg_1479;
        end
    end else begin
        ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4 = ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load_reg_1479;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((p_read4 == 8'd10)) begin
            ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56 = select_ln315_2_fu_3138_p3;
        end else if ((1'b1 == ap_condition_3476)) begin
            ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56 = outpix_0_1_0_0_0_load430_fu_578;
        end else begin
            ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56 = ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324;
        end
    end else begin
        ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56 = ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load427_reg_1324;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((cmp6_read_reg_3619 == 1'd0)) begin
            ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4 = ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4 = select_ln692_1_fu_3154_p3;
        end else begin
            ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4 = ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load_reg_1469;
        end
    end else begin
        ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4 = ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load_reg_1469;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((p_read4 == 8'd10)) begin
            ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56 = select_ln315_2_fu_3138_p3;
        end else if ((1'b1 == ap_condition_3476)) begin
            ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56 = outpix_0_2_0_0_0_load436_fu_582;
        end else begin
            ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56 = ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263;
        end
    end else begin
        ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56 = ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load433_reg_1263;
    end
end

always @ (*) begin
    if ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0)) begin
        if ((cmp6_read_reg_3619 == 1'd0)) begin
            ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4 = ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4 = select_ln692_fu_3147_p3;
        end else begin
            ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4 = ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load_reg_1459;
        end
    end else begin
        ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4 = ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load_reg_1459;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_2 = x_fu_522;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3250_ce = 1'b1;
    end else begin
        grp_fu_3250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3259_ce = 1'b1;
    end else begin
        grp_fu_3259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3268_ce = 1'b1;
    end else begin
        grp_fu_3268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3276_ce = 1'b1;
    end else begin
        grp_fu_3276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3284_ce = 1'b1;
    end else begin
        grp_fu_3284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3291_ce = 1'b1;
    end else begin
        grp_fu_3291_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3298_ce = 1'b1;
    end else begin
        grp_fu_3298_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3306_ce = 1'b1;
    end else begin
        grp_fu_3306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3314_ce = 1'b1;
    end else begin
        grp_fu_3314_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3324_ce = 1'b1;
    end else begin
        grp_fu_3324_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp227))) begin
        grp_reg_int_s_fu_2093_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2093_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp278))) begin
        grp_tpgPatternCheckerBoard_fu_1532_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoard_fu_1532_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp281))) begin
        grp_tpgPatternCrossHatch_fu_1563_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1563_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp277))) begin
        grp_tpgPatternDPColorSquare_fu_1489_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_1489_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp282))) begin
        grp_tpgPatternTartanColorBars_fu_1582_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColorBars_fu_1582_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3526)) begin
        if ((icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd1)) begin
            hBarSel_2 = empty_79_fu_2204_p1;
        end else if (((icmp_ln1057_reg_3813_pp0_iter8_reg == 1'd0) & (icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1213_fu_2221_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((p_read_9_reg_3615 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd1) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0)) | ((p_read_9_reg_3615 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1057_reg_3813_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd0) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hBarSel_4_loc_1_out_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_0_0_0_0_load424_out_ap_vld = 1'b1;
    end else begin
        outpix_0_0_0_0_0_load424_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_1_0_0_0_load430_out_ap_vld = 1'b1;
    end else begin
        outpix_0_1_0_0_0_load430_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_2_0_0_0_load436_out_ap_vld = 1'b1;
    end else begin
        outpix_0_2_0_0_0_load436_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ovrlayYUV_blk_n = ovrlayYUV_full_n;
    end else begin
        ovrlayYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ovrlayYUV_write = 1'b1;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0120401_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0120401_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_1_0_0_0122408_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0122408_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_2_0_0_0124415_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0124415_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3551)) begin
        if ((icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd0) & (icmp_ln1028_reg_3735_pp0_iter9_reg == 1'd1))) begin
            rampVal = add_ln1057_fu_2386_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1028_reg_3735_pp0_iter9_reg == 1'd1)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_loc_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op297_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op297_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((p_read4 == 8'd10) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'b1 == ap_condition_3588)) begin
            zonePlateVAddr = add_ln1297_fu_2119_p2;
        end else if ((1'b1 == ap_condition_3583)) begin
            zonePlateVAddr = shl_ln;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1293_reg_3766_pp0_iter4_reg) & (p_read4 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter4_reg == 1'd0)) | ((p_read4 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln521_reg_3731_pp0_iter3_reg == 1'd0)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_1_out_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1040_fu_3094_p2 = (select_ln314_1_fu_3081_p3 + 10'd1);

assign add_ln1057_fu_2386_p2 = (trunc_ln521_5_fu_2382_p1 + 10'd1);

assign add_ln1213_fu_2215_p2 = (trunc_ln521_6_fu_2211_p1 + 3'd1);

assign add_ln1237_fu_1899_p2 = (shl_ln1_fu_1879_p3 + 11'd512);

assign add_ln1241_1_fu_1947_p2 = (shl_ln2_fu_1927_p3 + 11'd512);

assign add_ln1241_fu_1774_p2 = (trunc_ln521_2_fu_1741_p1 + 11'd682);

assign add_ln1245_1_fu_1995_p2 = (shl_ln3_fu_1975_p3 + 11'd512);

assign add_ln1245_fu_1785_p2 = ($signed(trunc_ln521_2_fu_1741_p1) + $signed(11'd1364));

assign add_ln1258_2_fu_2814_p2 = (zext_ln1258_6_fu_2808_p1 + zext_ln1258_4_fu_2805_p1);

assign add_ln1258_3_fu_2820_p2 = (add_ln1258_1_reg_3843_pp0_iter10_reg + zext_ln1258_7_fu_2811_p1);

assign add_ln1259_2_fu_2839_p2 = (zext_ln1259_1_fu_2836_p1 + zext_ln1259_fu_2832_p1);

assign add_ln1260_2_fu_2855_p2 = ($signed(zext_ln1260_1_fu_2848_p1) + $signed(sext_ln1260_1_fu_2845_p1));

assign add_ln1260_3_fu_2851_p0 = grp_fu_3314_p3;

assign add_ln1260_3_fu_2851_p2 = ($signed(add_ln1260_3_fu_2851_p0) + $signed(add_ln1260_reg_3832_pp0_iter10_reg));

assign add_ln1297_fu_2119_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_fu_526);

assign add_ln1299_fu_2131_p2 = (zonePlateVDelta + p_read8);

assign add_ln1315_fu_3030_p2 = ($signed(select_ln1312_fu_3022_p3) + $signed(8'd144));

assign add_ln1501_fu_2780_p2 = (select_ln1488_fu_2767_p3 + 10'd1);

assign add_ln1666_fu_2533_p2 = (select_ln1630_fu_2462_p3 + select_ln1666_cast_reg_3671);

assign add_ln223_fu_2050_p2 = (xBar_V + 11'd1);

assign add_ln526_fu_2154_p2 = (phi_mul_fu_518 + p_read5);

assign and_ln1220_fu_3036_p2 = (trunc_ln521_1_reg_3712_pp0_iter10_reg & cmp51_i);

assign and_ln1293_fu_1808_p2 = (icmp_ln1028_fu_1751_p2 & cmp11_i349);

assign and_ln1820_fu_2682_p2 = (trunc_ln521_1_reg_3712_pp0_iter10_reg & cmp31_i);

assign and_ln692_1_fu_1856_p2 = (icmp_ln692 & and_ln692_fu_1850_p2);

assign and_ln692_fu_1850_p2 = (xor_ln692_1_fu_1838_p2 & icmp_ln692_2_fu_1844_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp227 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp277 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp278 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp281 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp282 = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call0 = ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call5 = ((ap_predicate_op297_read_state11 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call0 = ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call5 = ((icmp_ln521_reg_3731_pp0_iter11_reg == 1'd0) & (ovrlayYUV_full_n == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1373 = ((p_read4 == 8'd13) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1405 = ((p_read_9_reg_3615 == 8'd9) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1412 = ((p_read_9_reg_3615 == 8'd9) & (cmp2_i256_read_reg_3602 == 1'd1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1420 = ((p_read_9_reg_3615 == 8'd8) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1424 = ((p_read_9_reg_3615 == 8'd7) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1428 = ((p_read_9_reg_3615 == 8'd6) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1432 = ((p_read_9_reg_3615 == 8'd5) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1436 = ((p_read_9_reg_3615 == 8'd4) & (cmp2_i256 == 1'd0) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1665 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1669 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1717 = ((p_read_9_read_fu_784_p2 == 8'd4) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (icmp_ln521_fu_1745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1721 = ((p_read_9_read_fu_784_p2 == 8'd5) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (icmp_ln521_fu_1745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1725 = ((p_read_9_read_fu_784_p2 == 8'd6) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (icmp_ln521_fu_1745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1729 = ((p_read_9_read_fu_784_p2 == 8'd7) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (icmp_ln521_fu_1745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1733 = ((p_read_9_read_fu_784_p2 == 8'd8) & (cmp2_i256_read_read_fu_772_p2 == 1'd1) & (icmp_ln521_fu_1745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1735 = ((p_read4 == 8'd13) & (cmp2_i256_read_reg_3602 == 1'd1) & (icmp_ln521_reg_3731 == 1'd0));
end

always @ (*) begin
    ap_condition_3476 = (~(p_read_9_reg_3615 == 8'd3) & ~(p_read_9_reg_3615 == 8'd0) & ~(p_read_9_reg_3615 == 8'd1) & ~(p_read_9_reg_3615 == 8'd2) & ~(p_read4 == 8'd11) & ~(p_read4 == 8'd12) & ~(p_read_9_reg_3615 == 8'd14) & ~(p_read4 == 8'd15) & ~(p_read_9_reg_3615 == 8'd16) & ~(p_read_9_reg_3615 == 8'd17) & ~(p_read_9_reg_3615 == 8'd18) & ~(p_read4 == 8'd19) & ~(p_read_9_reg_3615 == 8'd4) & ~(p_read_9_reg_3615 == 8'd5) & ~(p_read_9_reg_3615 == 8'd6) & ~(p_read_9_reg_3615 == 8'd7) & ~(p_read_9_reg_3615 == 8'd8) & ~(p_read4 == 8'd10) & ~(p_read_9_reg_3615 == 8'd9) & ~(p_read4 == 8'd13));
end

always @ (*) begin
    ap_condition_3526 = ((p_read_9_reg_3615 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3533 = ((p_read_9_reg_3615 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1057_reg_3813_pp0_iter8_reg == 1'd0) & (icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd0) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3537 = ((p_read_9_reg_3615 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1028_reg_3735_pp0_iter8_reg == 1'd1) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3541 = ((p_read_9_reg_3615 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3545 = ((cmp6 == 1'd1) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3551 = ((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_3556 = ((p_read_9_reg_3615 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln521_reg_3731_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3560 = ((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd0) & (icmp_ln1028_reg_3735_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_condition_3563 = ((p_read_9_reg_3615 == 8'd2) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3770_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_condition_3568 = ((p_read_9_reg_3615 == 8'd9) & (icmp_ln521_reg_3731 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_2045_p2 == 1'd0) & (icmp_ln1028_reg_3735 == 1'd0));
end

always @ (*) begin
    ap_condition_3572 = ((p_read_9_reg_3615 == 8'd9) & (icmp_ln521_reg_3731 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_2045_p2 == 1'd1) & (icmp_ln1028_reg_3735 == 1'd0));
end

always @ (*) begin
    ap_condition_3577 = ((p_read_9_read_fu_784_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln521_fu_1745_p2 == 1'd0) & (icmp_ln1028_fu_1751_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3583 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter3_reg == 1'd1) & (icmp_ln521_reg_3731_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3588 = ((1'd1 == and_ln1293_reg_3766_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter4_reg == 1'd0) & (icmp_ln521_reg_3731_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3594 = ((1'd1 == and_ln1293_reg_3766_pp0_iter4_reg) & (p_read4 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter4_reg == 1'd0) & (icmp_ln521_reg_3731_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3599 = ((p_read4 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1286_reg_3762_pp0_iter4_reg == 1'd1) & (icmp_ln521_reg_3731_pp0_iter4_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_outpix_0_0_0_0_0_load421_reg_1392 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_0_1_0_0_0_load427_reg_1324 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_0_2_0_0_0_load433_reg_1263 = 'bx;

assign ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load_reg_1479 = 'bx;

assign ap_phi_reg_pp0_iter12_outpix_0_1_0_0_0_load_reg_1469 = 'bx;

assign ap_phi_reg_pp0_iter12_outpix_0_2_0_0_0_load_reg_1459 = 'bx;

always @ (*) begin
    ap_predicate_op227_call_state4 = ((p_read4 == 8'd10) & (icmp_ln521_reg_3731_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_call_state10 = ((p_read4 == 8'd19) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_call_state10_state9 = ((p_read4 == 8'd19) & (icmp_ln521_reg_3731_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_call_state10 = ((p_read4 == 8'd15) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_call_state10_state9 = ((p_read4 == 8'd15) & (icmp_ln521_reg_3731_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op281_call_state10 = ((p_read4 == 8'd12) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op281_call_state10_state9 = ((p_read4 == 8'd12) & (icmp_ln521_reg_3731_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_call_state10 = ((p_read4 == 8'd11) & (icmp_ln521_reg_3731_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_call_state10_state9 = ((p_read4 == 8'd11) & (icmp_ln521_reg_3731_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op297_read_state11 = ((cmp6 == 1'd1) & (icmp_ln521_reg_3731_pp0_iter9_reg == 1'd0));
end

assign b_1_fu_2913_p3 = ((tmp_15_fu_2895_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln6_fu_2903_p4);

assign b_fu_2015_p3 = ((tmp_4_fu_2007_p3[0:0] == 1'b1) ? 10'd1023 : xor_ln1245_fu_2001_p2);

assign barWidth_cast_cast_fu_1617_p1 = barWidth_cast;

assign blkYuv_address0 = zext_ln1163_fu_2326_p1;

assign bluYuv_address0 = zext_ln1142_fu_2342_p1;

assign cmp2_i256_read_read_fu_772_p2 = cmp2_i256;

assign cmp2_i256_read_reg_3602 = cmp2_i256;

assign cmp6_read_read_fu_790_p2 = cmp6;

assign cmp6_read_reg_3619 = cmp6;

assign conv_i4_i252_fu_3067_p3 = ((cmp2_i256[0:0] == 1'b1) ? empty_fu_3063_p1 : 10'd512);

assign conv_i6_i288_cast_cast_cast_cast_cast_cast_fu_1629_p1 = $unsigned(conv_i6_i288_cast_cast_cast_cast_cast_fu_1625_p1);

assign conv_i6_i288_cast_cast_cast_cast_cast_fu_1625_p1 = $signed(conv_i6_i288_cast_cast_cast_cast);

assign conv_i_i272_cast_cast_cast_fu_1637_p1 = conv_i_i272_cast_cast;

assign conv_i_i_cast_cast_cast_fu_1633_p1 = $signed(conv_i_i_cast_cast);

assign empty_79_fu_2204_p1 = s[7:0];

assign empty_fu_3063_p1 = rampVal_loc_1_fu_530[9:0];

assign g_1_fu_2887_p3 = ((tmp_14_fu_2869_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln5_fu_2877_p4);

assign g_fu_1967_p3 = ((tmp_3_fu_1959_p3[0:0] == 1'b1) ? 10'd1023 : xor_ln1241_fu_1953_p2);

assign grnYuv_address0 = zext_ln1121_fu_2358_p1;

assign grp_fu_3250_p0 = zext_ln1303_fu_1737_p1;

assign grp_fu_3250_p1 = 17'd131071;

assign grp_fu_3250_p2 = zext_ln1303_fu_1737_p1;

assign grp_fu_3259_p0 = grp_fu_3259_p00;

assign grp_fu_3259_p00 = r_fu_1919_p3;

assign grp_fu_3259_p1 = 17'd77;

assign grp_fu_3259_p2 = 17'd16512;

assign grp_fu_3268_p0 = zext_ln1258_1_fu_2027_p1;

assign grp_fu_3268_p1 = 18'd262059;

assign grp_fu_3276_p0 = zext_ln1258_1_fu_2027_p1;

assign grp_fu_3276_p1 = 18'd262037;

assign grp_fu_3276_p2 = grp_fu_3276_p20;

assign grp_fu_3276_p20 = shl_ln5_fu_2073_p3;

assign grp_fu_3284_p0 = zext_ln1258_1_reg_3806;

assign grp_fu_3284_p1 = 18'd150;

assign grp_fu_3284_p2 = grp_fu_3284_p20;

assign grp_fu_3284_p20 = grp_fu_3259_p3;

assign grp_fu_3291_p0 = zext_ln1258_reg_3800;

assign grp_fu_3291_p1 = 17'd131029;

assign grp_fu_3298_p2 = (phi_mul_fu_518 + zonePlateVAddr_loc_1_fu_526);

assign grp_fu_3306_p0 = grp_fu_3306_p00;

assign grp_fu_3306_p00 = b_reg_3792_pp0_iter7_reg;

assign grp_fu_3306_p1 = 15'd29;

assign grp_fu_3314_p0 = grp_fu_3314_p00;

assign grp_fu_3314_p00 = b_reg_3792_pp0_iter7_reg;

assign grp_fu_3314_p1 = 16'd65515;

assign grp_fu_3324_p1 = 28'd221;

assign grp_reg_int_s_fu_2093_d = {{grp_fu_3250_p3[16:1]}};

assign grp_tpgPatternCheckerBoard_fu_1532_ap_start = grp_tpgPatternCheckerBoard_fu_1532_ap_start_reg;

assign grp_tpgPatternCrossHatch_fu_1563_ap_start = grp_tpgPatternCrossHatch_fu_1563_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_1489_ap_start = grp_tpgPatternDPColorSquare_fu_1489_ap_start_reg;

assign grp_tpgPatternTartanColorBars_fu_1582_ap_start = grp_tpgPatternTartanColorBars_fu_1582_ap_start_reg;

assign hBarSel_4_loc_1_out = hBarSel_4_loc_1_fu_546;

assign hdata_flag_1_out = hdata_flag_1_fu_542;

assign hdata_loc_1_out = hdata_loc_1_fu_534;

assign hdata_new_1_out = hdata_new_1_fu_538;

assign icmp_ln1028_fu_1751_p2 = ((ap_sig_allocacmp_x_2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1051_fu_1826_p2 = ((or_ln1051_fu_1820_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_2045_p2 = ((ret_fu_2039_p2 < barWidth_cast_cast_reg_3676) ? 1'b1 : 1'b0);

assign icmp_ln1286_fu_1802_p2 = ((or_ln1286_fu_1796_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1635_fu_1763_p2 = ((trunc_ln521_fu_1729_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_1745_p2 = ((ap_sig_allocacmp_x_2 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln692_1_fu_1832_p2 = ((ap_sig_allocacmp_x_2 < p_read) ? 1'b1 : 1'b0);

assign icmp_ln692_2_fu_1844_p2 = ((ap_sig_allocacmp_x_2 < p_read2) ? 1'b1 : 1'b0);

assign lshr_ln1528_1_fu_2604_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1528_2_fu_2640_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2176_p1 = grp_fu_3298_p3;

assign lshr_ln1_fu_2176_p4 = {{lshr_ln1_fu_2176_p1[15:5]}};

assign lshr_ln_fu_2568_p4 = {{rSerie_V[27:1]}};

assign or_ln1051_fu_1820_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1100_fu_2363_p2 = (trunc_ln521_1_reg_3712_pp0_iter9_reg | cmp6_i);

assign or_ln1121_fu_2347_p2 = (trunc_ln521_1_reg_3712_pp0_iter9_reg | cmp6_i);

assign or_ln1142_fu_2331_p2 = (trunc_ln521_1_reg_3712_pp0_iter9_reg | cmp6_i);

assign or_ln1163_fu_2315_p2 = (trunc_ln521_1_reg_3712_pp0_iter9_reg | cmp6_i);

assign or_ln1184_fu_2299_p2 = (trunc_ln521_1_reg_3712_pp0_iter9_reg | cmp6_i);

assign or_ln1267_fu_2944_p2 = (xor_ln1267_fu_2939_p2 | cmp6_i);

assign or_ln1286_fu_1796_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1664_fu_2520_p2 = (xor_ln1664_fu_2515_p2 | icmp_ln1664);

assign or_ln692_fu_1868_p2 = (xor_ln692_fu_1862_p2 | cmp42_not);

assign outpix_0_0_0_0_0_load424_out = outpix_0_0_0_0_0_load424_fu_574;

assign outpix_0_1_0_0_0_load430_out = outpix_0_1_0_0_0_load430_fu_578;

assign outpix_0_2_0_0_0_load436_out = outpix_0_2_0_0_0_load436_fu_582;

assign ovrlayYUV_din = tmp_1_fu_3168_p6;

assign p_0_0_0_0_0120401_out = p_0_0_0_0_0120401_fu_562;

assign p_0_1_0_0_0122408_out = p_0_1_0_0_0122408_fu_566;

assign p_0_2_0_0_0124415_out = p_0_2_0_0_0124415_fu_570;

assign p_read_9_read_fu_784_p2 = p_read4;

assign p_read_9_reg_3615 = p_read4;

assign r_fu_1919_p3 = ((tmp_2_fu_1911_p3[0:0] == 1'b1) ? 10'd1023 : xor_ln1237_fu_1905_p2);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_558;

assign rampVal_3_loc_1_out = rampVal_3_loc_1_fu_550;

assign rampVal_3_new_1_out = rampVal_3_new_1_fu_554;

assign rampVal_loc_1_out = rampVal_loc_1_fu_530;

assign redYuv_address0 = zext_ln1100_fu_2374_p1;

assign ret_4_fu_2584_p3 = {{xor_ln1528_fu_2578_p2}, {lshr_ln_fu_2568_p4}};

assign ret_5_fu_2620_p3 = {{xor_ln1528_1_fu_2614_p2}, {lshr_ln1528_1_fu_2604_p4}};

assign ret_6_fu_2656_p3 = {{xor_ln1528_2_fu_2650_p2}, {lshr_ln1528_2_fu_2640_p4}};

assign ret_fu_2039_p2 = (zext_ln1525_fu_2035_p1 + 12'd1);

assign select_ln1100_fu_2367_p3 = ((or_ln1100_fu_2363_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1121_fu_2351_p3 = ((or_ln1121_fu_2347_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1142_fu_2335_p3 = ((or_ln1142_fu_2331_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1163_fu_2319_p3 = ((or_ln1163_fu_2315_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1184_fu_2303_p3 = ((or_ln1184_fu_2299_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1220_fu_3040_p3 = ((and_ln1220_fu_3036_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1267_fu_2949_p3 = ((or_ln1267_fu_2944_p2[0:0] == 1'b1) ? g_1_fu_2887_p3 : b_1_fu_2913_p3);

assign select_ln1312_fu_3022_p3 = ((tmp_16_fu_2984_p3[0:0] == 1'b1) ? sub_ln1312_1_fu_3007_p2 : trunc_ln1312_2_fu_3013_p4);

assign select_ln1488_fu_2767_p3 = ((icmp_ln1028_reg_3735_pp0_iter10_reg[0:0] == 1'b1) ? add_ln1489 : trunc_ln521_4_fu_2763_p1);

assign select_ln1630_fu_2462_p3 = ((icmp_ln1630[0:0] == 1'b1) ? select_ln1631_fu_2448_p3 : select_ln1635_fu_2455_p3);

assign select_ln1631_fu_2448_p3 = ((icmp_ln1635_reg_3741_pp0_iter10_reg[0:0] == 1'b1) ? 16'd384 : rampVal_2);

assign select_ln1635_fu_2455_p3 = ((icmp_ln1635_reg_3741_pp0_iter10_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2);

assign select_ln1641_1_fu_2480_p3 = ((icmp_ln1641_1[0:0] == 1'b1) ? trunc_ln314_fu_2469_p1 : select_ln1641_fu_2473_p3);

assign select_ln1641_2_fu_2487_p3 = ((icmp_ln1641_2[0:0] == 1'b1) ? 10'd0 : select_ln1641_1_fu_2480_p3);

assign select_ln1641_3_fu_2494_p3 = ((or_ln1641[0:0] == 1'b1) ? 10'd0 : trunc_ln314_fu_2469_p1);

assign select_ln1641_4_fu_2501_p3 = ((icmp_ln1641_1[0:0] == 1'b1) ? 10'd0 : select_ln1641_fu_2473_p3);

assign select_ln1641_5_fu_2508_p3 = ((icmp_ln1641_2[0:0] == 1'b1) ? trunc_ln314_fu_2469_p1 : select_ln1641_4_fu_2501_p3);

assign select_ln1641_fu_2473_p3 = ((icmp_ln1641[0:0] == 1'b1) ? 10'd0 : trunc_ln314_fu_2469_p1);

assign select_ln1664_fu_2525_p3 = ((or_ln1664_fu_2520_p2[0:0] == 1'b1) ? select_ln1641_2_fu_2487_p3 : select_ln1641_3_fu_2494_p3);

assign select_ln1666_cast_fu_1613_p1 = select_ln1666;

assign select_ln217_fu_2722_p3 = ((and_ln1820_fu_2682_p2[0:0] == 1'b1) ? tmp_8_fu_2696_p3 : tmp_s_fu_2714_p3);

assign select_ln314_1_fu_3081_p3 = ((icmp_ln1028_reg_3735_pp0_iter10_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln521_3_fu_3077_p1);

assign select_ln314_3_fu_2437_p3 = ((trunc_ln521_1_reg_3712_pp0_iter10_reg[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln314_fu_2931_p3 = ((tmp_13_fu_2861_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln314_1_fu_2921_p4);

assign select_ln315_1_fu_2773_p3 = ((cmp2_i256[0:0] == 1'b1) ? select_ln1488_fu_2767_p3 : 10'd512);

assign select_ln315_2_fu_3138_p3 = ((cmp2_i256[0:0] == 1'b1) ? zext_ln312_fu_3134_p1 : 10'd512);

assign select_ln315_fu_3087_p3 = ((cmp2_i256[0:0] == 1'b1) ? select_ln314_1_fu_3081_p3 : 10'd512);

assign select_ln692_1_fu_3154_p3 = ((or_ln692_reg_3774_pp0_iter11_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_0_1_0_0_0_load427_phi_fu_1329_p56 : p_0_1_0_0_0122408_load_1_reg_3940);

assign select_ln692_2_fu_3161_p3 = ((or_ln692_reg_3774_pp0_iter11_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_0_0_0_0_0_load421_phi_fu_1397_p56 : p_0_0_0_0_0120401_load_1_reg_3934);

assign select_ln692_fu_3147_p3 = ((or_ln692_reg_3774_pp0_iter11_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_0_2_0_0_0_load433_phi_fu_1266_p56 : p_0_2_0_0_0124415_load_1_reg_3946);

assign sext_ln1260_1_fu_2845_p1 = add_ln1260_reg_3832_pp0_iter10_reg;

assign shl_ln1_fu_1879_p3 = {{tpgSinTableArray_9bit_q2}, {2'd0}};

assign shl_ln2_fu_1927_p3 = {{tpgSinTableArray_9bit_q1}, {2'd0}};

assign shl_ln3_fu_1975_p3 = {{tpgSinTableArray_9bit_q0}, {2'd0}};

assign shl_ln4_fu_2825_p3 = {{b_reg_3792_pp0_iter10_reg}, {7'd0}};

assign shl_ln5_fu_2073_p3 = {{r_reg_3781_pp0_iter2_reg}, {7'd0}};

assign sub_ln1312_1_fu_3007_p2 = (8'd0 - trunc_ln1312_1_fu_2997_p4);

assign sub_ln1312_fu_2991_p2 = (27'd0 - trunc_ln1312_fu_2981_p1);

assign sub_ln223_fu_2056_p2 = (add_ln223_fu_2050_p2 - barWidth);

assign tmp_11_fu_2596_p3 = gSerie_V[32'd3];

assign tmp_12_fu_2632_p3 = bSerie_V[32'd3];

assign tmp_13_fu_2861_p3 = add_ln1258_2_fu_2814_p2[32'd18];

assign tmp_14_fu_2869_p3 = add_ln1259_2_fu_2839_p2[32'd18];

assign tmp_15_fu_2895_p3 = add_ln1260_2_fu_2855_p2[32'd18];

assign tmp_16_fu_2984_p3 = grp_fu_3324_p2[32'd27];

assign tmp_1_fu_3168_p6 = {{{{{ap_phi_mux_outpix_0_2_0_0_0_load_phi_fu_1462_p4}, {6'd0}}, {ap_phi_mux_outpix_0_1_0_0_0_load_phi_fu_1472_p4}}, {6'd0}}, {ap_phi_mux_outpix_0_0_0_0_0_load_phi_fu_1482_p4}};

assign tmp_2_fu_1911_p3 = add_ln1237_fu_1899_p2[32'd10];

assign tmp_3_fu_1959_p3 = add_ln1241_1_fu_1947_p2[32'd10];

assign tmp_4_fu_2007_p3 = add_ln1245_1_fu_1995_p2[32'd10];

assign tmp_5_fu_2560_p3 = rSerie_V[32'd3];

assign tmp_6_fu_2664_p4 = {{rSerie_V[27:19]}};

assign tmp_7_fu_2686_p4 = {{bSerie_V[27:19]}};

assign tmp_8_fu_2696_p3 = {{xor_ln1528_2_fu_2650_p2}, {tmp_7_fu_2686_p4}};

assign tmp_9_fu_2704_p4 = {{gSerie_V[27:19]}};

assign tmp_s_fu_2714_p3 = {{xor_ln1528_1_fu_2614_p2}, {tmp_9_fu_2704_p4}};

assign tpgBarSelRgb_b_address0 = zext_ln1216_fu_2289_p1;

assign tpgBarSelRgb_b_load_cast_fu_3056_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_address0 = zext_ln1216_fu_2289_p1;

assign tpgBarSelRgb_r_address0 = zext_ln1216_fu_2289_p1;

assign tpgBarSelRgb_r_load_cast_fu_3048_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelYuv_u_address0 = zext_ln1216_fu_2289_p1;

assign tpgBarSelYuv_v_address0 = zext_ln1216_fu_2289_p1;

assign tpgBarSelYuv_y_address0 = zext_ln1216_fu_2289_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1245_fu_1791_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1241_fu_1780_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1237_fu_1769_p1;

assign tpgSinTableArray_address0 = zext_ln1311_fu_2185_p1;

assign trunc_ln1237_fu_1887_p1 = tpgSinTableArray_9bit_q2[7:0];

assign trunc_ln1241_fu_1935_p1 = tpgSinTableArray_9bit_q1[7:0];

assign trunc_ln1245_fu_1983_p1 = tpgSinTableArray_9bit_q0[7:0];

assign trunc_ln1312_1_fu_2997_p4 = {{sub_ln1312_fu_2991_p2[26:19]}};

assign trunc_ln1312_2_fu_3013_p4 = {{grp_fu_3324_p2[26:19]}};

assign trunc_ln1312_fu_2981_p1 = grp_fu_3324_p2[26:0];

assign trunc_ln145_fu_2247_p1 = srcYUV_dout[9:0];

assign trunc_ln1529_1_fu_2592_p1 = gSerie_V[0:0];

assign trunc_ln1529_2_fu_2628_p1 = bSerie_V[0:0];

assign trunc_ln1529_fu_2556_p1 = rSerie_V[0:0];

assign trunc_ln1_fu_1891_p3 = {{trunc_ln1237_fu_1887_p1}, {2'd0}};

assign trunc_ln2_fu_1939_p3 = {{trunc_ln1241_fu_1935_p1}, {2'd0}};

assign trunc_ln314_1_fu_2921_p4 = {{add_ln1258_3_fu_2820_p2[17:8]}};

assign trunc_ln314_fu_2469_p1 = select_ln1630_fu_2462_p3[9:0];

assign trunc_ln3_fu_1987_p3 = {{trunc_ln1245_fu_1983_p1}, {2'd0}};

assign trunc_ln4_fu_2674_p3 = {{xor_ln1528_fu_2578_p2}, {tmp_6_fu_2664_p4}};

assign trunc_ln521_1_fu_1733_p1 = ap_sig_allocacmp_x_2[0:0];

assign trunc_ln521_2_fu_1741_p1 = ap_sig_allocacmp_x_2[10:0];

assign trunc_ln521_3_fu_3077_p1 = rampVal_3_loc_1_fu_550[9:0];

assign trunc_ln521_4_fu_2763_p1 = hdata_loc_1_fu_534[9:0];

assign trunc_ln521_5_fu_2382_p1 = rampVal_loc_1_fu_530[9:0];

assign trunc_ln521_6_fu_2211_p1 = hBarSel_4_loc_1_fu_546[2:0];

assign trunc_ln521_fu_1729_p1 = ap_sig_allocacmp_x_2[7:0];

assign trunc_ln5_fu_2877_p4 = {{add_ln1259_2_fu_2839_p2[17:8]}};

assign trunc_ln6_fu_2903_p4 = {{add_ln1260_3_fu_2851_p2[17:8]}};

assign val_assign_24_cast_fu_3052_p1 = $signed(tpgBarSelRgb_g_q0);

assign whiYuv_address0 = zext_ln1184_fu_2310_p1;

assign x_3_fu_1757_p2 = (ap_sig_allocacmp_x_2 + 16'd1);

assign xor_ln1237_fu_1905_p2 = (trunc_ln1_fu_1891_p3 ^ 10'd512);

assign xor_ln1241_fu_1953_p2 = (trunc_ln2_fu_1939_p3 ^ 10'd512);

assign xor_ln1245_fu_2001_p2 = (trunc_ln3_fu_1987_p3 ^ 10'd512);

assign xor_ln1267_fu_2939_p2 = (trunc_ln521_1_reg_3712_pp0_iter10_reg ^ 1'd1);

assign xor_ln1528_1_fu_2614_p2 = (trunc_ln1529_1_fu_2592_p1 ^ tmp_11_fu_2596_p3);

assign xor_ln1528_2_fu_2650_p2 = (trunc_ln1529_2_fu_2628_p1 ^ tmp_12_fu_2632_p3);

assign xor_ln1528_fu_2578_p2 = (trunc_ln1529_fu_2556_p1 ^ tmp_5_fu_2560_p3);

assign xor_ln1664_fu_2515_p2 = (trunc_ln521_1_reg_3712_pp0_iter10_reg ^ 1'd1);

assign xor_ln692_1_fu_1838_p2 = (icmp_ln692_1_fu_1832_p2 ^ 1'd1);

assign xor_ln692_fu_1862_p2 = (1'd1 ^ and_ln692_1_fu_1856_p2);

assign zext_ln1040_cast_fu_1621_p1 = zext_ln1040;

assign zext_ln1057_fu_2392_p1 = add_ln1057_fu_2386_p2;

assign zext_ln1100_fu_2374_p1 = select_ln1100_fu_2367_p3;

assign zext_ln1121_fu_2358_p1 = select_ln1121_fu_2351_p3;

assign zext_ln1142_fu_2342_p1 = select_ln1142_fu_2335_p3;

assign zext_ln1163_fu_2326_p1 = select_ln1163_fu_2319_p3;

assign zext_ln1184_fu_2310_p1 = select_ln1184_fu_2303_p3;

assign zext_ln1213_fu_2221_p1 = add_ln1213_fu_2215_p2;

assign zext_ln1216_fu_2289_p1 = hBarSel_4_loc_1_fu_546;

assign zext_ln1237_fu_1769_p1 = trunc_ln521_2_fu_1741_p1;

assign zext_ln1241_fu_1780_p1 = add_ln1241_fu_1774_p2;

assign zext_ln1245_fu_1791_p1 = add_ln1245_fu_1785_p2;

assign zext_ln1258_1_fu_2027_p1 = g_fu_1967_p3;

assign zext_ln1258_4_fu_2805_p1 = grp_fu_3306_p2;

assign zext_ln1258_6_fu_2808_p1 = add_ln1258_1_reg_3843_pp0_iter10_reg;

assign zext_ln1258_7_fu_2811_p1 = grp_fu_3306_p2;

assign zext_ln1258_fu_2023_p1 = r_fu_1919_p3;

assign zext_ln1259_1_fu_2836_p1 = $unsigned(add_ln1259_1_reg_3849_pp0_iter10_reg);

assign zext_ln1259_fu_2832_p1 = shl_ln4_fu_2825_p3;

assign zext_ln1260_1_fu_2848_p0 = grp_fu_3314_p3;

assign zext_ln1260_1_fu_2848_p1 = $unsigned(zext_ln1260_1_fu_2848_p0);

assign zext_ln1303_fu_1737_p1 = ap_sig_allocacmp_x_2;

assign zext_ln1311_fu_2185_p1 = lshr_ln1_fu_2176_p4;

assign zext_ln1525_fu_2035_p1 = xBar_V;

assign zext_ln312_fu_3134_p1 = add_ln1315_reg_4075;

assign zext_ln545_fu_3100_p1 = add_ln1040_fu_3094_p2;

assign zext_ln649_fu_2786_p1 = add_ln1501_fu_2780_p2;

assign zonePlateVAddr_loc_1_out = zonePlateVAddr_loc_1_fu_526;

always @ (posedge ap_clk) begin
    select_ln1666_cast_reg_3671[15:3] <= 13'b0000000000000;
    barWidth_cast_cast_reg_3676[11] <= 1'b0;
    zext_ln1040_cast_reg_3681[15:10] <= 6'b000000;
    conv_i6_i288_cast_cast_cast_cast_cast_cast_reg_3686[9:7] <= 3'b000;
    conv_i_i272_cast_cast_cast_reg_3698[9:7] <= 3'b000;
    zext_ln1258_reg_3800[16:10] <= 7'b0000000;
    zext_ln1258_1_reg_3806[17:10] <= 8'b00000000;
end

endmodule //system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2
