<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VFPCLASSSH - Test Types of Scalar FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VFPCLASSSH - Test Types of Scalar FP16 Values </div>
<div id="body">
<h1>VFPCLASSSH—Test Types of Scalar FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.NP.0F3A.W0 67 /r /ib VFPCLASSSH k1{k2}, xmm1/m16, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Test the input for the following categories:  NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative.  The immediate field provides a mask bit for each of these category tests.  The masked test results are OR-ed together to form a mask result.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction checks the low FP16 value in the source operand for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is clas-sified against; see Table 5-8 for the categories. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result is written to the low bit in the desti-nation mask register according to the writemask. The other bits in the destination mask register are zeroed.</p>
<p><strong>Operation</strong></p>
<p><strong>VFPCLASSSH dest{k2}, src, imm8</strong></p>
<p>IF k2[0] or *no writemask*:</p>
<p>DEST.bit[0] := check_fp_class_fp16(src.fp16[0], imm8)</p>
<p>// see VFPCLASSPH</p>
<p>ELSE:</p>
<p>DEST.bit[0] := 0</p>
<p>DEST[MAXKL-1:1] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VFPCLASSSH __mmask8 _mm_fpclass_sh_mask (__m128h a, int imm8);</p>
<p>VFPCLASSSH __mmask8 _mm_mask_fpclass_sh_mask (__mmask8 k1, __m128h a, int imm8);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-58, “Type E10 Class Exception Conditions.”</p></div></body></html>