<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14528' type='14513'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21885'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36336'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='711'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='213' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277696' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277696' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2881'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5158' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5959' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
