<html><body><samp><pre>
<!@TC:1300797978>
#Build: Synplify Pro E-2010.09-SP1-1, Build 081R, Aug 17 2010
#install: C:\Synopsys\fpga_E201009SP11
#OS: Windows XP 5.1
#Hostname: SHRUK4JMHK4J-DT

#Implementation: rev_1

#Tue Mar 22 12:46:18 2011

<a name=compilerReport37>$ Start of Compile</a>
#Tue Mar 22 12:46:18 2011

Synopsys VHDL Compiler, version comp520rc, Build 021R, built Aug 17 2010
@N: : <!@TM:1300797987> | Running in 32-bit mode 
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Synopsys\fpga_E201009SP11\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1300797987> | Setting time resolution to ns
@N: : <a href="D:\usr\mjt\Home\vhdl_compare\VHDL-compare\ethernet.vhd:14:7:14:20:@N::@XP_MSG">ethernet.vhd(14)</a><!@TM:1300797987> | Top entity is set to ethernet_echo.
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\usr\mjt\Home\vhdl_compare\VHDL-compare\ethernet.vhd:14:7:14:20:@N:CD630:@XP_MSG">ethernet.vhd(14)</a><!@TM:1300797987> | Synthesizing work.ethernet_echo.inferred_sm_simple 
Post processing for work.ethernet_echo.inferred_sm_simple
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\usr\mjt\Home\vhdl_compare\VHDL-compare\ethernet.vhd:32:13:32:20:@N:CL201:@XP_MSG">ethernet.vhd(32)</a><!@TM:1300797987> | Trying to extract state machine for register NoName
Extracted state machine for register NoName
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\usr\mjt\Home\vhdl_compare\VHDL-compare\ethernet.vhd:27:8:27:20:@W:CL159:@XP_MSG">ethernet.vhd(27)</a><!@TM:1300797987> | Input tx_dst_rdy_n is unused</font>
@END
Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue Mar 22 12:46:27 2011

###########################################################]

</pre></samp></body></html>
<a name=mapperReport38>Synopsys Xilinx Technology Constraint Extraction, Version map201009rcp1, Build 000R, Built Nov 11 2010 02:29:33</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09-SP1-1
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1300798013> | Running in 32-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1300798013> | Gated clock conversion enabled  
Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_E201009SP11\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_E201009SP11\lib\xilinx\gttype.txt] 
Finished Timing Extraction Phase. (Time elapsed 0h:00m:24s; Memory used current: 87MB peak: 119MB)

@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1300798013> | Writing default property annotation file D:\usr\mjt\Home\vhdl_compare\VHDL-compare\Synplify\rev_1\ethernet.sap. 
Timing Extraction successful!
Process took 0h:00m:24s realtime, 0h:00m:24s cputime
# Tue Mar 22 12:46:52 2011

###########################################################]

</pre></samp></body></html>
<a name=mapperReport39>Synopsys Xilinx Technology Mapper, Version map201009rcp1, Build 000R, Built Nov 11 2010 02:29:33</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09-SP1-1
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1300798189> | Running in 32-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1300798189> | Gated clock conversion enabled  
Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_E201009SP11\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_E201009SP11\lib\xilinx\gttype.txt] 


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1300798189> | Autoconstrain Mode is ON 
Finished RTL optimizations (Time elapsed 0h:00m:03s; Memory used current: 83MB peak: 114MB)

Encoding state machine work.ethernet_echo(inferred_sm_simple)-un1_j_L0[0:6]
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1300798189> | Found 32 bit by 32 bit '==' comparator, 'nextCtx\.un33_j' 
Finished factoring (Time elapsed 0h:01m:27s; Memory used current: 189MB peak: 190MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:01m:30s; Memory used current: 139MB peak: 193MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
Finished generic timing optimizations - Pass 1 (Time elapsed 0h:01m:41s; Memory used current: 141MB peak: 193MB)

Starting Early Timing Optimization (Time elapsed 0h:01m:51s; Memory used current: 138MB peak: 193MB)

Finished Early Timing Optimization (Time elapsed 0h:02m:03s; Memory used current: 139MB peak: 193MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:02m:04s; Memory used current: 136MB peak: 193MB)

Finished preparing to map (Time elapsed 0h:02m:12s; Memory used current: 139MB peak: 193MB)

Finished technology mapping (Time elapsed 0h:02m:15s; Memory used current: 149MB peak: 193MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:17s		    -2.43ns		6060 /      8283
   2		0h:02m:18s		    -2.31ns		6061 /      8283
   3		0h:02m:18s		    -2.31ns		6060 /      8283
   4		0h:02m:19s		    -2.31ns		6060 /      8283
------------------------------------------------------------

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[9]" with 2950 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[5]" with 705 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[4]" with 705 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[0]" with 358 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[1]" with 356 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[2]" with 356 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[3]" with 356 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[6]" with 705 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[7]" with 705 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[4]" with 21 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[5]" with 18 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[0]" with 19 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[1]" with 7 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[3]" with 14 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[8]" with 16 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 33 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[6]" with 130 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[7]" with 130 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[5]" with 129 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[4]" with 129 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j_fast[9]" with 713 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[0]" with 43 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[1]" with 42 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[2]" with 42 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i_fast[3]" with 42 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[2]" with 5 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[9]" with 9 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[8]" with 9 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 22 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j_fast_fast[9]" with 154 loads has been replicated 3 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[7]" with 6 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:20:36:21:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.j[6]" with 5 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[10]" with 4 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[11]" with 4 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[12]" with 4 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\usr\mjt\home\vhdl_compare\vhdl-compare\ethernet.vhd:36:17:36:18:@N:FX271:@XP_MSG">ethernet.vhd(36)</a><!@TM:1300798189> | Instance "echoer\.i[14]" with 4 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:32s		    -2.15ns		6062 /      8347

   2		0h:02m:33s		    -2.15ns		6062 /      8347
   3		0h:02m:33s		    -2.15ns		6062 /      8347
   4		0h:02m:34s		    -2.16ns		6051 /      8347
   5		0h:02m:35s		    -2.09ns		6049 /      8347
   6		0h:02m:36s		    -2.03ns		6048 /      8347
   7		0h:02m:36s		    -2.01ns		6048 /      8347
   8		0h:02m:37s		    -2.01ns		6048 /      8347
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:38s		    -1.81ns		6048 /      8347

   2		0h:02m:39s		    -1.81ns		6048 /      8347
   3		0h:02m:40s		    -1.81ns		6048 /      8347
   4		0h:02m:40s		    -1.81ns		6048 /      8347
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:02m:43s; Memory used current: 162MB peak: 193MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1300798189> | The option to pack flops in the IOB has not been specified  
@N:<a href="@N:FX623:@XP_HELP">FX623</a> : <!@TM:1300798189> | Packing into LUT62 
Finished restoring hierarchy (Time elapsed 0h:02m:47s; Memory used current: 163MB peak: 193MB)

Writing Analyst data base D:\usr\mjt\Home\vhdl_compare\VHDL-compare\Synplify\rev_1\ethernet.srm
Finished Writing Netlist Databases (Time elapsed 0h:02m:50s; Memory used current: 155MB peak: 193MB)

Writing EDIF Netlist and constraint files
E-2010.09-SP1-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:02m:52s; Memory used current: 156MB peak: 193MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:02m:52s; Memory used current: 156MB peak: 193MB)

@N:<a href="@N:MF276:@XP_HELP">MF276</a> : <!@TM:1300798189> | Gated clock conversion enabled, but no gated clocks found in design  
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:02m:52s; Memory used current: 156MB peak: 193MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:02m:52s; Memory used current: 156MB peak: 193MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:1300798189> | Generated clock conversion enabled, but no generated clocks found in design  
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:02m:52s; Memory used current: 156MB peak: 193MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1300798189> | Found inferred clock ethernet_echo|clk with period 5.19ns. A user-defined clock should be declared on object "p:clk"</font> 



<a name=timingReport40>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 22 12:49:46 2011
#


Top view:               ethernet_echo
Requested Frequency:    192.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1300798189> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1300798189> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary41>Performance Summary </a>
*******************


Worst slack in design: -0.916

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
ethernet_echo|clk     192.7 MHz     163.8 MHz     5.190         6.106         -0.916     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





<a name=clockRelationships42>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
ethernet_echo|clk  ethernet_echo|clk  |  5.190       -0.916  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo43>Interface Information </a>
*********************

		No IO constraint found 



====================================
<a name=clockReport44>Detailed Report for Clock: ethernet_echo|clk</a>
====================================



<a name=startingSlack45>Starting Points with Worst Slack</a>
********************************

                                Starting                                                               Arrival           
Instance                        Reference             Type     Pin     Net                             Time        Slack 
                                Clock                                                                                    
-------------------------------------------------------------------------------------------------------------------------
echoer\.j_fast_fast_fast[9]     ethernet_echo|clk     FDE      Q       echoer\.j_fast_fast_fast[9]     3.427       -0.916
echoer\.i_fast_fast[0]          ethernet_echo|clk     FDE      Q       echoer\.i_fast_fast[0]          3.427       -0.914
echoer\.i_fast_fast[1]          ethernet_echo|clk     FDE      Q       echoer\.i_fast_fast[1]          3.427       -0.897
echoer\.j_fast[0]               ethernet_echo|clk     FD       Q       echoer\.j_fast[0]               3.427       -0.897
echoer\.i[31]                   ethernet_echo|clk     FDE      Q       echoer\.i[31]                   3.427       -0.897
echoer\.j_fast[1]               ethernet_echo|clk     FDE      Q       echoer\.j_fast[1]               3.427       -0.880
echoer\.i_fast_fast[2]          ethernet_echo|clk     FDE      Q       echoer\.i_fast_fast[2]          3.427       -0.879
echoer\.i_fast_fast[3]          ethernet_echo|clk     FDE      Q       echoer\.i_fast_fast[3]          3.427       -0.879
echoer\.j_fast[2]               ethernet_echo|clk     FDE      Q       echoer\.j_fast[2]               3.427       -0.862
echoer\.j_fast[3]               ethernet_echo|clk     FDE      Q       echoer\.j_fast[3]               3.427       -0.862
=========================================================================================================================


<a name=endingSlack46>Ending Points with Worst Slack</a>
******************************

                 Starting                                                  Required           
Instance         Reference             Type     Pin     Net                Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
tx_data[7]       ethernet_echo|clk     FDE      D       tx_data_RNO[7]     8.325        -0.916
tx_data[5]       ethernet_echo|clk     FDE      D       N_116_0_i          8.325        -0.843
tx_data[0]       ethernet_echo|clk     FDE      D       N_42933_i          8.325        -0.818
tx_data[1]       ethernet_echo|clk     FDE      D       N_39168_i          8.325        -0.818
tx_data[2]       ethernet_echo|clk     FDE      D       N_35403_i          8.325        -0.818
tx_data[3]       ethernet_echo|clk     FDE      D       N_31636_i          8.325        -0.818
tx_data[4]       ethernet_echo|clk     FDE      D       N_27870_i          8.325        -0.818
tx_data[6]       ethernet_echo|clk     FDE      D       N_122_0_i          8.325        -0.801
tx_eof_n         ethernet_echo|clk     FD       D       tx_eof_ne_0        8.325        0.134 
echoer\.j[9]     ethernet_echo|clk     FDE      D       un34_j_s_9         8.246        1.087 
==============================================================================================



<a name=worstPaths47>Worst Path Information</a>
<a href="D:\usr\mjt\Home\vhdl_compare\VHDL-compare\Synplify\rev_1\ethernet.srr:fp:20927:27482:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.190
    - Setup time:                            -0.045
    + Clock delay at ending point:           3.090
    = Required time:                         8.325

    - Propagation time:                      6.151
    - Clock delay at starting point:         3.090
    = Slack (critical) :                     -0.916

    Number of logic level(s):                22
    Starting point:                          echoer\.j_fast_fast_fast[9] / Q
    Ending point:                            tx_data[7] / D
    The start point is clocked by            ethernet_echo|clk [rising] on pin C
    The end   point is clocked by            ethernet_echo|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
echoer\.j_fast_fast_fast[9]     FDE         Q        Out     0.337     3.427       -         
echoer\.j_fast_fast_fast[9]     Net         -        -       0.578     -           17        
echoer\.main\.un8_j_df8         LUT4        I3       In      -         4.005       -         
echoer\.main\.un8_j_df8         LUT4        O        Out     0.190     4.194       -         
echoer\.main\.un8_j_df8         Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[8]      MUXCY_L     S        In      -         4.194       -         
echoer\.main\.un8_j_cry[8]      MUXCY_L     LO       Out     0.255     4.450       -         
echoer\.main\.un8_j_cry[8]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[10]     MUXCY_L     CI       In      -         4.450       -         
echoer\.main\.un8_j_cry[10]     MUXCY_L     LO       Out     0.019     4.468       -         
echoer\.main\.un8_j_cry[10]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[12]     MUXCY_L     CI       In      -         4.468       -         
echoer\.main\.un8_j_cry[12]     MUXCY_L     LO       Out     0.019     4.487       -         
echoer\.main\.un8_j_cry[12]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[14]     MUXCY_L     CI       In      -         4.487       -         
echoer\.main\.un8_j_cry[14]     MUXCY_L     LO       Out     0.019     4.505       -         
echoer\.main\.un8_j_cry[14]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[16]     MUXCY_L     CI       In      -         4.505       -         
echoer\.main\.un8_j_cry[16]     MUXCY_L     LO       Out     0.019     4.524       -         
echoer\.main\.un8_j_cry[16]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[18]     MUXCY_L     CI       In      -         4.524       -         
echoer\.main\.un8_j_cry[18]     MUXCY_L     LO       Out     0.019     4.543       -         
echoer\.main\.un8_j_cry[18]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[20]     MUXCY_L     CI       In      -         4.543       -         
echoer\.main\.un8_j_cry[20]     MUXCY_L     LO       Out     0.019     4.561       -         
echoer\.main\.un8_j_cry[20]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[22]     MUXCY_L     CI       In      -         4.561       -         
echoer\.main\.un8_j_cry[22]     MUXCY_L     LO       Out     0.019     4.580       -         
echoer\.main\.un8_j_cry[22]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[24]     MUXCY_L     CI       In      -         4.580       -         
echoer\.main\.un8_j_cry[24]     MUXCY_L     LO       Out     0.019     4.598       -         
echoer\.main\.un8_j_cry[24]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[26]     MUXCY_L     CI       In      -         4.598       -         
echoer\.main\.un8_j_cry[26]     MUXCY_L     LO       Out     0.019     4.617       -         
echoer\.main\.un8_j_cry[26]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[28]     MUXCY_L     CI       In      -         4.617       -         
echoer\.main\.un8_j_cry[28]     MUXCY_L     LO       Out     0.019     4.636       -         
echoer\.main\.un8_j_cry[28]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[30]     MUXCY       CI       In      -         4.636       -         
echoer\.main\.un8_j_cry[30]     MUXCY       O        Out     0.019     4.654       -         
echoer\.main\.un8_j             Net         -        -       1.278     -           3017      
echoer\.j_RNIJDNK_0[8]          LUT4        I3       In      -         5.932       -         
echoer\.j_RNIJDNK_0[8]          LUT4        O        Out     0.075     6.007       -         
nextCtx\.j_14[8]                Net         -        -       0.934     -           1300      
tx_data_RNO_372[7]              LUT6        I5       In      -         6.941       -         
tx_data_RNO_372[7]              LUT6        O        Out     0.075     7.016       -         
N_207_0                         Net         -        -       0.225     -           1         
tx_data_RNO_147[7]              LUT3_L      I1       In      -         7.241       -         
tx_data_RNO_147[7]              LUT3_L      LO       Out     0.150     7.391       -         
N_46708                         Net         -        -       0.225     -           1         
tx_data_RNO_62[7]               LUT5_L      I4       In      -         7.616       -         
tx_data_RNO_62[7]               LUT5_L      LO       Out     0.109     7.725       -         
N_46716                         Net         -        -       0.225     -           1         
tx_data_RNO_25[7]               LUT6_L      I5       In      -         7.950       -         
tx_data_RNO_25[7]               LUT6_L      LO       Out     0.175     8.125       -         
N_110_0                         Net         -        -       0.225     -           1         
tx_data_RNO_9[7]                LUT6        I5       In      -         8.350       -         
tx_data_RNO_9[7]                LUT6        O        Out     0.200     8.550       -         
N_47512                         Net         -        -       0.000     -           1         
tx_data_RNO_5[7]                MUXF7       I1       In      -         8.550       -         
tx_data_RNO_5[7]                MUXF7       O        Out     0.261     8.811       -         
m98_s_0muxnet_1_0               Net         -        -       0.000     -           1         
tx_data_RNO_1[7]                MUXF8       I1       In      -         8.811       -         
tx_data_RNO_1[7]                MUXF8       O        Out     0.049     8.860       -         
N_46684                         Net         -        -       0.306     -           1         
tx_data_RNO[7]                  LUT5_L      I4       In      -         9.166       -         
tx_data_RNO[7]                  LUT5_L      LO       Out     0.075     9.241       -         
tx_data_RNO[7]                  Net         -        -       0.000     -           1         
tx_data[7]                      FDE         D        In      -         9.241       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.106 is 2.111(34.6%) logic and 3.996(65.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                            Type                  Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Start Clock :                   ethernet_echo|clk                                                      
------------                                                                                           
clk                             Port                  clk      In      -         0.000       -         
clk                             Net                   -        -       0.000     -           1         
clk_ibuf_iso                    IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso                    IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso                    Net                   -        -       0.600     -           1         
clk_ibuf                        BUFG                  I        In      -         1.382       -         
clk_ibuf                        BUFG                  O        Out     0.092     1.474       -         
clk_c                           Net                   -        -       1.616     -           8347      
echoer\.j_fast_fast_fast[9]     FDE                   C        In      -         3.090       -         
=======================================================================================================


End clock path:

Instance / Net                           Pin      Pin               Arrival     No. of    
Name               Type                  Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Start Clock :      ethernet_echo|clk                                                      
------------                                                                              
clk                Port                  clk      In      -         0.000       -         
clk                Net                   -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso       Net                   -        -       0.600     -           1         
clk_ibuf           BUFG                  I        In      -         1.382       -         
clk_ibuf           BUFG                  O        Out     0.092     1.474       -         
clk_c              Net                   -        -       1.616     -           8347      
tx_data[7]         FDE                   C        In      -         3.090       -         
==========================================================================================


Path information for path number 2: 
      Requested Period:                      5.190
    - Setup time:                            -0.045
    + Clock delay at ending point:           3.090
    = Required time:                         8.325

    - Propagation time:                      6.151
    - Clock delay at starting point:         3.090
    = Slack (critical) :                     -0.916

    Number of logic level(s):                22
    Starting point:                          echoer\.j_fast_fast_fast[9] / Q
    Ending point:                            tx_data[7] / D
    The start point is clocked by            ethernet_echo|clk [rising] on pin C
    The end   point is clocked by            ethernet_echo|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
echoer\.j_fast_fast_fast[9]     FDE         Q        Out     0.337     3.427       -         
echoer\.j_fast_fast_fast[9]     Net         -        -       0.578     -           17        
echoer\.main\.un8_j_df8         LUT4        I3       In      -         4.005       -         
echoer\.main\.un8_j_df8         LUT4        O        Out     0.190     4.194       -         
echoer\.main\.un8_j_df8         Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[8]      MUXCY_L     S        In      -         4.194       -         
echoer\.main\.un8_j_cry[8]      MUXCY_L     LO       Out     0.255     4.450       -         
echoer\.main\.un8_j_cry[8]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[10]     MUXCY_L     CI       In      -         4.450       -         
echoer\.main\.un8_j_cry[10]     MUXCY_L     LO       Out     0.019     4.468       -         
echoer\.main\.un8_j_cry[10]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[12]     MUXCY_L     CI       In      -         4.468       -         
echoer\.main\.un8_j_cry[12]     MUXCY_L     LO       Out     0.019     4.487       -         
echoer\.main\.un8_j_cry[12]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[14]     MUXCY_L     CI       In      -         4.487       -         
echoer\.main\.un8_j_cry[14]     MUXCY_L     LO       Out     0.019     4.505       -         
echoer\.main\.un8_j_cry[14]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[16]     MUXCY_L     CI       In      -         4.505       -         
echoer\.main\.un8_j_cry[16]     MUXCY_L     LO       Out     0.019     4.524       -         
echoer\.main\.un8_j_cry[16]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[18]     MUXCY_L     CI       In      -         4.524       -         
echoer\.main\.un8_j_cry[18]     MUXCY_L     LO       Out     0.019     4.543       -         
echoer\.main\.un8_j_cry[18]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[20]     MUXCY_L     CI       In      -         4.543       -         
echoer\.main\.un8_j_cry[20]     MUXCY_L     LO       Out     0.019     4.561       -         
echoer\.main\.un8_j_cry[20]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[22]     MUXCY_L     CI       In      -         4.561       -         
echoer\.main\.un8_j_cry[22]     MUXCY_L     LO       Out     0.019     4.580       -         
echoer\.main\.un8_j_cry[22]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[24]     MUXCY_L     CI       In      -         4.580       -         
echoer\.main\.un8_j_cry[24]     MUXCY_L     LO       Out     0.019     4.598       -         
echoer\.main\.un8_j_cry[24]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[26]     MUXCY_L     CI       In      -         4.598       -         
echoer\.main\.un8_j_cry[26]     MUXCY_L     LO       Out     0.019     4.617       -         
echoer\.main\.un8_j_cry[26]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[28]     MUXCY_L     CI       In      -         4.617       -         
echoer\.main\.un8_j_cry[28]     MUXCY_L     LO       Out     0.019     4.636       -         
echoer\.main\.un8_j_cry[28]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[30]     MUXCY       CI       In      -         4.636       -         
echoer\.main\.un8_j_cry[30]     MUXCY       O        Out     0.019     4.654       -         
echoer\.main\.un8_j             Net         -        -       1.278     -           3017      
echoer\.j_RNIJDNK_0[8]          LUT4        I3       In      -         5.932       -         
echoer\.j_RNIJDNK_0[8]          LUT4        O        Out     0.075     6.007       -         
nextCtx\.j_14[8]                Net         -        -       0.934     -           1300      
tx_data_RNO_373[7]              LUT6        I5       In      -         6.941       -         
tx_data_RNO_373[7]              LUT6        O        Out     0.075     7.016       -         
N_46707                         Net         -        -       0.225     -           1         
tx_data_RNO_147[7]              LUT3_L      I2       In      -         7.241       -         
tx_data_RNO_147[7]              LUT3_L      LO       Out     0.150     7.391       -         
N_46708                         Net         -        -       0.225     -           1         
tx_data_RNO_62[7]               LUT5_L      I4       In      -         7.616       -         
tx_data_RNO_62[7]               LUT5_L      LO       Out     0.109     7.725       -         
N_46716                         Net         -        -       0.225     -           1         
tx_data_RNO_25[7]               LUT6_L      I5       In      -         7.950       -         
tx_data_RNO_25[7]               LUT6_L      LO       Out     0.175     8.125       -         
N_110_0                         Net         -        -       0.225     -           1         
tx_data_RNO_9[7]                LUT6        I5       In      -         8.350       -         
tx_data_RNO_9[7]                LUT6        O        Out     0.200     8.550       -         
N_47512                         Net         -        -       0.000     -           1         
tx_data_RNO_5[7]                MUXF7       I1       In      -         8.550       -         
tx_data_RNO_5[7]                MUXF7       O        Out     0.261     8.811       -         
m98_s_0muxnet_1_0               Net         -        -       0.000     -           1         
tx_data_RNO_1[7]                MUXF8       I1       In      -         8.811       -         
tx_data_RNO_1[7]                MUXF8       O        Out     0.049     8.860       -         
N_46684                         Net         -        -       0.306     -           1         
tx_data_RNO[7]                  LUT5_L      I4       In      -         9.166       -         
tx_data_RNO[7]                  LUT5_L      LO       Out     0.075     9.241       -         
tx_data_RNO[7]                  Net         -        -       0.000     -           1         
tx_data[7]                      FDE         D        In      -         9.241       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.106 is 2.111(34.6%) logic and 3.996(65.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                            Type                  Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Start Clock :                   ethernet_echo|clk                                                      
------------                                                                                           
clk                             Port                  clk      In      -         0.000       -         
clk                             Net                   -        -       0.000     -           1         
clk_ibuf_iso                    IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso                    IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso                    Net                   -        -       0.600     -           1         
clk_ibuf                        BUFG                  I        In      -         1.382       -         
clk_ibuf                        BUFG                  O        Out     0.092     1.474       -         
clk_c                           Net                   -        -       1.616     -           8347      
echoer\.j_fast_fast_fast[9]     FDE                   C        In      -         3.090       -         
=======================================================================================================


End clock path:

Instance / Net                           Pin      Pin               Arrival     No. of    
Name               Type                  Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Start Clock :      ethernet_echo|clk                                                      
------------                                                                              
clk                Port                  clk      In      -         0.000       -         
clk                Net                   -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso       Net                   -        -       0.600     -           1         
clk_ibuf           BUFG                  I        In      -         1.382       -         
clk_ibuf           BUFG                  O        Out     0.092     1.474       -         
clk_c              Net                   -        -       1.616     -           8347      
tx_data[7]         FDE                   C        In      -         3.090       -         
==========================================================================================


Path information for path number 3: 
      Requested Period:                      5.190
    - Setup time:                            -0.045
    + Clock delay at ending point:           3.090
    = Required time:                         8.325

    - Propagation time:                      6.149
    - Clock delay at starting point:         3.090
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                26
    Starting point:                          echoer\.i_fast_fast[0] / Q
    Ending point:                            tx_data[7] / D
    The start point is clocked by            ethernet_echo|clk [rising] on pin C
    The end   point is clocked by            ethernet_echo|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
echoer\.i_fast_fast[0]          FDE         Q        Out     0.337     3.427       -         
echoer\.i_fast_fast[0]          Net         -        -       0.425     -           4         
echoer\.main\.un8_j_df0         LUT4        I0       In      -         3.852       -         
echoer\.main\.un8_j_df0         LUT4        O        Out     0.266     4.118       -         
echoer\.main\.un8_j_df0         Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[0]      MUXCY_L     S        In      -         4.118       -         
echoer\.main\.un8_j_cry[0]      MUXCY_L     LO       Out     0.255     4.373       -         
echoer\.main\.un8_j_cry[0]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[2]      MUXCY_L     CI       In      -         4.373       -         
echoer\.main\.un8_j_cry[2]      MUXCY_L     LO       Out     0.019     4.392       -         
echoer\.main\.un8_j_cry[2]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[4]      MUXCY_L     CI       In      -         4.392       -         
echoer\.main\.un8_j_cry[4]      MUXCY_L     LO       Out     0.019     4.410       -         
echoer\.main\.un8_j_cry[4]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[6]      MUXCY_L     CI       In      -         4.410       -         
echoer\.main\.un8_j_cry[6]      MUXCY_L     LO       Out     0.019     4.429       -         
echoer\.main\.un8_j_cry[6]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[8]      MUXCY_L     CI       In      -         4.429       -         
echoer\.main\.un8_j_cry[8]      MUXCY_L     LO       Out     0.019     4.447       -         
echoer\.main\.un8_j_cry[8]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[10]     MUXCY_L     CI       In      -         4.447       -         
echoer\.main\.un8_j_cry[10]     MUXCY_L     LO       Out     0.019     4.466       -         
echoer\.main\.un8_j_cry[10]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[12]     MUXCY_L     CI       In      -         4.466       -         
echoer\.main\.un8_j_cry[12]     MUXCY_L     LO       Out     0.019     4.485       -         
echoer\.main\.un8_j_cry[12]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[14]     MUXCY_L     CI       In      -         4.485       -         
echoer\.main\.un8_j_cry[14]     MUXCY_L     LO       Out     0.019     4.503       -         
echoer\.main\.un8_j_cry[14]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[16]     MUXCY_L     CI       In      -         4.503       -         
echoer\.main\.un8_j_cry[16]     MUXCY_L     LO       Out     0.019     4.522       -         
echoer\.main\.un8_j_cry[16]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[18]     MUXCY_L     CI       In      -         4.522       -         
echoer\.main\.un8_j_cry[18]     MUXCY_L     LO       Out     0.019     4.540       -         
echoer\.main\.un8_j_cry[18]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[20]     MUXCY_L     CI       In      -         4.540       -         
echoer\.main\.un8_j_cry[20]     MUXCY_L     LO       Out     0.019     4.559       -         
echoer\.main\.un8_j_cry[20]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[22]     MUXCY_L     CI       In      -         4.559       -         
echoer\.main\.un8_j_cry[22]     MUXCY_L     LO       Out     0.019     4.578       -         
echoer\.main\.un8_j_cry[22]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[24]     MUXCY_L     CI       In      -         4.578       -         
echoer\.main\.un8_j_cry[24]     MUXCY_L     LO       Out     0.019     4.596       -         
echoer\.main\.un8_j_cry[24]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[26]     MUXCY_L     CI       In      -         4.596       -         
echoer\.main\.un8_j_cry[26]     MUXCY_L     LO       Out     0.019     4.615       -         
echoer\.main\.un8_j_cry[26]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[28]     MUXCY_L     CI       In      -         4.615       -         
echoer\.main\.un8_j_cry[28]     MUXCY_L     LO       Out     0.019     4.633       -         
echoer\.main\.un8_j_cry[28]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[30]     MUXCY       CI       In      -         4.633       -         
echoer\.main\.un8_j_cry[30]     MUXCY       O        Out     0.019     4.652       -         
echoer\.main\.un8_j             Net         -        -       1.278     -           3017      
echoer\.j_RNIJDNK_0[8]          LUT4        I3       In      -         5.930       -         
echoer\.j_RNIJDNK_0[8]          LUT4        O        Out     0.075     6.005       -         
nextCtx\.j_14[8]                Net         -        -       0.934     -           1300      
tx_data_RNO_372[7]              LUT6        I5       In      -         6.939       -         
tx_data_RNO_372[7]              LUT6        O        Out     0.075     7.014       -         
N_207_0                         Net         -        -       0.225     -           1         
tx_data_RNO_147[7]              LUT3_L      I1       In      -         7.239       -         
tx_data_RNO_147[7]              LUT3_L      LO       Out     0.150     7.389       -         
N_46708                         Net         -        -       0.225     -           1         
tx_data_RNO_62[7]               LUT5_L      I4       In      -         7.614       -         
tx_data_RNO_62[7]               LUT5_L      LO       Out     0.109     7.723       -         
N_46716                         Net         -        -       0.225     -           1         
tx_data_RNO_25[7]               LUT6_L      I5       In      -         7.947       -         
tx_data_RNO_25[7]               LUT6_L      LO       Out     0.175     8.123       -         
N_110_0                         Net         -        -       0.225     -           1         
tx_data_RNO_9[7]                LUT6        I5       In      -         8.348       -         
tx_data_RNO_9[7]                LUT6        O        Out     0.200     8.548       -         
N_47512                         Net         -        -       0.000     -           1         
tx_data_RNO_5[7]                MUXF7       I1       In      -         8.548       -         
tx_data_RNO_5[7]                MUXF7       O        Out     0.261     8.809       -         
m98_s_0muxnet_1_0               Net         -        -       0.000     -           1         
tx_data_RNO_1[7]                MUXF8       I1       In      -         8.809       -         
tx_data_RNO_1[7]                MUXF8       O        Out     0.049     8.858       -         
N_46684                         Net         -        -       0.306     -           1         
tx_data_RNO[7]                  LUT5_L      I4       In      -         9.164       -         
tx_data_RNO[7]                  LUT5_L      LO       Out     0.075     9.239       -         
tx_data_RNO[7]                  Net         -        -       0.000     -           1         
tx_data[7]                      FDE         D        In      -         9.239       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.104 is 2.261(37.0%) logic and 3.843(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                       Type                  Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
Start Clock :              ethernet_echo|clk                                                      
------------                                                                                      
clk                        Port                  clk      In      -         0.000       -         
clk                        Net                   -        -       0.000     -           1         
clk_ibuf_iso               IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso               IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso               Net                   -        -       0.600     -           1         
clk_ibuf                   BUFG                  I        In      -         1.382       -         
clk_ibuf                   BUFG                  O        Out     0.092     1.474       -         
clk_c                      Net                   -        -       1.616     -           8347      
echoer\.i_fast_fast[0]     FDE                   C        In      -         3.090       -         
==================================================================================================


End clock path:

Instance / Net                           Pin      Pin               Arrival     No. of    
Name               Type                  Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Start Clock :      ethernet_echo|clk                                                      
------------                                                                              
clk                Port                  clk      In      -         0.000       -         
clk                Net                   -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso       Net                   -        -       0.600     -           1         
clk_ibuf           BUFG                  I        In      -         1.382       -         
clk_ibuf           BUFG                  O        Out     0.092     1.474       -         
clk_c              Net                   -        -       1.616     -           8347      
tx_data[7]         FDE                   C        In      -         3.090       -         
==========================================================================================


Path information for path number 4: 
      Requested Period:                      5.190
    - Setup time:                            -0.045
    + Clock delay at ending point:           3.090
    = Required time:                         8.325

    - Propagation time:                      6.149
    - Clock delay at starting point:         3.090
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                26
    Starting point:                          echoer\.i_fast_fast[0] / Q
    Ending point:                            tx_data[7] / D
    The start point is clocked by            ethernet_echo|clk [rising] on pin C
    The end   point is clocked by            ethernet_echo|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
echoer\.i_fast_fast[0]          FDE         Q        Out     0.337     3.427       -         
echoer\.i_fast_fast[0]          Net         -        -       0.425     -           4         
echoer\.main\.un8_j_df0         LUT4        I0       In      -         3.852       -         
echoer\.main\.un8_j_df0         LUT4        O        Out     0.266     4.118       -         
echoer\.main\.un8_j_df0         Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[0]      MUXCY_L     S        In      -         4.118       -         
echoer\.main\.un8_j_cry[0]      MUXCY_L     LO       Out     0.255     4.373       -         
echoer\.main\.un8_j_cry[0]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[2]      MUXCY_L     CI       In      -         4.373       -         
echoer\.main\.un8_j_cry[2]      MUXCY_L     LO       Out     0.019     4.392       -         
echoer\.main\.un8_j_cry[2]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[4]      MUXCY_L     CI       In      -         4.392       -         
echoer\.main\.un8_j_cry[4]      MUXCY_L     LO       Out     0.019     4.410       -         
echoer\.main\.un8_j_cry[4]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[6]      MUXCY_L     CI       In      -         4.410       -         
echoer\.main\.un8_j_cry[6]      MUXCY_L     LO       Out     0.019     4.429       -         
echoer\.main\.un8_j_cry[6]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[8]      MUXCY_L     CI       In      -         4.429       -         
echoer\.main\.un8_j_cry[8]      MUXCY_L     LO       Out     0.019     4.447       -         
echoer\.main\.un8_j_cry[8]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[10]     MUXCY_L     CI       In      -         4.447       -         
echoer\.main\.un8_j_cry[10]     MUXCY_L     LO       Out     0.019     4.466       -         
echoer\.main\.un8_j_cry[10]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[12]     MUXCY_L     CI       In      -         4.466       -         
echoer\.main\.un8_j_cry[12]     MUXCY_L     LO       Out     0.019     4.485       -         
echoer\.main\.un8_j_cry[12]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[14]     MUXCY_L     CI       In      -         4.485       -         
echoer\.main\.un8_j_cry[14]     MUXCY_L     LO       Out     0.019     4.503       -         
echoer\.main\.un8_j_cry[14]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[16]     MUXCY_L     CI       In      -         4.503       -         
echoer\.main\.un8_j_cry[16]     MUXCY_L     LO       Out     0.019     4.522       -         
echoer\.main\.un8_j_cry[16]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[18]     MUXCY_L     CI       In      -         4.522       -         
echoer\.main\.un8_j_cry[18]     MUXCY_L     LO       Out     0.019     4.540       -         
echoer\.main\.un8_j_cry[18]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[20]     MUXCY_L     CI       In      -         4.540       -         
echoer\.main\.un8_j_cry[20]     MUXCY_L     LO       Out     0.019     4.559       -         
echoer\.main\.un8_j_cry[20]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[22]     MUXCY_L     CI       In      -         4.559       -         
echoer\.main\.un8_j_cry[22]     MUXCY_L     LO       Out     0.019     4.578       -         
echoer\.main\.un8_j_cry[22]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[24]     MUXCY_L     CI       In      -         4.578       -         
echoer\.main\.un8_j_cry[24]     MUXCY_L     LO       Out     0.019     4.596       -         
echoer\.main\.un8_j_cry[24]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[26]     MUXCY_L     CI       In      -         4.596       -         
echoer\.main\.un8_j_cry[26]     MUXCY_L     LO       Out     0.019     4.615       -         
echoer\.main\.un8_j_cry[26]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[28]     MUXCY_L     CI       In      -         4.615       -         
echoer\.main\.un8_j_cry[28]     MUXCY_L     LO       Out     0.019     4.633       -         
echoer\.main\.un8_j_cry[28]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[30]     MUXCY       CI       In      -         4.633       -         
echoer\.main\.un8_j_cry[30]     MUXCY       O        Out     0.019     4.652       -         
echoer\.main\.un8_j             Net         -        -       1.278     -           3017      
echoer\.j_RNIJDNK_0[8]          LUT4        I3       In      -         5.930       -         
echoer\.j_RNIJDNK_0[8]          LUT4        O        Out     0.075     6.005       -         
nextCtx\.j_14[8]                Net         -        -       0.934     -           1300      
tx_data_RNO_373[7]              LUT6        I5       In      -         6.939       -         
tx_data_RNO_373[7]              LUT6        O        Out     0.075     7.014       -         
N_46707                         Net         -        -       0.225     -           1         
tx_data_RNO_147[7]              LUT3_L      I2       In      -         7.239       -         
tx_data_RNO_147[7]              LUT3_L      LO       Out     0.150     7.389       -         
N_46708                         Net         -        -       0.225     -           1         
tx_data_RNO_62[7]               LUT5_L      I4       In      -         7.614       -         
tx_data_RNO_62[7]               LUT5_L      LO       Out     0.109     7.723       -         
N_46716                         Net         -        -       0.225     -           1         
tx_data_RNO_25[7]               LUT6_L      I5       In      -         7.947       -         
tx_data_RNO_25[7]               LUT6_L      LO       Out     0.175     8.123       -         
N_110_0                         Net         -        -       0.225     -           1         
tx_data_RNO_9[7]                LUT6        I5       In      -         8.348       -         
tx_data_RNO_9[7]                LUT6        O        Out     0.200     8.548       -         
N_47512                         Net         -        -       0.000     -           1         
tx_data_RNO_5[7]                MUXF7       I1       In      -         8.548       -         
tx_data_RNO_5[7]                MUXF7       O        Out     0.261     8.809       -         
m98_s_0muxnet_1_0               Net         -        -       0.000     -           1         
tx_data_RNO_1[7]                MUXF8       I1       In      -         8.809       -         
tx_data_RNO_1[7]                MUXF8       O        Out     0.049     8.858       -         
N_46684                         Net         -        -       0.306     -           1         
tx_data_RNO[7]                  LUT5_L      I4       In      -         9.164       -         
tx_data_RNO[7]                  LUT5_L      LO       Out     0.075     9.239       -         
tx_data_RNO[7]                  Net         -        -       0.000     -           1         
tx_data[7]                      FDE         D        In      -         9.239       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.104 is 2.261(37.0%) logic and 3.843(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                       Type                  Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
Start Clock :              ethernet_echo|clk                                                      
------------                                                                                      
clk                        Port                  clk      In      -         0.000       -         
clk                        Net                   -        -       0.000     -           1         
clk_ibuf_iso               IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso               IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso               Net                   -        -       0.600     -           1         
clk_ibuf                   BUFG                  I        In      -         1.382       -         
clk_ibuf                   BUFG                  O        Out     0.092     1.474       -         
clk_c                      Net                   -        -       1.616     -           8347      
echoer\.i_fast_fast[0]     FDE                   C        In      -         3.090       -         
==================================================================================================


End clock path:

Instance / Net                           Pin      Pin               Arrival     No. of    
Name               Type                  Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Start Clock :      ethernet_echo|clk                                                      
------------                                                                              
clk                Port                  clk      In      -         0.000       -         
clk                Net                   -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso       Net                   -        -       0.600     -           1         
clk_ibuf           BUFG                  I        In      -         1.382       -         
clk_ibuf           BUFG                  O        Out     0.092     1.474       -         
clk_c              Net                   -        -       1.616     -           8347      
tx_data[7]         FDE                   C        In      -         3.090       -         
==========================================================================================


Path information for path number 5: 
      Requested Period:                      5.190
    - Setup time:                            -0.045
    + Clock delay at ending point:           3.090
    = Required time:                         8.325

    - Propagation time:                      6.135
    - Clock delay at starting point:         3.090
    = Slack (non-critical) :                 -0.900

    Number of logic level(s):                21
    Starting point:                          echoer\.j_fast_fast_fast[9] / Q
    Ending point:                            tx_data[7] / D
    The start point is clocked by            ethernet_echo|clk [rising] on pin C
    The end   point is clocked by            ethernet_echo|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
echoer\.j_fast_fast_fast[9]     FDE         Q        Out     0.337     3.427       -         
echoer\.j_fast_fast_fast[9]     Net         -        -       0.578     -           17        
echoer\.main\.un8_j_df8         LUT4        I3       In      -         4.005       -         
echoer\.main\.un8_j_df8         LUT4        O        Out     0.190     4.194       -         
echoer\.main\.un8_j_df8         Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[8]      MUXCY_L     S        In      -         4.194       -         
echoer\.main\.un8_j_cry[8]      MUXCY_L     LO       Out     0.255     4.450       -         
echoer\.main\.un8_j_cry[8]      Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[10]     MUXCY_L     CI       In      -         4.450       -         
echoer\.main\.un8_j_cry[10]     MUXCY_L     LO       Out     0.019     4.468       -         
echoer\.main\.un8_j_cry[10]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[12]     MUXCY_L     CI       In      -         4.468       -         
echoer\.main\.un8_j_cry[12]     MUXCY_L     LO       Out     0.019     4.487       -         
echoer\.main\.un8_j_cry[12]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[14]     MUXCY_L     CI       In      -         4.487       -         
echoer\.main\.un8_j_cry[14]     MUXCY_L     LO       Out     0.019     4.505       -         
echoer\.main\.un8_j_cry[14]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[16]     MUXCY_L     CI       In      -         4.505       -         
echoer\.main\.un8_j_cry[16]     MUXCY_L     LO       Out     0.019     4.524       -         
echoer\.main\.un8_j_cry[16]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[18]     MUXCY_L     CI       In      -         4.524       -         
echoer\.main\.un8_j_cry[18]     MUXCY_L     LO       Out     0.019     4.543       -         
echoer\.main\.un8_j_cry[18]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[20]     MUXCY_L     CI       In      -         4.543       -         
echoer\.main\.un8_j_cry[20]     MUXCY_L     LO       Out     0.019     4.561       -         
echoer\.main\.un8_j_cry[20]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[22]     MUXCY_L     CI       In      -         4.561       -         
echoer\.main\.un8_j_cry[22]     MUXCY_L     LO       Out     0.019     4.580       -         
echoer\.main\.un8_j_cry[22]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[24]     MUXCY_L     CI       In      -         4.580       -         
echoer\.main\.un8_j_cry[24]     MUXCY_L     LO       Out     0.019     4.598       -         
echoer\.main\.un8_j_cry[24]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[26]     MUXCY_L     CI       In      -         4.598       -         
echoer\.main\.un8_j_cry[26]     MUXCY_L     LO       Out     0.019     4.617       -         
echoer\.main\.un8_j_cry[26]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[28]     MUXCY_L     CI       In      -         4.617       -         
echoer\.main\.un8_j_cry[28]     MUXCY_L     LO       Out     0.019     4.636       -         
echoer\.main\.un8_j_cry[28]     Net         -        -       0.000     -           1         
echoer\.main\.un8_j_cry[30]     MUXCY       CI       In      -         4.636       -         
echoer\.main\.un8_j_cry[30]     MUXCY       O        Out     0.019     4.654       -         
echoer\.main\.un8_j             Net         -        -       1.278     -           3017      
echoer\.j_RNIJDNK_0[8]          LUT4        I3       In      -         5.932       -         
echoer\.j_RNIJDNK_0[8]          LUT4        O        Out     0.075     6.007       -         
nextCtx\.j_14[8]                Net         -        -       0.934     -           1300      
tx_data_RNO_133[7]              LUT6        I5       In      -         6.941       -         
tx_data_RNO_133[7]              LUT6        O        Out     0.142     7.083       -         
N_2913_0                        Net         -        -       0.225     -           1         
tx_data_RNO_57[7]               LUT6        I2       In      -         7.308       -         
tx_data_RNO_57[7]               LUT6        O        Out     0.300     7.608       -         
N_47580                         Net         -        -       0.225     -           1         
tx_data_RNO_24[7]               LUT6        I5       In      -         7.833       -         
tx_data_RNO_24[7]               LUT6        O        Out     0.259     8.092       -         
N_46647                         Net         -        -       0.225     -           1         
tx_data_RNO_9[7]                LUT6        I4       In      -         8.317       -         
tx_data_RNO_9[7]                LUT6        O        Out     0.216     8.533       -         
N_47512                         Net         -        -       0.000     -           1         
tx_data_RNO_5[7]                MUXF7       I1       In      -         8.533       -         
tx_data_RNO_5[7]                MUXF7       O        Out     0.261     8.795       -         
m98_s_0muxnet_1_0               Net         -        -       0.000     -           1         
tx_data_RNO_1[7]                MUXF8       I1       In      -         8.795       -         
tx_data_RNO_1[7]                MUXF8       O        Out     0.049     8.844       -         
N_46684                         Net         -        -       0.306     -           1         
tx_data_RNO[7]                  LUT5_L      I4       In      -         9.150       -         
tx_data_RNO[7]                  LUT5_L      LO       Out     0.075     9.225       -         
tx_data_RNO[7]                  Net         -        -       0.000     -           1         
tx_data[7]                      FDE         D        In      -         9.225       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.090 is 2.319(38.1%) logic and 3.771(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                            Type                  Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Start Clock :                   ethernet_echo|clk                                                      
------------                                                                                           
clk                             Port                  clk      In      -         0.000       -         
clk                             Net                   -        -       0.000     -           1         
clk_ibuf_iso                    IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso                    IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso                    Net                   -        -       0.600     -           1         
clk_ibuf                        BUFG                  I        In      -         1.382       -         
clk_ibuf                        BUFG                  O        Out     0.092     1.474       -         
clk_c                           Net                   -        -       1.616     -           8347      
echoer\.j_fast_fast_fast[9]     FDE                   C        In      -         3.090       -         
=======================================================================================================


End clock path:

Instance / Net                           Pin      Pin               Arrival     No. of    
Name               Type                  Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Start Clock :      ethernet_echo|clk                                                      
------------                                                                              
clk                Port                  clk      In      -         0.000       -         
clk                Net                   -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                 I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                 O        Out     0.782     0.782       -         
clk_ibuf_iso       Net                   -        -       0.600     -           1         
clk_ibuf           BUFG                  I        In      -         1.382       -         
clk_ibuf           BUFG                  O        Out     0.092     1.474       -         
clk_c              Net                   -        -       1.616     -           8347      
tx_data[7]         FDE                   C        In      -         3.090       -         
==========================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage48>Resource Usage Report for ethernet_echo </a>

Mapping to part: xc6vlx75tff484-1
Cell usage:
FD              13 uses
FDE             8334 uses
GND             1 use
MUXCY           2 uses
MUXCY_L         118 uses
MUXF7           61 uses
MUXF8           27 uses
VCC             1 use
XORCY           94 uses
LUT1            34 uses
LUT2            2 uses
LUT3            13 uses
LUT4            175 uses
LUT5            85 uses
LUT6            5725 uses
LUT6_2            2 uses

I/O ports: 25
I/O primitives: 24
IBUF           12 uses
IBUFG          1 use
OBUF           11 uses

BUFG           1 use

I/O Register bits:                  0
Register bits not including I/Os:   8347 (8%)

Global Clock Buffers: 1 of 32 (3%)

Total load per clock:
   ethernet_echo|clk: 8347

Mapping Summary:
Total  LUTs: 6008 (11%)


 Number of unique control sets:              1030

Mapper successful!
Process took 0h:02m:54s realtime, 0h:02m:54s cputime
# Tue Mar 22 12:49:48 2011

###########################################################]

</pre></samp></body></html>
