// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_processPseudoHeader_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer2_dout,
        rxEng_dataBuffer2_num_data_valid,
        rxEng_dataBuffer2_fifo_cap,
        rxEng_dataBuffer2_empty_n,
        rxEng_dataBuffer2_read,
        rxEng_checksumValidFifo_dout,
        rxEng_checksumValidFifo_num_data_valid,
        rxEng_checksumValidFifo_fifo_cap,
        rxEng_checksumValidFifo_empty_n,
        rxEng_checksumValidFifo_read,
        rxEng_headerMetaFifo_din,
        rxEng_headerMetaFifo_num_data_valid,
        rxEng_headerMetaFifo_fifo_cap,
        rxEng_headerMetaFifo_full_n,
        rxEng_headerMetaFifo_write,
        rxEng2portTable_check_req_din,
        rxEng2portTable_check_req_num_data_valid,
        rxEng2portTable_check_req_fifo_cap,
        rxEng2portTable_check_req_full_n,
        rxEng2portTable_check_req_write,
        rxEng_tupleBuffer_din,
        rxEng_tupleBuffer_num_data_valid,
        rxEng_tupleBuffer_fifo_cap,
        rxEng_tupleBuffer_full_n,
        rxEng_tupleBuffer_write,
        rxEng_dataBuffer3a_din,
        rxEng_dataBuffer3a_num_data_valid,
        rxEng_dataBuffer3a_fifo_cap,
        rxEng_dataBuffer3a_full_n,
        rxEng_dataBuffer3a_write,
        rxEng_optionalFieldsMetaFifo_din,
        rxEng_optionalFieldsMetaFifo_num_data_valid,
        rxEng_optionalFieldsMetaFifo_fifo_cap,
        rxEng_optionalFieldsMetaFifo_full_n,
        rxEng_optionalFieldsMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer2_dout;
input  [8:0] rxEng_dataBuffer2_num_data_valid;
input  [8:0] rxEng_dataBuffer2_fifo_cap;
input   rxEng_dataBuffer2_empty_n;
output   rxEng_dataBuffer2_read;
input  [0:0] rxEng_checksumValidFifo_dout;
input  [1:0] rxEng_checksumValidFifo_num_data_valid;
input  [1:0] rxEng_checksumValidFifo_fifo_cap;
input   rxEng_checksumValidFifo_empty_n;
output   rxEng_checksumValidFifo_read;
output  [159:0] rxEng_headerMetaFifo_din;
input  [4:0] rxEng_headerMetaFifo_num_data_valid;
input  [4:0] rxEng_headerMetaFifo_fifo_cap;
input   rxEng_headerMetaFifo_full_n;
output   rxEng_headerMetaFifo_write;
output  [15:0] rxEng2portTable_check_req_din;
input  [2:0] rxEng2portTable_check_req_num_data_valid;
input  [2:0] rxEng2portTable_check_req_fifo_cap;
input   rxEng2portTable_check_req_full_n;
output   rxEng2portTable_check_req_write;
output  [95:0] rxEng_tupleBuffer_din;
input  [1:0] rxEng_tupleBuffer_num_data_valid;
input  [1:0] rxEng_tupleBuffer_fifo_cap;
input   rxEng_tupleBuffer_full_n;
output   rxEng_tupleBuffer_write;
output  [576:0] rxEng_dataBuffer3a_din;
input  [3:0] rxEng_dataBuffer3a_num_data_valid;
input  [3:0] rxEng_dataBuffer3a_fifo_cap;
input   rxEng_dataBuffer3a_full_n;
output   rxEng_dataBuffer3a_write;
output  [15:0] rxEng_optionalFieldsMetaFifo_din;
input  [3:0] rxEng_optionalFieldsMetaFifo_num_data_valid;
input  [3:0] rxEng_optionalFieldsMetaFifo_fifo_cap;
input   rxEng_optionalFieldsMetaFifo_full_n;
output   rxEng_optionalFieldsMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer2_read;
reg rxEng_checksumValidFifo_read;
reg rxEng_headerMetaFifo_write;
reg rxEng2portTable_check_req_write;
reg rxEng_tupleBuffer_write;
reg rxEng_dataBuffer3a_write;
reg rxEng_optionalFieldsMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_186_p3;
wire   [0:0] tmp_i_341_nbreadreq_fu_194_p3;
reg    ap_predicate_op40_read_state1;
reg    ap_predicate_op44_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_898;
reg   [0:0] tmp_i_reg_898_pp0_iter1_reg;
reg   [0:0] tmp_i_341_reg_906;
reg   [0:0] tmp_i_341_reg_906_pp0_iter1_reg;
reg   [0:0] pkgValid_loc_0_i_reg_281;
reg   [0:0] metaWritten_1_load_reg_951;
reg   [0:0] firstWord_load_reg_902;
reg   [0:0] firstWord_load_reg_902_pp0_iter1_reg;
reg    ap_predicate_op131_write_state3;
reg    ap_predicate_op133_write_state3;
reg    ap_predicate_op137_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_898_pp0_iter2_reg;
reg   [0:0] tmp_i_341_reg_906_pp0_iter2_reg;
reg   [0:0] pkgValid_loc_0_i_reg_281_pp0_iter2_reg;
reg   [0:0] or_ln457_reg_961;
reg   [0:0] firstWord_load_reg_902_pp0_iter2_reg;
reg    ap_predicate_op142_write_state4;
reg   [0:0] metaWritten_1_load_reg_951_pp0_iter2_reg;
reg   [0:0] or_ln478_reg_975;
reg    ap_predicate_op147_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] firstWord;
reg   [0:0] header_ready_1;
reg   [15:0] header_idx_2;
reg   [255:0] header_header_V_2;
reg   [0:0] pkgValid;
reg   [0:0] metaWritten_1;
reg    rxEng_dataBuffer2_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidFifo_blk_n;
reg    rxEng_dataBuffer3a_blk_n;
reg    rxEng_headerMetaFifo_blk_n;
reg    rxEng2portTable_check_req_blk_n;
reg    rxEng_tupleBuffer_blk_n;
reg    rxEng_optionalFieldsMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] rxEng_dataBuffer2_read_reg_910;
reg   [576:0] rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg;
reg   [576:0] rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg;
wire   [0:0] tmp_last_V_fu_315_p3;
reg   [0:0] tmp_last_V_reg_917;
wire   [255:0] p_Result_s_fu_455_p2;
wire   [0:0] header_ready_1_load_load_fu_345_p1;
wire   [0:0] metaWritten_1_load_load_fu_474_p1;
wire   [0:0] or_ln457_fu_580_p2;
wire   [3:0] meta_dataOffset_V_1_fu_714_p4;
reg   [3:0] meta_dataOffset_V_1_reg_965;
wire   [0:0] tmp_303_fu_758_p3;
reg   [0:0] tmp_303_reg_970;
wire   [0:0] or_ln478_fu_873_p2;
reg   [0:0] ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249;
reg   [0:0] ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260;
reg   [15:0] ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4;
wire   [15:0] add_ln67_fu_467_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271;
wire   [0:0] ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281;
reg   [0:0] ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281;
reg   [0:0] ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291;
wire   [255:0] ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302;
reg   [255:0] ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302;
reg   [255:0] ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302;
wire   [0:0] or_ln492_fu_333_p2;
wire   [0:0] xor_ln492_fu_483_p2;
wire   [0:0] or_ln492_1_fu_478_p2;
wire   [15:0] select_ln492_fu_488_p3;
wire   [0:0] or_ln492_2_fu_495_p2;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_fu_360_p3;
wire   [23:0] zext_ln414_fu_368_p1;
wire   [0:0] trunc_ln414_fu_378_p1;
wire   [0:0] icmp_ln414_fu_372_p2;
wire   [255:0] st_fu_381_p3;
wire   [255:0] tmp_305_fu_357_p1;
wire   [255:0] select_ln414_fu_389_p3;
reg   [255:0] tmp_300_fu_397_p4;
wire   [255:0] select_ln414_19_fu_415_p3;
wire   [255:0] select_ln414_20_fu_423_p3;
wire   [255:0] or_ln414_fu_431_p2;
wire   [255:0] select_ln414_18_fu_407_p3;
wire   [255:0] xor_ln414_fu_437_p2;
wire   [255:0] and_ln414_fu_443_p2;
wire   [255:0] and_ln414_21_fu_449_p2;
wire   [7:0] tmp_442_i_fu_528_p4;
wire   [7:0] tmp_441_i_fu_518_p4;
wire   [3:0] lhs_fu_546_p4;
wire   [5:0] ret_V_fu_556_p3;
wire   [15:0] p_Result_192_fu_538_p3;
wire   [15:0] zext_ln1542_fu_564_p1;
wire   [0:0] icmp_ln1081_fu_574_p2;
wire   [0:0] icmp_ln1069_fu_568_p2;
wire   [7:0] tmp_455_i_fu_696_p4;
wire   [7:0] tmp_454_i_fu_686_p4;
wire   [5:0] shl_ln3_fu_724_p3;
wire   [15:0] p_Result_193_fu_706_p3;
wire   [15:0] zext_ln232_15_fu_732_p1;
wire   [0:0] tmp_304_fu_766_p3;
wire   [0:0] tmp_302_fu_750_p3;
wire   [0:0] tmp_301_fu_742_p3;
wire   [15:0] meta_length_V_1_fu_736_p2;
wire   [7:0] tmp_453_i_fu_676_p4;
wire   [7:0] tmp_452_i_fu_666_p4;
wire   [7:0] tmp_451_i_fu_656_p4;
wire   [7:0] tmp_450_i_fu_646_p4;
wire   [7:0] tmp_449_i_fu_636_p4;
wire   [7:0] tmp_448_i_fu_626_p4;
wire   [7:0] tmp_447_i_fu_616_p4;
wire   [7:0] tmp_446_i_fu_606_p4;
wire   [7:0] tmp_445_i_fu_596_p4;
wire   [7:0] tmp_444_i_fu_586_p4;
wire   [148:0] or_ln174_s_fu_774_p23;
wire   [31:0] tmp_s_fu_838_p4;
wire   [63:0] trunc_ln174_fu_848_p1;
wire   [0:0] icmp_ln1081_4_fu_867_p2;
wire   [0:0] icmp_ln1069_4_fu_861_p2;
wire   [3:0] add_ln232_fu_879_p2;
wire   [8:0] or_ln174_266_i_fu_884_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_66;
reg    ap_condition_292;
reg    ap_condition_303;
reg    ap_condition_273;
reg    ap_condition_299;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 firstWord = 1'd1;
#0 header_ready_1 = 1'd0;
#0 header_idx_2 = 16'd0;
#0 header_header_V_2 = 256'd28334198897217871282176;
#0 pkgValid = 1'd0;
#0 metaWritten_1 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= pkgValid;
        end else if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= rxEng_checksumValidFifo_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_299)) begin
        if ((1'b1 == ap_condition_273)) begin
            ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= p_Result_s_fu_455_p2;
        end else if ((1'b1 == ap_condition_303)) begin
            ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= header_header_V_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302 <= ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (or_ln492_fu_333_p2 == 1'd1)) | ((tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (or_ln492_fu_333_p2 == 1'd1))))) begin
        firstWord <= rxEng_dataBuffer2_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_902 <= firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_902_pp0_iter1_reg <= firstWord_load_reg_902;
        rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg <= rxEng_dataBuffer2_read_reg_910;
        tmp_i_341_reg_906_pp0_iter1_reg <= tmp_i_341_reg_906;
        tmp_i_reg_898 <= tmp_i_nbreadreq_fu_186_p3;
        tmp_i_reg_898_pp0_iter1_reg <= tmp_i_reg_898;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        firstWord_load_reg_902_pp0_iter2_reg <= firstWord_load_reg_902_pp0_iter1_reg;
        metaWritten_1_load_reg_951_pp0_iter2_reg <= metaWritten_1_load_reg_951;
        pkgValid_loc_0_i_reg_281_pp0_iter2_reg <= pkgValid_loc_0_i_reg_281;
        rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg <= rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg;
        tmp_i_341_reg_906_pp0_iter2_reg <= tmp_i_341_reg_906_pp0_iter1_reg;
        tmp_i_reg_898_pp0_iter2_reg <= tmp_i_reg_898_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0))))) begin
        header_header_V_2 <= p_Result_s_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (or_ln492_1_fu_478_p2 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (or_ln492_1_fu_478_p2 == 1'd1))))) begin
        header_idx_2 <= select_ln492_fu_488_p3;
        header_ready_1 <= xor_ln492_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (or_ln492_2_fu_495_p2 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (or_ln492_2_fu_495_p2 == 1'd1))))) begin
        metaWritten_1 <= xor_ln492_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1))))) begin
        metaWritten_1_load_reg_951 <= metaWritten_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((metaWritten_1_load_reg_951 == 1'd0) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_951 == 1'd0) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1))))) begin
        meta_dataOffset_V_1_reg_965 <= {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[199:196]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1))))) begin
        or_ln457_reg_961 <= or_ln457_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1))))) begin
        or_ln478_reg_975 <= or_ln478_fu_873_p2;
        tmp_303_reg_970 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[32'd201];
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid <= rxEng_checksumValidFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid_loc_0_i_reg_281 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op40_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read_reg_910 <= rxEng_dataBuffer2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_341_reg_906 <= tmp_i_341_nbreadreq_fu_194_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1))))) begin
        tmp_last_V_reg_917 <= rxEng_dataBuffer2_dout[32'd576];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_186_p3 == 1'd1)) begin
        if ((firstWord == 1'd0)) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 = 1'd0;
        end else if (((firstWord == 1'd1) & (tmp_i_341_nbreadreq_fu_194_p3 == 1'd1))) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 = 1'd1;
        end else begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249;
        end
    end else begin
        ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)))) begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4 = add_ln67_fu_467_p2;
    end else begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4 = ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 = 1'd1;
    end else if ((((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 = 1'd0;
    end else begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 = ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260;
    end
end

always @ (*) begin
    if ((((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (metaWritten_1_load_load_fu_474_p1 == 1'd0)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (metaWritten_1_load_load_fu_474_p1 == 1'd0)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 = 1'd1;
    end else if ((((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (metaWritten_1_load_load_fu_474_p1 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (metaWritten_1_load_load_fu_474_p1 == 1'd1)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 = ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op133_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_blk_n = rxEng2portTable_check_req_full_n;
    end else begin
        rxEng2portTable_check_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op133_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_write = 1'b1;
    end else begin
        rxEng2portTable_check_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_checksumValidFifo_blk_n = rxEng_checksumValidFifo_empty_n;
    end else begin
        rxEng_checksumValidFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_checksumValidFifo_read = 1'b1;
    end else begin
        rxEng_checksumValidFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_dataBuffer2_blk_n = rxEng_dataBuffer2_empty_n;
    end else begin
        rxEng_dataBuffer2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op40_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read = 1'b1;
    end else begin
        rxEng_dataBuffer2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op142_write_state4 == 1'b1))) begin
        rxEng_dataBuffer3a_blk_n = rxEng_dataBuffer3a_full_n;
    end else begin
        rxEng_dataBuffer3a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op142_write_state4 == 1'b1))) begin
        rxEng_dataBuffer3a_write = 1'b1;
    end else begin
        rxEng_dataBuffer3a_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op131_write_state3 == 1'b1))) begin
        rxEng_headerMetaFifo_blk_n = rxEng_headerMetaFifo_full_n;
    end else begin
        rxEng_headerMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op131_write_state3 == 1'b1))) begin
        rxEng_headerMetaFifo_write = 1'b1;
    end else begin
        rxEng_headerMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op147_write_state4 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_blk_n = rxEng_optionalFieldsMetaFifo_full_n;
    end else begin
        rxEng_optionalFieldsMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op147_write_state4 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_write = 1'b1;
    end else begin
        rxEng_optionalFieldsMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op137_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_blk_n = rxEng_tupleBuffer_full_n;
    end else begin
        rxEng_tupleBuffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op137_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_write = 1'b1;
    end else begin
        rxEng_tupleBuffer_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_fu_879_p2 = ($signed(meta_dataOffset_V_1_reg_965) + $signed(4'd11));

assign add_ln67_fu_467_p2 = (header_idx_2 + 16'd1);

assign and_ln414_21_fu_449_p2 = (xor_ln414_fu_437_p2 & select_ln414_18_fu_407_p3);

assign and_ln414_fu_443_p2 = (or_ln414_fu_431_p2 & header_header_V_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op142_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_headerMetaFifo_full_n == 1'b0) & (ap_predicate_op131_write_state3 == 1'b1)) | ((ap_predicate_op137_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op133_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op142_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_headerMetaFifo_full_n == 1'b0) & (ap_predicate_op131_write_state3 == 1'b1)) | ((ap_predicate_op137_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op133_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op142_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_headerMetaFifo_full_n == 1'b0) & (ap_predicate_op131_write_state3 == 1'b1)) | ((ap_predicate_op137_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op133_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((rxEng_headerMetaFifo_full_n == 1'b0) & (ap_predicate_op131_write_state3 == 1'b1)) | ((ap_predicate_op137_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op133_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op147_write_state4 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op142_write_state4 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_273 = (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_292 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_299 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_303 = (((firstWord_load_reg_902 == 1'd0) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd1)) | ((tmp_i_341_reg_906 == 1'd1) & (tmp_i_reg_898 == 1'd1) & (header_ready_1_load_load_fu_345_p1 == 1'd1)));
end

always @ (*) begin
    ap_condition_66 = ((firstWord == 1'd1) & (tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302 = 'bx;

assign ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271 = 'bx;

assign ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291 = 'bx;

always @ (*) begin
    ap_predicate_op131_write_state3 = (((metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op133_write_state3 = (((metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op137_write_state3 = (((metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_341_reg_906_pp0_iter1_reg == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)) | ((firstWord_load_reg_902_pp0_iter1_reg == 1'd0) & (metaWritten_1_load_reg_951 == 1'd0) & (pkgValid_loc_0_i_reg_281 == 1'd1) & (tmp_i_reg_898_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op142_write_state4 = (((firstWord_load_reg_902_pp0_iter2_reg == 1'd0) & (or_ln457_reg_961 == 1'd1) & (pkgValid_loc_0_i_reg_281_pp0_iter2_reg == 1'd1) & (tmp_i_reg_898_pp0_iter2_reg == 1'd1)) | ((or_ln457_reg_961 == 1'd1) & (pkgValid_loc_0_i_reg_281_pp0_iter2_reg == 1'd1) & (tmp_i_341_reg_906_pp0_iter2_reg == 1'd1) & (tmp_i_reg_898_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op147_write_state4 = (((or_ln478_reg_975 == 1'd1) & (metaWritten_1_load_reg_951_pp0_iter2_reg == 1'd0) & (firstWord_load_reg_902_pp0_iter2_reg == 1'd0) & (pkgValid_loc_0_i_reg_281_pp0_iter2_reg == 1'd1) & (tmp_i_reg_898_pp0_iter2_reg == 1'd1)) | ((or_ln478_reg_975 == 1'd1) & (metaWritten_1_load_reg_951_pp0_iter2_reg == 1'd0) & (pkgValid_loc_0_i_reg_281_pp0_iter2_reg == 1'd1) & (tmp_i_341_reg_906_pp0_iter2_reg == 1'd1) & (tmp_i_reg_898_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((firstWord == 1'd1) & (tmp_i_341_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1));
end

assign header_ready_1_load_load_fu_345_p1 = header_ready_1;

assign icmp_ln1069_4_fu_861_p2 = ((p_Result_193_fu_706_p3 != zext_ln232_15_fu_732_p1) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_568_p2 = ((p_Result_192_fu_538_p3 != zext_ln1542_fu_564_p1) ? 1'b1 : 1'b0);

assign icmp_ln1081_4_fu_867_p2 = ((meta_dataOffset_V_1_fu_714_p4 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1081_fu_574_p2 = ((lhs_fu_546_p4 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_372_p2 = ((zext_ln414_fu_368_p1 != 24'd0) ? 1'b1 : 1'b0);

assign lhs_fu_546_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[199:196]}};

assign metaWritten_1_load_load_fu_474_p1 = metaWritten_1;

assign meta_dataOffset_V_1_fu_714_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[199:196]}};

assign meta_length_V_1_fu_736_p2 = (p_Result_193_fu_706_p3 - zext_ln232_15_fu_732_p1);

assign or_ln174_266_i_fu_884_p4 = {{{tmp_303_reg_970}, {4'd0}}, {add_ln232_fu_879_p2}};

assign or_ln174_s_fu_774_p23 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {meta_dataOffset_V_1_fu_714_p4}}}, {7'd0}}}, {tmp_304_fu_766_p3}}}, {7'd0}}}, {tmp_303_fu_758_p3}}}, {7'd0}}}, {tmp_302_fu_750_p3}}}, {7'd0}}}, {tmp_301_fu_742_p3}}}, {meta_length_V_1_fu_736_p2}}}, {16'd0}}}, {tmp_453_i_fu_676_p4}}}, {tmp_452_i_fu_666_p4}}}, {tmp_451_i_fu_656_p4}}}, {tmp_450_i_fu_646_p4}}}, {tmp_449_i_fu_636_p4}}}, {tmp_448_i_fu_626_p4}}}, {tmp_447_i_fu_616_p4}}}, {tmp_446_i_fu_606_p4}}}, {tmp_445_i_fu_596_p4}}}, {tmp_444_i_fu_586_p4}};

assign or_ln414_fu_431_p2 = (select_ln414_20_fu_423_p3 | select_ln414_19_fu_415_p3);

assign or_ln457_fu_580_p2 = (icmp_ln1081_fu_574_p2 | icmp_ln1069_fu_568_p2);

assign or_ln478_fu_873_p2 = (icmp_ln1081_4_fu_867_p2 | icmp_ln1069_4_fu_861_p2);

assign or_ln492_1_fu_478_p2 = (tmp_last_V_reg_917 | ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4);

assign or_ln492_2_fu_495_p2 = (tmp_last_V_reg_917 | ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4);

assign or_ln492_fu_333_p2 = (tmp_last_V_fu_315_p3 | ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4);

assign p_Result_192_fu_538_p3 = {{tmp_442_i_fu_528_p4}, {tmp_441_i_fu_518_p4}};

assign p_Result_193_fu_706_p3 = {{tmp_455_i_fu_696_p4}, {tmp_454_i_fu_686_p4}};

assign p_Result_s_fu_455_p2 = (and_ln414_fu_443_p2 | and_ln414_21_fu_449_p2);

assign ret_V_fu_556_p3 = {{lhs_fu_546_p4}, {2'd0}};

assign rxEng2portTable_check_req_din = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[127:112]}};

assign rxEng_dataBuffer3a_din = rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg;

assign rxEng_headerMetaFifo_din = or_ln174_s_fu_774_p23;

assign rxEng_optionalFieldsMetaFifo_din = or_ln174_266_i_fu_884_p4;

assign rxEng_tupleBuffer_din = {{tmp_s_fu_838_p4}, {trunc_ln174_fu_848_p1}};

assign select_ln414_18_fu_407_p3 = ((icmp_ln414_fu_372_p2[0:0] == 1'b1) ? tmp_300_fu_397_p4 : tmp_305_fu_357_p1);

assign select_ln414_19_fu_415_p3 = ((icmp_ln414_fu_372_p2[0:0] == 1'b1) ? 256'd57896044618658097711785492504343953926634992332820282019728792003956564819967 : 256'd0);

assign select_ln414_20_fu_423_p3 = ((icmp_ln414_fu_372_p2[0:0] == 1'b1) ? 256'd115792089237316195423570985008687907853269984665640564039457584007913129639934 : 256'd0);

assign select_ln414_fu_389_p3 = ((icmp_ln414_fu_372_p2[0:0] == 1'b1) ? st_fu_381_p3 : tmp_305_fu_357_p1);

assign select_ln492_fu_488_p3 = ((tmp_last_V_reg_917[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4);

assign shl_ln3_fu_724_p3 = {{meta_dataOffset_V_1_fu_714_p4}, {2'd0}};

assign st_fu_381_p3 = {{trunc_ln414_fu_378_p1}, {255'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_389_p3) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_300_fu_397_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_300_fu_397_p4[ap_tvar_int_0] = select_ln414_fu_389_p3[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_301_fu_742_p3 = ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[32'd204];

assign tmp_302_fu_750_p3 = ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[32'd202];

assign tmp_303_fu_758_p3 = ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[32'd201];

assign tmp_304_fu_766_p3 = ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[32'd200];

assign tmp_305_fu_357_p1 = rxEng_dataBuffer2_read_reg_910[255:0];

assign tmp_441_i_fu_518_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[95:88]}};

assign tmp_442_i_fu_528_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[87:80]}};

assign tmp_444_i_fu_586_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[159:152]}};

assign tmp_445_i_fu_596_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[151:144]}};

assign tmp_446_i_fu_606_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[143:136]}};

assign tmp_447_i_fu_616_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[135:128]}};

assign tmp_448_i_fu_626_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[191:184]}};

assign tmp_449_i_fu_636_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[183:176]}};

assign tmp_450_i_fu_646_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[175:168]}};

assign tmp_451_i_fu_656_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[167:160]}};

assign tmp_452_i_fu_666_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[223:216]}};

assign tmp_453_i_fu_676_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[215:208]}};

assign tmp_454_i_fu_686_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[95:88]}};

assign tmp_455_i_fu_696_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[87:80]}};

assign tmp_fu_360_p3 = {{header_idx_2}, {1'd0}};

assign tmp_i_341_nbreadreq_fu_194_p3 = rxEng_checksumValidFifo_empty_n;

assign tmp_i_nbreadreq_fu_186_p3 = rxEng_dataBuffer2_empty_n;

assign tmp_last_V_fu_315_p3 = rxEng_dataBuffer2_dout[32'd576];

assign tmp_s_fu_838_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[127:96]}};

assign trunc_ln174_fu_848_p1 = ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302[63:0];

assign trunc_ln414_fu_378_p1 = rxEng_dataBuffer2_read_reg_910[0:0];

assign xor_ln414_fu_437_p2 = (or_ln414_fu_431_p2 ^ 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign xor_ln492_fu_483_p2 = (tmp_last_V_reg_917 ^ 1'd1);

assign zext_ln1542_fu_564_p1 = ret_V_fu_556_p3;

assign zext_ln232_15_fu_732_p1 = shl_ln3_fu_724_p3;

assign zext_ln414_fu_368_p1 = tmp_fu_360_p3;

endmodule //toe_top_processPseudoHeader_512_s
