{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672180224565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672180224566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 17:30:24 2022 " "Processing started: Tue Dec 27 17:30:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672180224566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180224566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc-V_Core -c Risc-V_Core " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc-V_Core -c Risc-V_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180224566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672180224658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672180224658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/RiscV_Core.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/RiscV_Core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Core " "Found entity 1: RISCV_Core" {  } { { "Verilog Source/RiscV_Core.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/RiscV_Defines&Packages.sv 1 0 " "Found 1 design units, including 0 entities, in source file Verilog Source/RiscV_Defines&Packages.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscVDefines (SystemVerilog) " "Found design unit 1: RiscVDefines (SystemVerilog)" {  } { { "Verilog Source/RiscV_Defines&Packages.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Testbenches/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Testbenches/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "Verilog Testbenches/fetch_tb.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Testbenches/fetch_tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Verilog Source/decode.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/DRAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/DRAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "Verilog Source/DRAM.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/DRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Verilog Source/execute.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Verilog Source/fetch.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/IRAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/IRAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "Verilog Source/IRAM.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/issue.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/issue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 issue " "Found entity 1: issue" {  } { { "Verilog Source/issue.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/memaccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/memaccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memaccess " "Found entity 1: memaccess" {  } { { "Verilog Source/memaccess.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog Source/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file Verilog Source/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "Verilog Source/writeback.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672180228885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180228885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Core " "Elaborating entity \"RISCV_Core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672180228906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "fetch_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM fetch:fetch_stage\|IRAM:instruction_ram " "Elaborating entity \"IRAM\" for hierarchy \"fetch:fetch_stage\|IRAM:instruction_ram\"" {  } { { "Verilog Source/fetch.sv" "instruction_ram" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228913 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.data_a 0 IRAM.sv(14) " "Net \"data.data_a\" at IRAM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog Source/IRAM.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672180228914 "|RISCV_Core|fetch:fetch_stage|IRAM:instruction_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.waddr_a 0 IRAM.sv(14) " "Net \"data.waddr_a\" at IRAM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog Source/IRAM.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672180228914 "|RISCV_Core|fetch:fetch_stage|IRAM:instruction_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.we_a 0 IRAM.sv(14) " "Net \"data.we_a\" at IRAM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog Source/IRAM.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672180228914 "|RISCV_Core|fetch:fetch_stage|IRAM:instruction_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_stage " "Elaborating entity \"decode\" for hierarchy \"decode:decode_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "decode_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "issue issue:issue_stage " "Elaborating entity \"issue\" for hierarchy \"issue:issue_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "issue_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"execute:execute_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "execute_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memaccess memaccess:memaccess_stage " "Elaborating entity \"memaccess\" for hierarchy \"memaccess:memaccess_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "memaccess_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback writeback:writeback_stage " "Elaborating entity \"writeback\" for hierarchy \"writeback:writeback_stage\"" {  } { { "Verilog Source/RiscV_Core.sv" "writeback_stage" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180228918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672180229042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672180229083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672180229083 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "Verilog Source/RiscV_Core.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672180229095 "|RISCV_Core|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "Verilog Source/RiscV_Core.sv" "" { Text "/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672180229095 "|RISCV_Core|rst_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672180229095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672180229095 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672180229095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672180229095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672180229098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 17:30:29 2022 " "Processing ended: Tue Dec 27 17:30:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672180229098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672180229098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672180229098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672180229098 ""}
