INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.1.op2552052/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1.op2552052/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2019.1.op2552052/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/centos/git/dandelion-aws/hdk/common/verif/include/sh_dpi_tasks.svh:656]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/centos/git/dandelion-aws/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi4_slave_bfm(ECC_ADDR_HI=0,ECC...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.axi_bus_t
Compiling module xil_defaultlib.cfg_bus_t
Compiling module xil_defaultlib.scrb_bus_t
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_m00_regslice...
Compiling module xil_defaultlib.m00_couplers_imp_1QBJ6U2
Compiling module xil_defaultlib.cl_axi_interconnect_m01_regslice...
Compiling module xil_defaultlib.m01_couplers_imp_10IMR9A
Compiling module xil_defaultlib.cl_axi_interconnect_m02_regslice...
Compiling module xil_defaultlib.m02_couplers_imp_APDUS2
Compiling module xil_defaultlib.cl_axi_interconnect_m03_regslice...
Compiling module xil_defaultlib.m03_couplers_imp_JAYOMU
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_s00_regslice...
Compiling module xil_defaultlib.s00_couplers_imp_QICM5G
Compiling module xil_defaultlib.cl_axi_interconnect_s01_regslice...
Compiling module xil_defaultlib.s01_couplers_imp_GSTXQ8
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.cl_axi_interconnect_xbar_0
Compiling module xil_defaultlib.cl_axi_interconnect_axi_intercon...
Compiling module xil_defaultlib.cl_axi_interconnect
Compiling module xil_defaultlib.lib_pipe(WIDTH=66,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=33,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=69,STAGES=4)
Compiling module xil_defaultlib.mem_scrb(ID_WIDTH=6,USER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3276...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bram_2rw(WIDTH=128,ADDR_WIDTH=8,...
Compiling module xil_defaultlib.flop_fifo(WIDTH=92,DEPTH=4)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3077...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=30...
Compiling module xil_defaultlib.bram_2rw(WIDTH=601,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=2662...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=26...
Compiling module xil_defaultlib.bram_2rw(WIDTH=520,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xil_defaultlib.bram_2rw(WIDTH=64,ADDR_WIDTH=5,D...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling module xil_defaultlib.bram_2rw(WIDTH=512,ADDR_WIDTH=5,...
Compiling module xil_defaultlib.cl_tst_default
Compiling module xil_defaultlib.cl_tst_scrb(SCRB_MAX_ADDR=64'b01...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_srl_r...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.src_register_slice
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.dest_register_slice
Compiling module xil_defaultlib.cl_dma_pcis_slv(NO_SCRB_INST=0)
Compiling module xil_defaultlib.DCR
Compiling module xil_defaultlib.Arbiter
Compiling module xil_defaultlib.VME
Compiling module xil_defaultlib.Queue
Compiling module xil_defaultlib.DandelionF1DTAShell
Compiling module xil_defaultlib.DandelionF1Accel
Compiling module xil_defaultlib.cl_pcim_mstr
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.cl_ocl_slv
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.axi_mem_model(ECC_ADDR_HI=0,ECC_...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.sh_ddr(DDR_B_PRESENT=0,DDR_D_PRE...
Compiling module xil_defaultlib.lib_pipe(WIDTH=32,STAGES=4)
Compiling module xil_defaultlib.cl_int_tst
Compiling module xil_defaultlib.cl_int_slv
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8192...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=81...
Compiling module xil_defaultlib.bram_2rw(ADDR_WIDTH=8,DEPTH=256)
Compiling module xil_defaultlib.axil_slave
Compiling module xil_defaultlib.cl_sda_slv
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Built simulation snapshot tb
