#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 11:53:23 2022
# Process ID: 55246
# Current directory: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/src/processing_element
# Command line: vivado -mode batch -source sim.tcl
# Log file: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/src/processing_element/vivado.log
# Journal file: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/src/processing_element/vivado.jou
#-----------------------------------------------------------
source sim.tcl
# create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_acc
ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.
INFO: [Common 17-206] Exiting Vivado at Tue May  3 11:54:02 2022...
