synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 29 09:00:30 2018


Command Line:  synthesis -f alu_8bit_impl1_lattice.synproj -gui -msgset D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lattice/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1 (searchpath added)
-p D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu (searchpath added)
VHDL library = work
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/arithmetic_unit.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/logic_unit.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/debouncer.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/decoder_7seg.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/double_dabble.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/top.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/display_driver.vhd
NGD file = alu_8bit_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lattice/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1". VHDL-1504
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd(18): analyzing entity arithmeticunit. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd(28): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd(19): analyzing entity logicunit. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd(31): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/debouncer.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9