Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 00:04:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42/post_route_timing.rpt
| Design       : sum_complex_vector_unit_18_18_16_42
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_reg[1]/C               sum_real_2_reg[17]/D           3.573         
counter_reg[1]/C               sum_real_2_reg[16]/D           3.639         
counter_reg[1]/C               sum_real_2_reg[15]/D           3.705         
counter_reg[1]/C               sum_real_2_reg[13]/D           3.719         
counter_reg[1]/C               sum_imag_2_reg[17]/D           3.729         
counter_reg[1]/C               sum_real_2_reg[14]/D           3.762         
counter_reg[1]/C               sum_real_2_reg[12]/D           3.785         
counter_reg[1]/C               sum_imag_2_reg[16]/D           3.800         
counter_reg[1]/C               sum_imag_2_reg[15]/D           3.814         
counter_reg[1]/C               sum_imag_2_reg[13]/D           3.818         
counter_reg[1]/C               sum_real_2_reg[11]/D           3.863         
counter_reg[1]/C               sum_imag_2_reg[14]/D           3.867         
counter_reg[1]/C               sum_imag_2_reg[12]/D           3.889         
counter_reg[1]/C               sum_real_2_reg[10]/D           3.912         
counter_reg[1]/C               sum_imag_1_reg[17]/D           3.951         
counter_reg[1]/C               sum_real_1_reg[17]/D           3.975         
counter_reg[1]/C               sum_imag_2_reg[11]/D           3.991         
counter_reg[1]/C               sum_imag_1_reg[16]/D           4.017         
counter_reg[1]/C               sum_imag_1_reg[15]/D           4.029         
counter_reg[1]/C               sum_imag_2_reg[10]/D           4.036         
counter_reg[1]/C               sum_imag_1_reg[13]/D           4.043         
counter_reg[1]/C               sum_real_1_reg[16]/D           4.046         
counter_reg[1]/C               sum_real_1_reg[15]/D           4.060         
counter_reg[1]/C               sum_real_1_reg[13]/D           4.064         
counter_reg[1]/C               sum_real_2_reg[9]/D            4.065         
counter_reg[1]/C               sum_imag_1_reg[14]/D           4.086         
counter_reg[1]/C               sum_imag_1_reg[12]/D           4.109         
counter_reg[1]/C               sum_real_1_reg[14]/D           4.113         
counter_reg[1]/C               sum_imag_1_reg[11]/D           4.121         
counter_reg[1]/C               sum_real_2_reg[8]/D            4.131         
counter_reg[1]/C               sum_real_1_reg[12]/D           4.135         
counter_reg[1]/C               sum_imag_1_reg[9]/D            4.135         
counter_reg[1]/C               sum_imag_2_reg[9]/D            4.140         
counter_reg[1]/C               sum_imag_6_reg[17]/D           4.146         
counter_reg[1]/C               sum_real_1_reg[11]/D           4.149         
counter_reg[9]/C               sum_real_11_reg[17]/D          4.152         
counter_reg[1]/C               sum_real_1_reg[9]/D            4.153         
counter_reg[1]/C               sum_imag_1_reg[10]/D           4.178         
counter_reg[1]/C               sum_imag_7_reg[17]/D           4.198         
counter_reg[1]/C               sum_imag_1_reg[8]/D            4.201         
counter_reg[1]/C               sum_real_1_reg[10]/D           4.202         
counter_reg[1]/C               sum_real_2_reg[7]/D            4.209         
counter_reg[1]/C               sum_imag_6_reg[16]/D           4.212         
counter_reg[1]/C               sum_imag_1_reg[7]/D            4.213         
counter_reg[9]/C               sum_real_11_reg[16]/D          4.218         
counter_reg[1]/C               sum_real_1_reg[8]/D            4.224         
counter_reg[1]/C               sum_imag_1_reg[5]/D            4.227         
counter_reg[9]/C               sum_real_11_reg[15]/D          4.230         
counter_reg[1]/C               sum_real_1_reg[7]/D            4.238         
counter_reg[1]/C               sum_real_1_reg[5]/D            4.242         
counter_reg[9]/C               sum_real_11_reg[13]/D          4.244         
counter_reg[1]/C               sum_imag_2_reg[8]/D            4.256         
counter_reg[1]/C               sum_real_2_reg[6]/D            4.258         
counter_reg[1]/C               sum_imag_7_reg[16]/D           4.264         
counter_reg[1]/C               sum_real_6_reg[17]/D           4.269         
counter_reg[1]/C               sum_imag_1_reg[6]/D            4.270         
counter_reg[1]/C               sum_real_2_reg[5]/D            4.272         
counter_reg[1]/C               sum_imag_7_reg[15]/D           4.276         
counter_reg[9]/C               sum_real_11_reg[14]/D          4.287         
counter_reg[1]/C               sum_imag_7_reg[13]/D           4.290         
counter_reg[1]/C               sum_real_1_reg[6]/D            4.291         
counter_reg[1]/C               sum_imag_6_reg[15]/D           4.291         
counter_reg[1]/C               sum_imag_1_reg[4]/D            4.293         
counter_reg[1]/C               sum_imag_6_reg[13]/D           4.305         
counter_reg[9]/C               sum_real_11_reg[12]/D          4.310         
counter_reg[1]/C               sum_real_1_reg[4]/D            4.313         
counter_reg[9]/C               sum_real_11_reg[11]/D          4.322         
counter_reg[1]/C               sum_imag_7_reg[14]/D           4.333         
counter_reg[1]/C               sum_real_6_reg[16]/D           4.335         
counter_reg[9]/C               sum_real_11_reg[9]/D           4.336         
counter_reg[1]/C               sum_real_2_reg[4]/D            4.338         
counter_reg[1]/C               sum_imag_6_reg[14]/D           4.342         
counter_reg[1]/C               sum_imag_7_reg[12]/D           4.356         
counter_reg[1]/C               sum_imag_6_reg[12]/D           4.371         
counter_reg[1]/C               sum_real_6_reg[15]/D           4.377         
counter_reg[9]/C               sum_real_12_reg[17]/D          4.379         
counter_reg[9]/C               sum_real_11_reg[10]/D          4.379         
counter_reg[1]/C               sum_imag_6_reg[11]/D           4.383         
counter_reg[9]/C               sum_imag_10_reg[17]/D          4.389         
counter_reg[1]/C               sum_real_6_reg[13]/D           4.391         
counter_reg[1]/C               sum_imag_6_reg[9]/D            4.397         
counter_reg[9]/C               sum_real_11_reg[8]/D           4.402         
counter_reg[1]/C               sum_real_1_reg[3]/D            4.407         
counter_reg[9]/C               sum_real_11_reg[7]/D           4.414         
counter_reg[9]/C               sum_real_11_reg[5]/D           4.428         
counter_reg[1]/C               sum_real_6_reg[14]/D           4.434         
counter_reg[1]/C               sum_imag_6_reg[10]/D           4.440         
counter_reg[9]/C               sum_real_12_reg[16]/D          4.445         
counter_reg[1]/C               sum_real_1_reg[2]/D            4.452         
counter_reg[9]/C               sum_real_12_reg[15]/D          4.457         
counter_reg[1]/C               sum_real_6_reg[12]/D           4.457         
counter_reg[9]/C               sum_imag_10_reg[16]/D          4.460         
counter_reg[1]/C               sum_imag_7_reg[11]/D           4.460         
counter_reg[1]/C               sum_imag_6_reg[8]/D            4.463         
counter_reg[1]/C               sum_imag_13_reg[17]/D          4.469         
counter_reg[9]/C               sum_real_12_reg[13]/D          4.471         
counter_reg[9]/C               sum_real_11_reg[6]/D           4.471         
counter_reg[9]/C               sum_imag_10_reg[15]/D          4.474         
counter_reg[1]/C               sum_imag_6_reg[7]/D            4.475         
counter_reg[9]/C               sum_imag_10_reg[13]/D          4.478         



