Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx-Vitis/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto aac5228c0d024a9aa76d8111b402dfc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipline_divider_tb_behav xil_defaultlib.pipline_divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_divider(D=3)
Compiling module xil_defaultlib.pipline_divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipline_divider_tb_behav
