Classic Timing Analyzer report for CPU
Thu Mar 25 11:15:38 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.388 ns                         ; reset                                  ; Controle:Controle|RegShftCtrl[1]              ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.960 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[27]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.704 ns                        ; reset                                  ; Controle:Controle|ALUControl[1]               ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 64.28 MHz ( period = 15.558 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[26]              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]       ; clock      ; clock    ; 671          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                               ;            ;          ; 671          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.28 MHz ( period = 15.558 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.558 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 64.56 MHz ( period = 15.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 64.56 MHz ( period = 15.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 65.00 MHz ( period = 15.384 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 65.08 MHz ( period = 15.366 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 65.08 MHz ( period = 15.366 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 65.10 MHz ( period = 15.360 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 65.10 MHz ( period = 15.360 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 65.15 MHz ( period = 15.350 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 65.68 MHz ( period = 15.226 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 65.84 MHz ( period = 15.188 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 65.84 MHz ( period = 15.188 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][29] ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 65.95 MHz ( period = 15.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.758 ns                ;
; N/A                                     ; 65.99 MHz ( period = 15.154 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 65.99 MHz ( period = 15.154 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][29] ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][29] ; clock      ; clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 66.71 MHz ( period = 14.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 66.71 MHz ( period = 14.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][29] ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[26][31] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 67.62 MHz ( period = 14.788 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][22] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][23] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][20] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][8]  ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][9]  ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][10] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][11] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][12] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][13] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][14] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][21] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][19] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][16] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[10][17] ; clock      ; clock    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][8]   ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][30] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 67.83 MHz ( period = 14.742 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[5][5]   ; clock      ; clock    ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 67.83 MHz ( period = 14.742 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[5][17]  ; clock      ; clock    ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[22][24] ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[22][22] ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[22][23] ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[5][31]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][29] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][28] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][26] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][27] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][24] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][25] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][22] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][23] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[14][21] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.96 MHz ( period = 14.714 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[24][30] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 68.01 MHz ( period = 14.704 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][8]   ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 68.04 MHz ( period = 14.698 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.463 ns                ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][21] ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][26]  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][27]  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][24]  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][24] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][25]  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][23]  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 68.08 MHz ( period = 14.688 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][23] ; clock      ; clock    ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][23]  ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 68.24 MHz ( period = 14.654 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; 68.24 MHz ( period = 14.654 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][20]  ; clock      ; clock    ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[5][2]   ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][24]  ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][22]  ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][23]  ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 68.31 MHz ( period = 14.640 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][2]   ; clock      ; clock    ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 68.35 MHz ( period = 14.630 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[26][31] ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 68.39 MHz ( period = 14.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][4]  ; clock      ; clock    ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 68.39 MHz ( period = 14.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][5]  ; clock      ; clock    ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 68.39 MHz ( period = 14.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][6]  ; clock      ; clock    ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][22] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][23] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][20] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][8]  ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][9]  ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][10] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][11] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][12] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][13] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][14] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][21] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][19] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][16] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.43 MHz ( period = 14.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[10][17] ; clock      ; clock    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 68.45 MHz ( period = 14.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 68.46 MHz ( period = 14.608 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 68.46 MHz ( period = 14.608 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 68.54 MHz ( period = 14.590 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][30] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.54 MHz ( period = 14.590 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][1]   ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][2]   ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][4]   ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][15]  ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][2]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][3]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][4]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][5]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][6]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][7]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][8]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][9]   ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][10]  ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][15]  ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][7]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][8]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][9]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[17][17] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][21] ; clock      ; clock    ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][24] ; clock      ; clock    ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][23] ; clock      ; clock    ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 68.65 MHz ( period = 14.566 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][7]   ; clock      ; clock    ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][16]  ; clock      ; clock    ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 68.67 MHz ( period = 14.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][30] ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][29]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][28]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][26]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][27]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][24]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][25]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][22]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][23]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[8][21]  ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 68.80 MHz ( period = 14.534 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 68.82 MHz ( period = 14.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][26]  ; clock      ; clock    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][26] ; clock      ; clock    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][24]  ; clock      ; clock    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][25]  ; clock      ; clock    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][22] ; clock      ; clock    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][22] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][23]  ; clock      ; clock    ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][23] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][20] ; clock      ; clock    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][20] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][8]  ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][9]  ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][10] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][11] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][12] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][13] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][14] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][21] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][21] ; clock      ; clock    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][18] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][19] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][16] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[10][17] ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 68.84 MHz ( period = 14.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][31]  ; clock      ; clock    ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 68.84 MHz ( period = 14.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; 68.90 MHz ( period = 14.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][1]  ; clock      ; clock    ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 68.90 MHz ( period = 14.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][24] ; clock      ; clock    ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][28] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][26] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][27] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][24] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][25] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][22] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][23] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][23]  ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[15][20] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 0.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; loadsize:loadsize|saida[26]                ; clock      ; clock    ; None                       ; None                       ; 0.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; loadsize:loadsize|saida[20]                ; clock      ; clock    ; None                       ; None                       ; 0.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; loadsize:loadsize|saida[22]                ; clock      ; clock    ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[21]                          ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[9]                           ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; loadsize:loadsize|saida[19]                ; clock      ; clock    ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; loadsize:loadsize|saida[30]                ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[8]                           ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; loadsize:loadsize|saida[18]                ; clock      ; clock    ; None                       ; None                       ; 0.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[22]                          ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[30]                          ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[31]                          ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; loadsize:loadsize|saida[14]                ; clock      ; clock    ; None                       ; None                       ; 0.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[27]                          ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; loadsize:loadsize|saida[17]                ; clock      ; clock    ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[26]                          ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; loadsize:loadsize|saida[10]                ; clock      ; clock    ; None                       ; None                       ; 0.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; loadsize:loadsize|saida[6]                 ; clock      ; clock    ; None                       ; None                       ; 0.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; loadsize:loadsize|saida[5]                 ; clock      ; clock    ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; loadsize:loadsize|saida[7]                 ; clock      ; clock    ; None                       ; None                       ; 0.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[28]                          ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[18]                          ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; loadsize:loadsize|saida[11]                ; clock      ; clock    ; None                       ; None                       ; 0.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[25]                          ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; loadsize:loadsize|saida[31]                ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[17]                          ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[29]                          ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; loadsize:loadsize|saida[15]                ; clock      ; clock    ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; loadsize:loadsize|saida[13]                ; clock      ; clock    ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; loadsize:loadsize|saida[12]                ; clock      ; clock    ; None                       ; None                       ; 0.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; loadsize:loadsize|saida[3]                 ; clock      ; clock    ; None                       ; None                       ; 0.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; loadsize:loadsize|saida[1]                 ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[27]         ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[24]                          ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[19]                          ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; loadsize:loadsize|saida[4]                 ; clock      ; clock    ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; loadsize:loadsize|saida[24]                ; clock      ; clock    ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[9]          ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; loadsize:loadsize|saida[29]                ; clock      ; clock    ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; loadsize:loadsize|saida[16]                ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[23]                          ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:XCHG|Saida[13]                          ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[17]         ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[30]         ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; loadsize:loadsize|saida[28]                ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; loadsize:loadsize|saida[27]                ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[29]         ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; loadsize:loadsize|saida[8]                 ; clock      ; clock    ; None                       ; None                       ; 1.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; loadsize:loadsize|saida[23]                ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 5.388 ns   ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A   ; None         ; 5.388 ns   ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A   ; None         ; 5.149 ns   ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A   ; None         ; 5.149 ns   ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A   ; None         ; 5.149 ns   ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A   ; None         ; 4.704 ns   ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A   ; None         ; 4.659 ns   ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A   ; None         ; 4.642 ns   ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A   ; None         ; 4.642 ns   ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A   ; None         ; 4.642 ns   ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A   ; None         ; 4.642 ns   ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A   ; None         ; 4.641 ns   ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A   ; None         ; 4.625 ns   ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A   ; None         ; 4.565 ns   ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 4.480 ns   ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A   ; None         ; 4.384 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 4.365 ns   ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A   ; None         ; 4.357 ns   ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A   ; None         ; 4.295 ns   ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A   ; None         ; 4.295 ns   ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A   ; None         ; 4.231 ns   ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A   ; None         ; 4.210 ns   ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A   ; None         ; 4.210 ns   ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A   ; None         ; 4.147 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 4.119 ns   ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A   ; None         ; 4.089 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 4.066 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 4.024 ns   ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A   ; None         ; 3.979 ns   ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A   ; None         ; 3.968 ns   ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A   ; None         ; 3.968 ns   ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A   ; None         ; 3.968 ns   ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A   ; None         ; 3.922 ns   ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A   ; None         ; 3.909 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 3.846 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 3.839 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A   ; None         ; 3.827 ns   ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A   ; None         ; 3.628 ns   ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A   ; None         ; 3.628 ns   ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A   ; None         ; 3.613 ns   ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A   ; None         ; 3.595 ns   ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A   ; None         ; 3.511 ns   ; reset ; Controle:Controle|XCHGRegWrite                ; clock    ;
; N/A   ; None         ; 3.504 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 3.406 ns   ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A   ; None         ; 3.406 ns   ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A   ; None         ; 3.386 ns   ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A   ; None         ; 3.386 ns   ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A   ; None         ; 3.223 ns   ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A   ; None         ; 3.200 ns   ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A   ; None         ; 3.091 ns   ; reset ; Controle:Controle|estado[2]                   ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.960 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.886 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.757 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.717 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.663 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.661 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.643 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.643 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.521 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.516 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.468 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.447 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.414 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.400 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.332 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.318 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.285 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.265 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.222 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.204 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.180 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.169 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.151 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.089 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.085 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.077 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.042 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.031 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.024 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.011 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.007 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.882 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.846 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.840 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.786 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.768 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.765 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.764 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.761 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.741 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.688 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.649 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.641 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.568 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.515 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.493 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.457 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.446 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.439 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.422 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.419 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.399 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.391 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.368 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.357 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.346 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.332 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.326 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.322 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.319 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.305 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.265 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.219 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.205 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.194 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.176 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.133 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.132 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.123 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.116 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.105 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.070 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.047 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.021 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.020 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.002 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.978 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.899 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.892 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.890 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.886 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.884 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.869 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.865 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.865 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.855 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.851 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.835 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.827 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.801 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.798 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.794 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.761 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.747 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.713 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.713 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.691 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.663 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.663 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.659 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.642 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.631 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.593 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.578 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.556 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.548 ns  ; Registrador:A|Saida[7]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.539 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.538 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.536 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.527 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.524 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.517 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.516 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.508 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.506 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.505 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.482 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.471 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.464 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.463 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.454 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.451 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.450 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.448 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.431 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.428 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.414 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.414 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.411 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.410 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.391 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.371 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.366 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.312 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.305 ns  ; Registrador:A|Saida[7]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.302 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.300 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.298 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.294 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.276 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.264 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.263 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.704 ns ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A           ; None        ; -2.704 ns ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A           ; None        ; -2.704 ns ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A           ; None        ; -2.704 ns ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A           ; None        ; -2.852 ns ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A           ; None        ; -2.857 ns ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A           ; None        ; -2.880 ns ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A           ; None        ; -2.886 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -2.911 ns ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A           ; None        ; -2.961 ns ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A           ; None        ; -2.975 ns ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A           ; None        ; -2.984 ns ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A           ; None        ; -3.122 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -3.147 ns ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A           ; None        ; -3.147 ns ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A           ; None        ; -3.147 ns ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A           ; None        ; -3.167 ns ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A           ; None        ; -3.167 ns ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A           ; None        ; -3.222 ns ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A           ; None        ; -3.230 ns ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A           ; None        ; -3.265 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -3.272 ns ; reset ; Controle:Controle|XCHGRegWrite                ; clock    ;
; N/A           ; None        ; -3.296 ns ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A           ; None        ; -3.296 ns ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A           ; None        ; -3.296 ns ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A           ; None        ; -3.296 ns ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A           ; None        ; -3.299 ns ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -3.308 ns ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; -3.328 ns ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; -3.356 ns ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A           ; None        ; -3.374 ns ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A           ; None        ; -3.389 ns ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A           ; None        ; -3.389 ns ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A           ; None        ; -3.394 ns ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A           ; None        ; -3.435 ns ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A           ; None        ; -3.538 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -3.588 ns ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A           ; None        ; -3.683 ns ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A           ; None        ; -3.740 ns ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A           ; None        ; -3.748 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -3.971 ns ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A           ; None        ; -3.971 ns ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -4.402 ns ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A           ; None        ; -5.149 ns ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A           ; None        ; -5.149 ns ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 11:15:37 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "loadsize:loadsize|saida[0]" is a latch
    Warning: Node "loadsize:loadsize|saida[1]" is a latch
    Warning: Node "loadsize:loadsize|saida[2]" is a latch
    Warning: Node "loadsize:loadsize|saida[3]" is a latch
    Warning: Node "loadsize:loadsize|saida[4]" is a latch
    Warning: Node "loadsize:loadsize|saida[5]" is a latch
    Warning: Node "loadsize:loadsize|saida[6]" is a latch
    Warning: Node "loadsize:loadsize|saida[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "loadsize:loadsize|saida[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[31]" is a latch
    Warning: Node "loadsize:loadsize|saida[29]" is a latch
    Warning: Node "loadsize:loadsize|saida[28]" is a latch
    Warning: Node "loadsize:loadsize|saida[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[27]" is a latch
    Warning: Node "loadsize:loadsize|saida[24]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[25]" is a latch
    Warning: Node "loadsize:loadsize|saida[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[23]" is a latch
    Warning: Node "loadsize:loadsize|saida[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[11]" is a latch
    Warning: Node "loadsize:loadsize|saida[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[13]" is a latch
    Warning: Node "loadsize:loadsize|saida[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[21]" is a latch
    Warning: Node "loadsize:loadsize|saida[18]" is a latch
    Warning: Node "loadsize:loadsize|saida[19]" is a latch
    Warning: Node "loadsize:loadsize|saida[16]" is a latch
    Warning: Node "loadsize:loadsize|saida[17]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "loadsize:loadsize|Equal0~0" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[1]" as buffer
    Info: Detected gated clock "loadsize:loadsize|saida[7]~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
Info: Clock "clock" has Internal fmax of 64.28 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" and destination register "Banco_reg:banco_registradores|Cluster[24][3]" (period= 15.558 ns)
    Info: + Longest register to register delay is 3.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[2]'
        Info: 2: + IC(1.296 ns) + CELL(0.272 ns) = 1.568 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~31'
        Info: 3: + IC(1.583 ns) + CELL(0.746 ns) = 3.897 ns; Loc. = LCFF_X27_Y11_N7; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[24][3]'
        Info: Total cell delay = 1.018 ns ( 26.12 % )
        Info: Total interconnect delay = 2.879 ns ( 73.88 % )
    Info: - Smallest clock skew is -3.792 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1459; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N7; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[24][3]'
            Info: Total cell delay = 1.472 ns ( 59.14 % )
            Info: Total interconnect delay = 1.017 ns ( 40.86 % )
        Info: - Longest clock path from clock "clock" to source register is 6.281 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.157 ns) + CELL(0.712 ns) = 2.723 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 6; REG Node = 'Controle:Controle|RegDest[1]'
            Info: 3: + IC(0.359 ns) + CELL(0.346 ns) = 3.428 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.934 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.866 ns) + CELL(0.053 ns) = 6.281 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[2]'
            Info: Total cell delay = 1.965 ns ( 31.28 % )
            Info: Total interconnect delay = 4.316 ns ( 68.72 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[26]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" for clock "clock" (Hold time is 3.068 ns)
    Info: + Largest clock skew is 3.908 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.399 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.110 ns) + CELL(0.712 ns) = 2.676 ns; Loc. = LCFF_X7_Y12_N29; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.768 ns) + CELL(0.228 ns) = 3.672 ns; Loc. = LCCOMB_X15_Y12_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.757 ns) + CELL(0.000 ns) = 5.429 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.917 ns) + CELL(0.053 ns) = 6.399 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]'
            Info: Total cell delay = 1.847 ns ( 28.86 % )
            Info: Total interconnect delay = 4.552 ns ( 71.14 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1459; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N21; Fanout = 4; REG Node = 'Registrador:MDR|Saida[26]'
            Info: Total cell delay = 1.472 ns ( 59.09 % )
            Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N21; Fanout = 4; REG Node = 'Registrador:MDR|Saida[26]'
        Info: 2: + IC(0.220 ns) + CELL(0.053 ns) = 0.273 ns; Loc. = LCCOMB_X26_Y13_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux26~0'
        Info: 3: + IC(0.245 ns) + CELL(0.228 ns) = 0.746 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]'
        Info: Total cell delay = 0.281 ns ( 37.67 % )
        Info: Total interconnect delay = 0.465 ns ( 62.33 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:Controle|RegShftCtrl[2]" (data pin = "reset", clock pin = "clock") is 5.388 ns
    Info: + Longest pin to register delay is 7.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 58; PIN Node = 'reset'
        Info: 2: + IC(4.283 ns) + CELL(0.357 ns) = 5.514 ns; Loc. = LCCOMB_X6_Y12_N8; Fanout = 1; COMB Node = 'Controle:Controle|RegShftCtrl[2]~1'
        Info: 3: + IC(0.240 ns) + CELL(0.228 ns) = 5.982 ns; Loc. = LCCOMB_X6_Y12_N12; Fanout = 3; COMB Node = 'Controle:Controle|RegShftCtrl[2]~2'
        Info: 4: + IC(1.024 ns) + CELL(0.746 ns) = 7.752 ns; Loc. = LCFF_X14_Y8_N17; Fanout = 42; REG Node = 'Controle:Controle|RegShftCtrl[2]'
        Info: Total cell delay = 2.205 ns ( 28.44 % )
        Info: Total interconnect delay = 5.547 ns ( 71.56 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1459; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X14_Y8_N17; Fanout = 42; REG Node = 'Controle:Controle|RegShftCtrl[2]'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
Info: tco from clock "clock" to destination pin "AluResult[27]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 16.960 ns
    Info: + Longest clock path from clock "clock" to source register is 6.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(1.110 ns) + CELL(0.712 ns) = 2.676 ns; Loc. = LCFF_X7_Y12_N29; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.768 ns) + CELL(0.228 ns) = 3.672 ns; Loc. = LCCOMB_X15_Y12_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.757 ns) + CELL(0.000 ns) = 5.429 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.920 ns) + CELL(0.053 ns) = 6.402 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.847 ns ( 28.85 % )
        Info: Total interconnect delay = 4.555 ns ( 71.15 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.227 ns) + CELL(0.053 ns) = 0.280 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 3; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.228 ns) + CELL(0.053 ns) = 0.561 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~7'
        Info: 4: + IC(0.211 ns) + CELL(0.053 ns) = 0.825 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~1'
        Info: 5: + IC(0.222 ns) + CELL(0.053 ns) = 1.100 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~56'
        Info: 6: + IC(0.310 ns) + CELL(0.053 ns) = 1.463 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~52'
        Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 1.727 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~48'
        Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 1.996 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~44'
        Info: 9: + IC(0.372 ns) + CELL(0.053 ns) = 2.421 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~40'
        Info: 10: + IC(0.308 ns) + CELL(0.053 ns) = 2.782 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~36'
        Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 3.045 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~32'
        Info: 12: + IC(0.310 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~28'
        Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 3.677 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~24'
        Info: 14: + IC(0.236 ns) + CELL(0.053 ns) = 3.966 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~20'
        Info: 15: + IC(0.382 ns) + CELL(0.053 ns) = 4.401 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 16: + IC(0.313 ns) + CELL(0.053 ns) = 4.767 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 17: + IC(1.546 ns) + CELL(0.272 ns) = 6.585 ns; Loc. = LCCOMB_X11_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|Mux4~1'
        Info: 18: + IC(1.819 ns) + CELL(2.154 ns) = 10.558 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'AluResult[27]'
        Info: Total cell delay = 3.221 ns ( 30.51 % )
        Info: Total interconnect delay = 7.337 ns ( 69.49 % )
Info: th for register "Controle:Controle|RegALUOutWrite" (data pin = "reset", clock pin = "clock") is -2.704 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1459; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X10_Y13_N31; Fanout = 32; REG Node = 'Controle:Controle|RegALUOutWrite'
        Info: Total cell delay = 1.472 ns ( 59.05 % )
        Info: Total interconnect delay = 1.021 ns ( 40.95 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 58; PIN Node = 'reset'
        Info: 2: + IC(4.075 ns) + CELL(0.397 ns) = 5.346 ns; Loc. = LCFF_X10_Y13_N31; Fanout = 32; REG Node = 'Controle:Controle|RegALUOutWrite'
        Info: Total cell delay = 1.271 ns ( 23.77 % )
        Info: Total interconnect delay = 4.075 ns ( 76.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Mar 25 11:15:38 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


