# Approximate_Multiplier_Liu_2014
 
A Verilog gate level implementation of the approximate multiplier presented in the paper [A low-power, high-performance approximate multiplier with configurable partial error recovery](https://ieeexplore.ieee.org/document/6800309)

## Reference
C. Liu, J. Han and F. Lombardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery," 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1-4, doi: 10.7873/DATE.2014.108.
