INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol debug_wb_rf_addr, assumed default net type wire [C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/instructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
