v 20140308 2
L 600 200 600 2600 3 10 1 0 -1 -1
L 1000 200 1000 2600 3 10 1 0 -1 -1
L 200 2600 1400 2600 3 10 1 0 -1 -1
L 200 200 1400 200 3 10 1 0 -1 -1
L 200 1200 1400 1200 3 10 1 0 -1 -1
L 200 1440 200 2600 3 10 1 0 -1 -1
L 200 440 200 1360 3 10 1 0 -1 -1
L 1400 840 1400 1560 3 10 1 0 -1 -1
L 1400 200 1400 560 3 10 1 0 -1 -1
L 1400 2240 1400 2600 3 10 1 0 -1 -1
L 200 200 200 360 3 10 1 0 -1 -1
L 750 2325 750 2475 3 10 1 0 -1 -1
L 750 925 750 1075 3 10 1 0 -1 -1
L 750 2325 875 2400 3 10 1 0 -1 -1
L 750 2475 875 2400 3 10 1 0 -1 -1
L 750 925 875 1000 3 10 1 0 -1 -1
L 750 1075 875 1000 3 10 1 0 -1 -1
L 1400 2040 1400 2160 3 10 1 0 -1 -1
L 1400 1840 1400 1960 3 10 1 0 -1 -1
L 1400 1640 1400 1760 3 10 1 0 -1 -1
L 1400 640 1400 760 3 10 1 0 -1 -1
L 1150 2400 1250 2400 3 10 1 0 -1 -1
L 1150 1000 1250 1000 3 10 1 0 -1 -1
L 1150 2400 1200 2475 3 10 1 0 -1 -1
L 1150 2400 1200 2325 3 10 1 0 -1 -1
L 1200 2325 1250 2400 3 10 1 0 -1 -1
L 1200 2475 1250 2400 3 10 1 0 -1 -1
L 1150 1000 1200 1075 3 10 1 0 -1 -1
L 1150 1000 1200 925 3 10 1 0 -1 -1
L 1200 925 1250 1000 3 10 1 0 -1 -1
L 1200 1075 1250 1000 3 10 1 0 -1 -1
P 0 2200 200 2200 1 0 0
{
T 200 2200 5 8 0 0 0 0 1
pintype=in
T 275 2200 9 8 1 1 0 1 1
pinlabel=D1
T 150 2245 5 8 1 1 0 6 1
pinnumber=2
T 200 2200 5 8 0 0 0 2 1
pinseq=1
}
P 0 2000 200 2000 1 0 0
{
T 200 2000 5 8 0 0 0 0 1
pintype=in
T 275 2000 9 8 1 1 0 1 1
pinlabel=D2
T 150 2045 5 8 1 1 0 6 1
pinnumber=4
T 200 2000 5 8 0 0 0 2 1
pinseq=2
}
P 0 1800 200 1800 1 0 0
{
T 200 1800 5 8 0 0 0 0 1
pintype=in
T 275 1800 9 8 1 1 0 1 1
pinlabel=D3
T 150 1845 5 8 1 1 0 6 1
pinnumber=6
T 200 1800 5 8 0 0 0 2 1
pinseq=3
}
P 0 1600 200 1600 1 0 0
{
T 200 1600 5 8 0 0 0 0 1
pintype=in
T 275 1600 9 8 1 1 0 1 1
pinlabel=D4
T 150 1645 5 8 1 1 0 6 1
pinnumber=10
T 200 1600 5 8 0 0 0 2 1
pinseq=4
}
P 0 1400 150 1400 1 0 0
{
T 200 1400 5 8 0 0 0 0 1
pintype=in
T 275 1400 9 8 1 1 0 1 1
pinlabel=E
T 150 1445 5 8 1 1 0 6 1
pinnumber=1
T 200 1400 5 8 0 0 0 2 1
pinseq=5
}
V 200 1400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 800 200 800 1 0 0
{
T 200 800 5 8 0 0 0 0 1
pintype=in
T 275 800 9 8 1 1 0 1 1
pinlabel=D5
T 150 845 5 8 1 1 0 6 1
pinnumber=12
T 200 800 5 8 0 0 0 2 1
pinseq=6
}
P 0 600 200 600 1 0 0
{
T 200 600 5 8 0 0 0 0 1
pintype=in
T 275 600 9 8 1 1 0 1 1
pinlabel=D6
T 150 645 5 8 1 1 0 6 1
pinnumber=14
T 200 600 5 8 0 0 0 2 1
pinseq=7
}
P 0 400 150 400 1 0 0
{
T 200 400 5 8 0 0 0 0 1
pintype=in
T 275 400 9 8 1 1 0 1 1
pinlabel=E
T 150 445 5 8 1 1 0 6 1
pinnumber=15
T 200 400 5 8 0 0 0 2 1
pinseq=8
}
V 200 400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 2200 1450 2200 1 0 0
{
T 1400 2200 5 8 0 0 0 6 1
pintype=out
T 1325 2200 9 8 1 1 0 7 1
pinlabel=1
T 1450 2245 5 8 1 1 0 0 1
pinnumber=3
T 1400 2200 5 8 0 0 0 8 1
pinseq=9
}
V 1400 2200 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 2000 1450 2000 1 0 0
{
T 1400 2000 5 8 0 0 0 6 1
pintype=out
T 1325 2000 9 8 1 1 0 7 1
pinlabel=2
T 1450 2045 5 8 1 1 0 0 1
pinnumber=5
T 1400 2000 5 8 0 0 0 8 1
pinseq=10
}
V 1400 2000 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 1800 1450 1800 1 0 0
{
T 1400 1800 5 8 0 0 0 6 1
pintype=out
T 1325 1800 9 8 1 1 0 7 1
pinlabel=3
T 1450 1845 5 8 1 1 0 0 1
pinnumber=7
T 1400 1800 5 8 0 0 0 8 1
pinseq=11
}
V 1400 1800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 1600 1450 1600 1 0 0
{
T 1400 1600 5 8 0 0 0 6 1
pintype=out
T 1325 1600 9 8 1 1 0 7 1
pinlabel=4
T 1450 1645 5 8 1 1 0 0 1
pinnumber=9
T 1400 1600 5 8 0 0 0 8 1
pinseq=12
}
V 1400 1600 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 800 1450 800 1 0 0
{
T 1400 800 5 8 0 0 0 6 1
pintype=out
T 1325 800 9 8 1 1 0 7 1
pinlabel=5
T 1450 845 5 8 1 1 0 0 1
pinnumber=11
T 1400 800 5 8 0 0 0 8 1
pinseq=13
}
V 1400 800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 600 1450 600 1 0 0
{
T 1400 600 5 8 0 0 0 6 1
pintype=out
T 1325 600 9 8 1 1 0 7 1
pinlabel=6
T 1450 645 5 8 1 1 0 0 1
pinnumber=13
T 1400 600 5 8 0 0 0 8 1
pinseq=14
}
V 1400 600 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 800 2800 8 10 1 1 0 4 1
refdes=DD?
T 800 0 8 10 1 1 0 4 1
value=К176ЛН3
T 0 4300 8 10 0 0 0 0 1
device=LOGIC_GATE
T 0 4100 8 10 0 0 0 0 1
description=6НЕ (Z)
T 0 3900 8 10 0 0 0 0 1
author=Sergey Stepanov <no.such.process@gmail.com>
T 0 3700 8 10 0 0 0 0 1
dist-license=CC BY-NC-SA 4.0
T 0 3500 8 10 0 0 0 0 1
use-license=personal use only
T 0 3300 8 10 0 0 0 0 1
footprint=DIP16.fp
T 0 3100 8 10 0 0 0 0 1
net=GND:8
T 0 2900 8 10 0 0 0 0 1
net=Vcc:16
