<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center">LOW POWER VLSI DESIGN</h1>
<p align="center" class="Syllabus_Code"><strong>Subject Code: 10EC664</strong><br />
<h2 align="center">PART – A</h2>
<h3>UNIT – 1</h3>
<p>Introduction,  Sources of power dissipation, designing for low power. Physics of power  dissipation in MOSFET devices – MIS Structure, Long channel and sub-micron  MOSFET, Gate induced Drain leakage. <strong>6 Hours</strong></p>
<h3>UNIT - 2</h3>
<p>Power  dissipation in CMOS – Short circuit dissipation, dynamic dissipation, Load  capacitance. Low power design limits - Principles of low power design, Hierarchy  of limits, fundamental limits, Material, device, circuit and system<br />
  limits. <strong>8  Hours</strong></p>
<h3>UNIT – 3&amp;4</h3>
<p><strong>SYNTHESIS FOR  LOW POWER: </strong>Behavioral,  Logic and Circuit level approaches, Algorithm level transforms,  Power-constrained Least squares optimization for adaptive and non-adaptive  filters, Circuit activity driven architectural transformations, voltage  scaling, operation reduction and substitution, pre- computation, FSM and  Combinational logic, Transistor sizing. <strong>12 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center">PART – B</h2>
<h3>UNIT – 5&amp;6</h3>
<p><strong>DESIGN AND TEST  OF LOW-VOLTAGE CMOS CIRCUITS: </strong>Introduction, Design style, Leakage  current in Deep sub-micron transistors, device design issues, minimizing short  channel effect, Low voltage design techniques using reverse Vgs, steep sub  threshold swing and multiple threshold voltages, Testing with elevated  intrinsic leakage, multiple supply voltages. <strong>12 Hours</strong></p>
<h3>UNIT - 7</h3>
<p><strong>LOW ENERGY  COMPUTING: </strong>Energy  dissipation in transistor channel, Energy recovery circuit design, designs with  reversible and partially reversible logic, energy recovery in adiabatic logic  and SRAM core, Design of peripheral circuits – address decoder, level shifter  and I/O Buffer, supply clock generation. <strong>7 Hours</strong></p>
<h3>UNIT - 8</h3>
<p><strong>SOFTWARE DESIGN  FOR LOW POWER: </strong>Introduction,  sources of power dissipation, power estimation and optimization. <strong>7 Hours</strong></p>
    
    </div>
    <div class='card'> 
<h4>TEXT BOOK:</h4>
<p>1. <strong>Low-Power  CMOS VLSI Circuit Design</strong>, Kaushik Roy and Sharat C Prasad, John Wiley Pvt.  Ltd, 2008.</p>
    
    </div>

</body>