// Seed: 1124064775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  for (id_36 = id_25; id_27; id_30 += id_8) begin : LABEL_0
    assign id_4[-1 :-1'h0] = id_32;
  end
  always @(-1 or posedge 1);
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_7 = 32'd37
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  inout tri id_1;
  logic [1 'b0 : id_2] id_4;
  assign id_1 = -1;
  parameter id_5 = 1;
  logic [-1 : -1 'b0] id_6, _id_7;
  logic [7:0][-1 : -  1] id_8;
  assign id_4 = id_1;
  assign id_4 = 1;
  wire [-1 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_8,
      id_5,
      id_1,
      id_9,
      id_1,
      id_4,
      id_6,
      id_5,
      id_4,
      id_9,
      id_1,
      id_4,
      id_9,
      id_3,
      id_5,
      id_4,
      id_9,
      id_3,
      id_5,
      id_4,
      id_6,
      id_4,
      id_5,
      id_1,
      id_6,
      id_6,
      id_6,
      id_9,
      id_1,
      id_1,
      id_4,
      id_9
  );
  assign id_8[id_7] = -1;
  wire id_10;
  wire id_11;
endmodule
