// Seed: 183483413
module module_0 ();
  assign id_1 = 1;
  logic id_2;
  reg   id_3;
  initial begin
    id_1 = id_1;
    id_3 <= 1;
  end
  logic id_4;
  assign id_1 = id_3;
  always @(posedge id_2) begin
    id_3 <= 1;
  end
  logic id_5 = 1;
endmodule
