{"vcs1":{"timestamp_begin":1747135479.707285686, "rt":11.71, "ut":11.75, "st":0.72}}
{"vcselab":{"timestamp_begin":1747135491.502885527, "rt":0.49, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1747135492.055059094, "rt":0.41, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747135479.075094988}
{"VCS_COMP_START_TIME": 1747135479.075094988}
{"VCS_COMP_END_TIME": 1747135492.614252080}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486456}}
{"vcselab": {"peak_mem": 183884}}
