
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90138                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489716                       # Number of bytes of host memory used
host_op_rate                                   102821                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49146.66                       # Real time elapsed on the host
host_tick_rate                               21295233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4430002829                       # Number of instructions simulated
sim_ops                                    5053301826                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   175                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2836066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5671857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.848356                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       146853716                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    398535325                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8093373                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    376397738                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19210264                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19215389                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5125                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       477361634                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28065252                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         688380159                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        676059305                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8092344                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          419039172                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     169371998                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     25834813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    290209951                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2430002828                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2767151384                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2468704020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.120892                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.256815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1639433089     66.41%     66.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    360953930     14.62%     81.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110999269      4.50%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     69462692      2.81%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     42652317      1.73%     90.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27458471      1.11%     91.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     25672545      1.04%     92.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22699709      0.92%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    169371998      6.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2468704020                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     25932990                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2297692838                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             544052899                       # Number of loads committed
system.switch_cpus.commit.membars            31575232                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1518660719     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     51808007      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     47735840      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     31575884      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     12994716      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     43057699      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     51816630      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7250775      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     44954528      1.62%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2870399      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    544052899     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    410373288     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2767151384                       # Class of committed instruction
system.switch_cpus.commit.refs              954426187                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         426297263                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2430002828                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2767151384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.032841                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.032841                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1883886185                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1049                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    145590728                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3146374612                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        165213665                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         340558379                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8133294                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4990                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     112013652                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           477361634                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         353271572                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2141721170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1378111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2946501827                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        16268646                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.190199                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    359949582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    194129232                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.173995                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.329801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.698886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1896977605     75.58%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         82455520      3.29%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         49391233      1.97%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         52451166      2.09%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         60535405      2.41%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30085819      1.20%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37021587      1.48%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         22845704      0.91%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        278041137     11.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8911194                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        433313414                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.193353                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1067865736                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          438249090                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       178679744                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     594010978                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     25837447                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    465451948                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3057191392                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     629616646                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     26547589                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2995085587                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1656145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     156984701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8133294                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     158850029                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          871                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     43159297                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        73253                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     46841675                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     49958063                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     55078653                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        73253                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      7049575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1861619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2905576394                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2938594162                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603190                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1752613547                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.170845                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2938998417                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3062925138                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1839454103                       # number of integer regfile writes
system.switch_cpus.ipc                       0.968203                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.968203                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1629307386     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     51833665      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     50629536      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     31576789      1.05%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14184389      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     44450556      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     51816643      1.71%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8679552      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     55594879      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2870399      0.09%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    632653969     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    448035318     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3021633178                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            74223171                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024564                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7662120     10.32%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           4648      0.01%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           103      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5581969      7.52%     17.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3695250      4.98%     22.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2446963      3.30%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       31926255     43.01%     69.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22905843     30.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2563547219                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7585195263                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2477360677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2725676877                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3031353944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3021633178                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     25837448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    290039930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        28024                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2634                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    369080886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805176                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.203931                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.930944                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1470825819     58.60%     58.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    357329336     14.24%     72.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    202945151      8.09%     80.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    130557015      5.20%     86.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126136435      5.03%     91.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83983633      3.35%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     64618219      2.57%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     32707268      1.30%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     40702300      1.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805176                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.203930                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      532309034                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1042127462                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    461233485                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    621627282                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     40560929                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     42320409                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    594010978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    465451948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4670332492                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      297770101                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       418820943                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2954745608                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34199842                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        209765811                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       93460017                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        124284                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5852001918                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3107839544                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3272925614                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         405672092                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       47268833                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8133294                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     234481884                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        318179895                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3150765863                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1232931150                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     38016698                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         515980202                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     25837622                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    671040371                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5356691082                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6155828772                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        545154843                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       344184964                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          446                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7620184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15240373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6355                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2834769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1014573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1821222                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1293                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2834769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4247705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4260214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8507919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8507919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    246048128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    246833152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    492881280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               492881280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2836062                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2836062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2836062                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8167610855                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8197192162                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26945761681                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7609696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2905632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7553886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7609634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22860381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22860556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1217431808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1217446272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2839397                       # Total snoops (count)
system.tol2bus.snoopTraffic                 129866112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10459580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10452779     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6801      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10459580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9509617029                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15887964795                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    181242240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         181245184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     64802944                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       64802944                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1415955                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1415978                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       506273                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            506273                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    173174116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            173176929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      61918196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            61918196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      61918196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    173174116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           235095125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1012546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2823528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000310147060                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        57421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        57421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4972371                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            955892                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1415978                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    506273                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2831956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1012546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  8382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           198416                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           159734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160897                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           159791                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           162905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           161938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           160767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           144197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           135299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           128249                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          205433                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          240667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          241668                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          200877                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          171624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          191112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            74452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            42312                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            48676                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            50672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            50544                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            56322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            47762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            45504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            48572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          119318                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          108475                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           85418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           64858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           50368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           75968                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 68672673282                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               14117870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           121614685782                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24321.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43071.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1490901                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 559158                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.80                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               55.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2831956                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1012546                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1344581                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1344361                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  67346                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  67212                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     28                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 43519                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 45334                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 56502                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 57132                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 57430                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 57463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 57479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 57489                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 57556                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 57641                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 57838                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 58018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 57955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 58296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 58106                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 57457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 57421                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 57422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2460                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1786033                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.460967                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.954874                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    49.292434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        78641      4.40%      4.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1575641     88.22%     92.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       108300      6.06%     98.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18058      1.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4120      0.23%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          958      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          232      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           49      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           34      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1786033                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        57421                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.172219                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.493910                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.277253                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           138      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1489      2.59%      2.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         5115      8.91%     11.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         9670     16.84%     28.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        11789     20.53%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        10537     18.35%     67.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7927     13.81%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5059      8.81%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2940      5.12%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1495      2.60%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          721      1.26%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          314      0.55%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          138      0.24%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           51      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           26      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        57421                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        57421                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.633253                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.608549                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.922282                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           11828     20.60%     20.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1877      3.27%     23.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           40616     70.73%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1797      3.13%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1238      2.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              59      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        57421                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             180708736                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 536448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               64801216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              181245184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            64802944                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      172.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       61.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   173.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    61.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.83                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589287565                       # Total gap between requests
system.mem_ctrls0.avgGap                    544460.26                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    180705792                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     64801216                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2812.945794908181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 172661548.139250159264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 61916544.854666016996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2831910                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1012546                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1870766                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 121612815016                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24364468698035                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40668.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42943.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  24062579.57                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6801970980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3615333315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10816593060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3124070820                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    379771428480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     82082872800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      568829105055                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       543.507282                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 209949595971                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 801692170040                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5950311780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3162661920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9343725300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2161278360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    369794802840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     90484232160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563513847960                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.428638                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 231823862802                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 779817903209                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    181766656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         181770752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     65062400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       65062400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1420052                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1420084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       508300                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            508300                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    173675187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            173679101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      62166102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            62166102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      62166102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    173675187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           235845203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1016600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2831654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000342044716                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        57642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        57642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4986225                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            959682                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1420084                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    508300                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2840168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1016600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  8450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           200725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           171080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           158762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           161832                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           164808                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           158744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           163400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           145435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           130386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           124869                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          199188                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          242300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          245973                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          195956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          174901                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          193359                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            44804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            41762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            47433                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            51486                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            52188                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            57184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            48110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            45456                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            48586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          116782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          108390                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           86532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           65222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           51874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           74968                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 68953757952                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               14158590000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           122048470452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24350.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43100.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1494968                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 560310                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.79                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               55.12                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2840168                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1016600                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1348131                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1347853                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  67850                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  67764                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 43810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 45592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 56751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 57341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 57665                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 57691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 57700                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 57721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 57772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 57819                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 58031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 58197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 58151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 58596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 58387                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 57676                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 57642                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 57642                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1793023                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   137.360906                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   131.887335                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    49.130920                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        79166      4.42%      4.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1582564     88.26%     92.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       108234      6.04%     98.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        17591      0.98%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4187      0.23%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          965      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          229      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           43      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1793023                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        57642                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     49.125672                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.466684                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.191330                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           131      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1498      2.60%      2.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         5200      9.02%     11.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         9774     16.96%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        11554     20.04%     48.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        10844     18.81%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         7941     13.78%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5102      8.85%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2893      5.02%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1462      2.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          706      1.22%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          324      0.56%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          136      0.24%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           52      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           15      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            9      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        57642                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        57642                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.636151                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.611538                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.920722                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11797     20.47%     20.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1850      3.21%     23.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           40915     70.98%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1770      3.07%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1246      2.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              50      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        57642                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             181229952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 540800                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               65061312                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              181770752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            65062400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      173.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       62.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   173.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    62.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046587358106                       # Total gap between requests
system.mem_ctrls1.avgGap                    542727.67                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    181225856                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     65061312                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3913.663714654861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 173158461.129020243883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 62165062.500546596944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2840104                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1016600                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2951280                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 122045519172                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24365718717594                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     46113.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42972.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  23967852.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6791468040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3609750870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        10759494480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3120568200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    380139682680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     81772795680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      568810595550                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       543.489597                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 209140135430                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 802501630581                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6010716180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3194771415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9458972040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2185995060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    370325887230                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     90037034880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      563830212405                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.730919                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 230658209160                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 780983556851                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4784120                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4784121                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4784120                       # number of overall hits
system.l2.overall_hits::total                 4784121                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2836007                       # number of demand (read+write) misses
system.l2.demand_misses::total                2836062                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2836007                       # number of overall misses
system.l2.overall_misses::total               2836062                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5255868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 267057384711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267062640579                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5255868                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 267057384711                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267062640579                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7620127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7620183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7620127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7620183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.372173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.372173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95561.236364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94166.687427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94166.714472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95561.236364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94166.687427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94166.714472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1014573                       # number of writebacks
system.l2.writebacks::total                   1014573                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2836007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2836062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2836007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2836062                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4785018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 242808851418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242813636436                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4785018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 242808851418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242813636436                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.372173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.372178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.372173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.372178                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87000.327273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85616.449966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85616.476803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87000.327273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85616.449966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85616.476803                       # average overall mshr miss latency
system.l2.replacements                        2839391                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1891059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1891059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1891059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1891059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2587                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2587                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    111639657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     111639657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.123225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.123225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86341.575406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86341.575406                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    100588861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    100588861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.123225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77794.942769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77794.942769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5255868                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5255868                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95561.236364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95561.236364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4785018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4785018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87000.327273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87000.327273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4774920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4774920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2834714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2834714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 266945745054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 266945745054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7609634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7609634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.372516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.372516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94170.256701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94170.256701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2834714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2834714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 242708262557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 242708262557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.372516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.372516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85620.017595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85620.017595                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    18890547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2841439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.648232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.736553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       123.285073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.027129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1918.951245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.936988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246680959                       # Number of tag accesses
system.l2.tags.data_accesses                246680959                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    353271492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2353475880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    353271492                       # number of overall hits
system.cpu.icache.overall_hits::total      2353475880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           79                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           79                       # number of overall misses
system.cpu.icache.overall_misses::total           968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6857564                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6857564                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6857564                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6857564                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    353271571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2353476848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    353271571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2353476848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86804.607595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7084.260331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86804.607595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7084.260331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.icache.writebacks::total               322                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           62                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5356365                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5356365                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5356365                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5356365                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86392.983871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86392.983871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86392.983871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86392.983871                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    353271492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2353475880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           79                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6857564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6857564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    353271571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2353476848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86804.607595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7084.260331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5356365                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5356365                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86392.983871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86392.983871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.448374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2353476831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2474739.044164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   594.851107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    28.597266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.045829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91785598023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91785598023                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    884490147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1633180658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    884490147                       # number of overall hits
system.cpu.dcache.overall_hits::total      1633180658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     19962150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26929008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     19962150                       # number of overall misses
system.cpu.dcache.overall_misses::total      26929008                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 942668963896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 942668963896                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 942668963896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 942668963896                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    904452297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1660109666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    904452297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1660109666                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016221                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47222.817377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35005.707002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47222.817377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35005.707002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        51504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5352                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               997                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              50                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.658977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.040000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4189582                       # number of writebacks
system.cpu.dcache.writebacks::total           4189582                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     12342307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12342307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     12342307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12342307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7619843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7619843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7619843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7619843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 319360389084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 319360389084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 319360389084                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 319360389084                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41911.675750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41911.675750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41911.675750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41911.675750                       # average overall mshr miss latency
system.cpu.dcache.replacements               14588810                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    500035136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       926338999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     19878511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26172311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 940862719338                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 940862719338                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    519913647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    952511310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47330.643595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35948.782640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     12269156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12269156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7609355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7609355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 319126703952                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 319126703952                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41938.732514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41938.732514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    384455011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      706841659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        83639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       756697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1806244558                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1806244558                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    384538650                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    707598356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21595.721589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2387.011655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        73151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    233685132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233685132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22281.191076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22281.191076                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     25834943                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     46095930                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          284                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2365                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20067291                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20067291                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     25835227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     46098295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000051                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 70659.475352                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8485.112474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          284                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          284                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19830435                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19830435                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 69825.475352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69825.475352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     25834638                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     46097706                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     25834638                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     46097706                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1739963360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14589066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.264891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.710845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.288474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.576995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.423002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       56088370410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      56088370410                       # Number of data accesses

---------- End Simulation Statistics   ----------
