// Seed: 689707888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7 = id_2;
  module_2();
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
  wire id_5;
endmodule
module module_2;
  always begin
    id_1 = id_1;
  end
  id_2 :
  assert property (@(1) (1))
  else;
endmodule
