#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 28 05:59:43 2023
# Process ID: 550242
# Current directory: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 2688.003 MHz, CPU Physical cores: 12, Host memory: 50476 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 41611
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.871 ; gain = 85.992 ; free physical = 23310 ; free virtual = 30879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 550281
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.949 ; gain = 372.766 ; free physical = 22475 ; free virtual = 30044
Synthesis current peak Physical Memory [PSS] (MB): peak = 2121.692; parent = 1936.883; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3757.609; parent = 2778.797; children = 978.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RBM' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_control_split' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_control_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_regslice_both' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_regslice_both' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_control_split' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_control_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_rbm_size_split' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_rbm_size_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_regslice_both__parameterized0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_regslice_both__parameterized0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_rbm_size_split' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_rbm_size_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_double_buffer' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_double_buffer.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d1024_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d1024_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A.v:148]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d1024_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A.v:148]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d1024_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_regslice_both__parameterized1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_regslice_both__parameterized1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_double_buffer' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_double_buffer.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_data_flow_control' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_data_flow_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'RBM_data_flow_control' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_data_flow_control.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_weight_bias_memory' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.v:7]
INFO: [Synth 8-3876] $readmem data file './RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.dat' is read successfully [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.dat' is read successfully [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'RBM_regslice_both__parameterized2' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_regslice_both__parameterized2' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_weight_bias_memory' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_systolic_array' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_systolic_array.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_mux_646_1_1_1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mux_646_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_mux_646_1_1_1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mux_646_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_mul_mul_25s_16s_41_4_1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_mul_25s_16s_41_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'RBM_mul_mul_25s_16s_41_4_1_DSP48_0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_mul_25s_16s_41_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RBM_mul_mul_25s_16s_41_4_1_DSP48_0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_mul_25s_16s_41_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RBM_mul_mul_25s_16s_41_4_1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_mul_25s_16s_41_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'RBM_systolic_array' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_systolic_array.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_sigmoid' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.dat' is read successfully [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.dat' is read successfully [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'RBM_mul_55s_24ns_79_2_1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_55s_24ns_79_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_mul_55s_24ns_79_2_1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_mul_55s_24ns_79_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_regslice_both__parameterized3' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_regslice_both__parameterized3' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_sigmoid' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_sigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w8_d128_S' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w8_d128_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w8_d128_S_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w8_d128_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w8_d128_S_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w8_d128_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w8_d128_S' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w8_d128_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w12_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w12_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w12_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w12_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w12_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w12_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w12_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w12_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d1024_A_x' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d1024_A_x_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A_x.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d1024_A_x_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A_x.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d1024_A_x' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w21_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w21_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w640_d128_D' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w640_d128_D.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w640_d128_D_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w640_d128_D.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w640_d128_D_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w640_d128_D.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w640_d128_D' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w640_d128_D.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w10_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w10_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w10_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w10_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w10_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w10_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w10_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w10_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w64_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w64_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w64_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w64_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w64_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w64_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w64_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w64_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w1600_d128_D' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w1600_d128_D.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w1600_d128_D_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w1600_d128_D.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w1600_d128_D_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w1600_d128_D.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w1600_d128_D' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w1600_d128_D.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w48_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w48_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w48_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w48_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w48_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w48_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w48_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w48_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w49_d128_A' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w49_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_fifo_w49_d128_A_ram' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w49_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w49_d128_A_ram' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w49_d128_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RBM_fifo_w49_d128_A' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_fifo_w49_d128_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_double_buffer_U0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_double_buffer_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_double_buffer_U0_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_double_buffer_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_double_buffer_U0_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_double_buffer_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_double_buffer_U0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_double_buffer_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_data_flow_control_U0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_data_flow_control_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_data_flow_control_U0_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_data_flow_control_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_data_flow_control_U0_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_data_flow_control_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_data_flow_control_U0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_data_flow_control_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_weight_bias_memory_U0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_weight_bias_memory_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_weight_bias_memory_U0_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_weight_bias_memory_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_weight_bias_memory_U0_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_weight_bias_memory_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_weight_bias_memory_U0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_weight_bias_memory_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_systolic_array_U0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_systolic_array_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_systolic_array_U0_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_systolic_array_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_systolic_array_U0_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_systolic_array_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_systolic_array_U0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_systolic_array_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_sigmoid_U0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_sigmoid_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_start_for_sigmoid_U0_ShiftReg' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_sigmoid_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_sigmoid_U0_ShiftReg' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_sigmoid_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RBM_start_for_sigmoid_U0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_start_for_sigmoid_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'RBM' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module RBM_mul_55s_24ns_79_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[7] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[6] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[5] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[4] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[3] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[2] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[1] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_num_data_valid[0] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[7] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[6] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[5] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[4] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[3] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[2] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[1] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_out_fifo_cap[0] in module RBM_sigmoid is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RBM_mul_mul_25s_16s_41_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_dout[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_dout[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_num_data_valid[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port systolic_input_fifo_cap[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_num_data_valid[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_bias_out84_fifo_cap[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_num_data_valid[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_pe_valid83_fifo_cap[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_num_data_valid[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_weight_out_fifo_cap[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_dout[11] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_dout[10] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[4] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[3] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[2] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[1] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_num_data_valid[0] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_fifo_cap[7] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_fifo_cap[6] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_fifo_cap[5] in module RBM_systolic_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port vector_out_len_ch381_fifo_cap[4] in module RBM_systolic_array is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3012.332 ; gain = 625.148 ; free physical = 22417 ; free virtual = 29990
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3991.148; parent = 3012.336; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3018.270 ; gain = 631.086 ; free physical = 22417 ; free virtual = 29990
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3997.086; parent = 3018.273; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3018.270 ; gain = 631.086 ; free physical = 22417 ; free virtual = 29990
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3997.086; parent = 3018.273; children = 978.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3018.270 ; gain = 0.000 ; free physical = 22379 ; free virtual = 29952
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/RBM_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/RBM_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.746 ; gain = 0.000 ; free physical = 22260 ; free virtual = 29833
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3189.746 ; gain = 0.000 ; free physical = 22247 ; free virtual = 29820
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22441 ; free virtual = 30014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22441 ; free virtual = 30014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22441 ; free virtual = 30014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_rbm_size_split'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_double_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'RBM_double_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter10_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter11_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter12_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter13_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter14_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter15_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter16_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter17_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter18_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter19_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter20_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter21_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter22_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter9_fsm_reg' in module 'RBM_data_flow_control'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_weight_bias_memory'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'RBM_weight_bias_memory'
WARNING: [Synth 8-3936] Found unconnected internal register 'pe_last_valid_V_reg' and it is trimmed from '10' to '6' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_systolic_array.v:4855]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_systolic_array'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'RBM_systolic_array'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'RBM_systolic_array'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'RBM_systolic_array'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'RBM_systolic_array'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'RBM_sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'RBM_sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'RBM_sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'RBM_sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'RBM_sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_rbm_size_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_double_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'RBM_double_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter22_fsm_state0 |                               01 |                               01
ap_ST_iter22_fsm_state23 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter22_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter9_fsm_state0 |                               01 |                               01
 ap_ST_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter9_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter10_fsm_state0 |                               01 |                               01
ap_ST_iter10_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter10_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter11_fsm_state0 |                               01 |                               01
ap_ST_iter11_fsm_state12 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter11_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter12_fsm_state0 |                               01 |                               01
ap_ST_iter12_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter12_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter13_fsm_state0 |                               01 |                               01
ap_ST_iter13_fsm_state14 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter13_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter14_fsm_state0 |                               01 |                               01
ap_ST_iter14_fsm_state15 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter14_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter15_fsm_state0 |                               01 |                               01
ap_ST_iter15_fsm_state16 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter15_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter16_fsm_state0 |                               01 |                               01
ap_ST_iter16_fsm_state17 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter16_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter17_fsm_state0 |                               01 |                               01
ap_ST_iter17_fsm_state18 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter17_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter18_fsm_state0 |                               01 |                               01
ap_ST_iter18_fsm_state19 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter18_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter19_fsm_state0 |                               01 |                               01
ap_ST_iter19_fsm_state20 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter19_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter20_fsm_state0 |                               01 |                               01
ap_ST_iter20_fsm_state21 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter20_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter21_fsm_state0 |                               01 |                               01
ap_ST_iter21_fsm_state22 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter21_fsm_reg' in module 'RBM_data_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_weight_bias_memory'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'RBM_weight_bias_memory'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'RBM_systolic_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_systolic_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'RBM_systolic_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'RBM_systolic_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'RBM_systolic_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'RBM_sigmoid'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22422 ; free virtual = 29999
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.046; parent = 2082.353; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   79 Bit       Adders := 1     
	   3 Input   55 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 64    
	   2 Input   50 Bit       Adders := 64    
	   2 Input   48 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 76    
	   2 Input    8 Bit       Adders := 19    
	   3 Input    8 Bit       Adders := 13    
	   2 Input    7 Bit       Adders := 26    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1600 Bit    Registers := 1     
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               79 Bit    Registers := 2     
	               64 Bit    Registers := 31    
	               49 Bit    Registers := 3     
	               48 Bit    Registers := 144   
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 192   
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               16 Bit    Registers := 140   
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 785   
	                9 Bit    Registers := 128   
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 26    
	                6 Bit    Registers := 47    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 1836  
+---Multipliers : 
	              25x55  Multipliers := 1     
+---RAMs : 
	              20K Bit	(1023 X 21 bit)          RAMs := 3     
	              12K Bit	(512 X 25 bit)          RAMs := 64    
	               7K Bit	(127 X 64 bit)          RAMs := 1     
	               6K Bit	(127 X 49 bit)          RAMs := 1     
	               5K Bit	(127 X 48 bit)          RAMs := 1     
	               3K Bit	(64 X 48 bit)          RAMs := 1     
	               2K Bit	(127 X 21 bit)          RAMs := 1     
	               1K Bit	(127 X 12 bit)          RAMs := 6     
	               1K Bit	(127 X 10 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 67    
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 71    
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 29    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 64    
	   2 Input    5 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 38    
	   2 Input    2 Bit        Muxes := 151   
	   4 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 297   
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U56/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_389_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U57/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_388_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U58/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_385_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U59/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_384_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U60/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_383_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U61/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_382_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U62/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_381_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U63/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_380_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U64/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_379_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U65/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_378_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U66/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_377_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U67/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_376_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U68/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_373_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U69/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_372_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U70/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_371_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U71/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_370_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U72/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_369_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U73/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_368_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U74/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_367_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U75/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_366_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U76/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_365_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U77/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_364_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U78/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_71_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U79/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_73_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U80/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_84_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U81/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_95_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U82/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_615_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U83/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*BCIN'')'.
DSP Report: register mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_603_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U84/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U87/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_553_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U88/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_541_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U89/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_529_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U90/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*BCIN'')'.
DSP Report: register mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_517_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U91/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_505_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U92/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_493_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U93/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_482_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U94/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_470_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U95/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_458_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U96/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_446_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U97/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_434_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U98/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_422_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U99/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_410_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U100/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_386_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U102/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_374_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U103/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_362_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U104/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_601_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U105/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_589_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_80_reg_15425_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U85/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_577_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_82_reg_15435_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U86/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_112_reg_15585_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U101/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_480_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_122_reg_15635_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U106/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_238_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_124_reg_15645_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U107/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_96_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_126_reg_15655_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U108/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_394_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_14_reg_15095_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U52/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*BCIN'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_393_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_16_reg_15105_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U53/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_392_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_18_reg_15115_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U54/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_391_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_20_reg_15125_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U55/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_reg_15007_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_reg_15022_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U45/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_402_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_2_reg_15035_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U46/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_401_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_4_reg_15045_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U47/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_400_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_6_reg_15055_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U48/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_397_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_8_reg_15065_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U49/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_396_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_10_reg_15075_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U50/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_395_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register r_V_12_reg_15085_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_25s_16s_41_4_1_U51/RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_vector_in_len_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '12' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_vector_in_len_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '12' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_vector_out_len_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '12' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_vector_out_len_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '12' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_vector_in_U/B_V_data_1_payload_A_reg' and it is trimmed from '32' to '17' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_vector_in_U/B_V_data_1_payload_B_reg' and it is trimmed from '32' to '17' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_weight_in_U/B_V_data_1_payload_A_reg' and it is trimmed from '32' to '25' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_weight_in_U/B_V_data_1_payload_B_reg' and it is trimmed from '32' to '25' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v:91]
DSP Report: Generating DSP mul_55s_24ns_79_2_1_U117/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: register mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: register mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_55s_24ns_79_2_1_U117/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_55s_24ns_79_2_1_U117/dout_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_55s_24ns_79_2_1_U117/dout_reg is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
DSP Report: register mul_55s_24ns_79_2_1_U117/dout_reg is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
DSP Report: register mul_55s_24ns_79_2_1_U117/dout_reg is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
DSP Report: register mul_55s_24ns_79_2_1_U117/dout_reg is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
DSP Report: operator mul_55s_24ns_79_2_1_U117/tmp_product is absorbed into DSP mul_55s_24ns_79_2_1_U117/dout_reg.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "buffer_0_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg" due to constant propagation. Old ram width 21 bits, new ram width 17 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "buffer_1_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg" due to constant propagation. Old ram width 21 bits, new ram width 17 bits.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[47]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[46]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[45]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[44]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[43]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[42]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[41]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[40]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[39]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[38]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[37]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[36]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[35]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[34]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[33]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[32]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[31]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[30]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[29]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[28]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[27]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[26]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[25]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[24]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[23]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[22]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[21]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[20]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[19]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[18]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[17]) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[47]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[46]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[45]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[44]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[43]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[42]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[41]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[40]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[39]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[38]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[37]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[36]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[35]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[34]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[33]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[32]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[31]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[30]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[29]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[28]__0) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[47]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[46]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[45]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[44]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[43]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[42]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[41]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[40]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[39]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[38]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[37]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[36]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[35]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[34]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[33]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[32]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[31]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[30]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[29]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[28]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[27]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[26]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[25]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[24]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[23]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[22]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[21]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[20]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[19]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[18]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[17]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[16]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[15]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[14]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[13]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[12]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[11]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[10]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[9]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[8]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[7]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[6]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[5]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[4]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[3]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[2]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[1]__1) is unused and will be removed from module RBM_sigmoid.
WARNING: [Synth 8-3332] Sequential element (mul_55s_24ns_79_2_1_U117/dout_reg[0]__1) is unused and will be removed from module RBM_sigmoid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22310 ; free virtual = 29927
Synthesis current peak Physical Memory [PSS] (MB): peak = 2444.399; parent = 2260.093; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|RBM_sigmoid | sigmoid_bias_V_U/q0_reg  | 4096x26       | Block RAM      | 
|RBM_sigmoid | sigmoid_slope_V_U/q0_reg | 4096x24       | Block RAM      | 
+------------+--------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/double_buffer_U0        | buffer_0_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg                                             | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/double_buffer_U0        | buffer_1_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg                                             | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U/ram_reg    | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | bias_V_U/ram_reg                                                                               | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/vector_in_len_ch1_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_in_len_ch2_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_in_len_ch3_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch1_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch2_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch3_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/buffer_out_U            | U_RBM_fifo_w21_d1024_A_x_ram/mem_reg                                                           | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/systolic_input_U        | U_RBM_fifo_w21_d128_A_ram/mem_reg                                                              | 127 x 21(READ_FIRST)   | W |   | 127 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/stream_bias_col_index_U | U_RBM_fifo_w10_d128_A_ram/mem_reg                                                              | 127 x 10(READ_FIRST)   | W |   | 127 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/stream_pe_valid_U       | U_RBM_fifo_w64_d128_A_ram/mem_reg                                                              | 127 x 64(READ_FIRST)   | W |   | 127 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/stream_bias_out_U       | U_RBM_fifo_w48_d128_A_ram/mem_reg                                                              | 127 x 48(READ_FIRST)   | W |   | 127 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/systolic_out_U          | U_RBM_fifo_w49_d128_A_ram/mem_reg                                                              | 127 x 49(READ_FIRST)   | W |   | 127 x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+
|Module Name                        | RTL Object                          | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+
|inst/i_0/stream_weight_row_index_U | U_RBM_fifo_w640_d128_D_ram/mem_reg  | User Attribute | 128 x 640            | RAM64M x 428   | 
|inst/i_0/stream_weight_out_U       | U_RBM_fifo_w1600_d128_D_ram/mem_reg | User Attribute | 128 x 1600           | RAM64M x 1068  | 
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | (A2*BCIN'')'      | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | (A2*BCIN'')'      | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A2*B'')'         | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | (A''*B2)'         | 25     | 16     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*BCIN'')'     | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | (A''*B'')'        | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_sigmoid                        | A2*B''            | 25     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|RBM_sigmoid                        | A2*B              | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|RBM_sigmoid                        | (PCIN>>17)+A2*B'' | 25     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22141 ; free virtual = 29758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2444.399; parent = 2260.093; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 3189.746 ; gain = 802.562 ; free physical = 22085 ; free virtual = 29704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.581; parent = 2302.278; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.547; parent = 3157.734; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/double_buffer_U0        | buffer_0_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg                                             | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/double_buffer_U0        | buffer_1_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg                                             | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U/ram_reg         | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U/ram_reg | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U/ram_reg  | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U/ram_reg    | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/weight_bias_memory_U0   | bias_V_U/ram_reg                                                                               | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/vector_in_len_ch1_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_in_len_ch2_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_in_len_ch3_U     | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch1_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch2_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/vector_out_len_ch3_U    | U_RBM_fifo_w12_d128_A_ram/mem_reg                                                              | 127 x 12(READ_FIRST)   | W |   | 127 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/buffer_out_U            | U_RBM_fifo_w21_d1024_A_x_ram/mem_reg                                                           | 0 K x 21(READ_FIRST)   | W |   | 0 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/systolic_input_U        | U_RBM_fifo_w21_d128_A_ram/mem_reg                                                              | 127 x 21(READ_FIRST)   | W |   | 127 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/stream_bias_col_index_U | U_RBM_fifo_w10_d128_A_ram/mem_reg                                                              | 127 x 10(READ_FIRST)   | W |   | 127 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_0/stream_pe_valid_U       | U_RBM_fifo_w64_d128_A_ram/mem_reg                                                              | 127 x 64(READ_FIRST)   | W |   | 127 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/stream_bias_out_U       | U_RBM_fifo_w48_d128_A_ram/mem_reg                                                              | 127 x 48(READ_FIRST)   | W |   | 127 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/i_0/systolic_out_U          | U_RBM_fifo_w49_d128_A_ram/mem_reg                                                              | 127 x 49(READ_FIRST)   | W |   | 127 x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+
|Module Name                        | RTL Object                          | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+
|inst/i_0/stream_weight_row_index_U | U_RBM_fifo_w640_d128_D_ram/mem_reg  | User Attribute | 128 x 640            | RAM64M x 428   | 
|inst/i_0/stream_weight_out_U       | U_RBM_fifo_w1600_d128_D_ram/mem_reg | User Attribute | 128 x 1600           | RAM64M x 1068  | 
+-----------------------------------+-------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/double_buffer_U0/buffer_0_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/double_buffer_U0/buffer_1_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weight_bias_memory_U0/bias_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sigmoid_U0/sigmoid_slope_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sigmoid_U0/sigmoid_slope_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sigmoid_U0/sigmoid_slope_V_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vector_in_len_ch1_U/U_RBM_fifo_w12_d128_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vector_out_len_ch1_U/U_RBM_fifo_w12_d128_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vector_out_len_ch3_U/U_RBM_fifo_w12_d128_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/systolic_out_U/U_RBM_fifo_w49_d128_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 3218.332 ; gain = 831.148 ; free physical = 22067 ; free virtual = 29685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2503.690; parent = 2319.397; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4197.148; parent = 3218.336; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2510.497; parent = 2326.204; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2510.704; parent = 2326.411; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:08 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.427; parent = 2331.134; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:09 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.427; parent = 2331.134; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.427; parent = 2331.134; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.427; parent = 2331.134; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[127] | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__1     | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[4]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RBM_sigmoid                        | A'*B''             | 24     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|RBM_sigmoid                        | A'*B''             | 24     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|RBM_sigmoid                        | (PCIN>>17+A'*B'')' | 24     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 0      | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | ((A''*B'')')'      | 30     | 0      | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM_mul_mul_25s_16s_41_4_1_DSP48_0 | ((A''*B'')')'      | 30     | 0      | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|RBM                                | ((A''*B'')')'      | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1833|
|2     |DSP48E1  |    67|
|8     |LUT1     |   335|
|9     |LUT2     |  7087|
|10    |LUT3     |  4264|
|11    |LUT4     |   863|
|12    |LUT5     |  1314|
|13    |LUT6     |  1213|
|14    |MUXF7    |   688|
|15    |MUXF8    |   126|
|16    |RAM64M   |  1492|
|17    |RAM64X1D |     2|
|18    |RAMB18E1 |    74|
|22    |RAMB36E1 |    11|
|32    |SRLC32E  |    96|
|33    |FDRE     | 24278|
|34    |FDSE     |   176|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 3245.395 ; gain = 858.211 ; free physical = 22060 ; free virtual = 29677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2515.427; parent = 2331.134; children = 184.810
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.211; parent = 3245.398; children = 978.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:55 ; elapsed = 00:03:02 . Memory (MB): peak = 3245.395 ; gain = 686.734 ; free physical = 22126 ; free virtual = 29743
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 3245.402 ; gain = 858.211 ; free physical = 22126 ; free virtual = 29743
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3245.402 ; gain = 0.000 ; free physical = 22210 ; free virtual = 29827
INFO: [Netlist 29-17] Analyzing 4293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.406 ; gain = 0.000 ; free physical = 22127 ; free virtual = 29745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1494 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 1492 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete, checksum: 30b98e82
INFO: [Common 17-83] Releasing license: Synthesis
287 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:24 ; elapsed = 00:03:27 . Memory (MB): peak = 3269.406 ; gain = 1210.848 ; free physical = 22442 ; free virtual = 30060
INFO: [Common 17-1381] The checkpoint '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 706c9bbfea8996ef
INFO: [Coretcl 2-1174] Renamed 255 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 06:03:40 2023...
