
ICU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004878  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000146  00800060  00004878  0000490c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003e  008001a6  008001a6  00004a52  2**0
                  ALLOC
  3 .stab         00005d18  00000000  00000000  00004a54  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002c1a  00000000  00000000  0000a76c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  0000d386  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000232  00000000  00000000  0000d566  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002891  00000000  00000000  0000d798  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001628  00000000  00000000  00010029  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000013de  00000000  00000000  00011651  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  00012a30  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000030f  00000000  00000000  00012c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a56  00000000  00000000  00012f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013995  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 74 0e 	jmp	0x1ce8	; 0x1ce8 <__vector_1>
       8:	0c 94 a7 0e 	jmp	0x1d4e	; 0x1d4e <__vector_2>
       c:	0c 94 da 0e 	jmp	0x1db4	; 0x1db4 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 32 0a 	jmp	0x1464	; 0x1464 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 35 15 	jmp	0x2a6a	; 0x2a6a <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e7       	ldi	r30, 0x78	; 120
      68:	f8 e4       	ldi	r31, 0x48	; 72
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 3a       	cpi	r26, 0xA6	; 166
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 ea       	ldi	r26, 0xA6	; 166
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 3e       	cpi	r26, 0xE4	; 228
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 7f 22 	call	0x44fe	; 0x44fe <main>
      8a:	0c 94 3a 24 	jmp	0x4874	; 0x4874 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 25 04 	call	0x84a	; 0x84a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 03 24 	jmp	0x4806	; 0x4806 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 1f 24 	jmp	0x483e	; 0x483e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 03 24 	jmp	0x4806	; 0x4806 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 1f 24 	jmp	0x483e	; 0x483e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 0b 24 	jmp	0x4816	; 0x4816 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 27 24 	jmp	0x484e	; 0x484e <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

000007ea <__gtsf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gtsf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gtsf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gtsf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

0000084a <__gesf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	8f ef       	ldi	r24, 0xFF	; 255
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

000008aa <__ltsf2>:
     8aa:	a8 e1       	ldi	r26, 0x18	; 24
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x18>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	2d 83       	std	Y+5, r18	; 0x05
     8c0:	3e 83       	std	Y+6, r19	; 0x06
     8c2:	4f 83       	std	Y+7, r20	; 0x07
     8c4:	58 87       	std	Y+8, r21	; 0x08
     8c6:	89 e0       	ldi	r24, 0x09	; 9
     8c8:	e8 2e       	mov	r14, r24
     8ca:	f1 2c       	mov	r15, r1
     8cc:	ec 0e       	add	r14, r28
     8ce:	fd 1e       	adc	r15, r29
     8d0:	ce 01       	movw	r24, r28
     8d2:	01 96       	adiw	r24, 0x01	; 1
     8d4:	b7 01       	movw	r22, r14
     8d6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8da:	8e 01       	movw	r16, r28
     8dc:	0f 5e       	subi	r16, 0xEF	; 239
     8de:	1f 4f       	sbci	r17, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	05 96       	adiw	r24, 0x05	; 5
     8e4:	b8 01       	movw	r22, r16
     8e6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8ea:	89 85       	ldd	r24, Y+9	; 0x09
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	40 f0       	brcs	.+16     	; 0x900 <__ltsf2+0x56>
     8f0:	89 89       	ldd	r24, Y+17	; 0x11
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	28 f0       	brcs	.+10     	; 0x900 <__ltsf2+0x56>
     8f6:	c7 01       	movw	r24, r14
     8f8:	b8 01       	movw	r22, r16
     8fa:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__ltsf2+0x58>
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	68 96       	adiw	r28, 0x18	; 24
     904:	e6 e0       	ldi	r30, 0x06	; 6
     906:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x18>

0000090a <__floatsisf>:
     90a:	a8 e0       	ldi	r26, 0x08	; 8
     90c:	b0 e0       	ldi	r27, 0x00	; 0
     90e:	eb e8       	ldi	r30, 0x8B	; 139
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	0c 94 0c 24 	jmp	0x4818	; 0x4818 <__prologue_saves__+0x12>
     916:	9b 01       	movw	r18, r22
     918:	ac 01       	movw	r20, r24
     91a:	83 e0       	ldi	r24, 0x03	; 3
     91c:	89 83       	std	Y+1, r24	; 0x01
     91e:	da 01       	movw	r26, r20
     920:	c9 01       	movw	r24, r18
     922:	88 27       	eor	r24, r24
     924:	b7 fd       	sbrc	r27, 7
     926:	83 95       	inc	r24
     928:	99 27       	eor	r25, r25
     92a:	aa 27       	eor	r26, r26
     92c:	bb 27       	eor	r27, r27
     92e:	b8 2e       	mov	r11, r24
     930:	21 15       	cp	r18, r1
     932:	31 05       	cpc	r19, r1
     934:	41 05       	cpc	r20, r1
     936:	51 05       	cpc	r21, r1
     938:	19 f4       	brne	.+6      	; 0x940 <__floatsisf+0x36>
     93a:	82 e0       	ldi	r24, 0x02	; 2
     93c:	89 83       	std	Y+1, r24	; 0x01
     93e:	3a c0       	rjmp	.+116    	; 0x9b4 <__floatsisf+0xaa>
     940:	88 23       	and	r24, r24
     942:	a9 f0       	breq	.+42     	; 0x96e <__floatsisf+0x64>
     944:	20 30       	cpi	r18, 0x00	; 0
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	38 07       	cpc	r19, r24
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	48 07       	cpc	r20, r24
     94e:	80 e8       	ldi	r24, 0x80	; 128
     950:	58 07       	cpc	r21, r24
     952:	29 f4       	brne	.+10     	; 0x95e <__floatsisf+0x54>
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	9f ec       	ldi	r25, 0xCF	; 207
     95c:	30 c0       	rjmp	.+96     	; 0x9be <__floatsisf+0xb4>
     95e:	ee 24       	eor	r14, r14
     960:	ff 24       	eor	r15, r15
     962:	87 01       	movw	r16, r14
     964:	e2 1a       	sub	r14, r18
     966:	f3 0a       	sbc	r15, r19
     968:	04 0b       	sbc	r16, r20
     96a:	15 0b       	sbc	r17, r21
     96c:	02 c0       	rjmp	.+4      	; 0x972 <__floatsisf+0x68>
     96e:	79 01       	movw	r14, r18
     970:	8a 01       	movw	r16, r20
     972:	8e e1       	ldi	r24, 0x1E	; 30
     974:	c8 2e       	mov	r12, r24
     976:	d1 2c       	mov	r13, r1
     978:	dc 82       	std	Y+4, r13	; 0x04
     97a:	cb 82       	std	Y+3, r12	; 0x03
     97c:	ed 82       	std	Y+5, r14	; 0x05
     97e:	fe 82       	std	Y+6, r15	; 0x06
     980:	0f 83       	std	Y+7, r16	; 0x07
     982:	18 87       	std	Y+8, r17	; 0x08
     984:	c8 01       	movw	r24, r16
     986:	b7 01       	movw	r22, r14
     988:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     98c:	01 97       	sbiw	r24, 0x01	; 1
     98e:	18 16       	cp	r1, r24
     990:	19 06       	cpc	r1, r25
     992:	84 f4       	brge	.+32     	; 0x9b4 <__floatsisf+0xaa>
     994:	08 2e       	mov	r0, r24
     996:	04 c0       	rjmp	.+8      	; 0x9a0 <__floatsisf+0x96>
     998:	ee 0c       	add	r14, r14
     99a:	ff 1c       	adc	r15, r15
     99c:	00 1f       	adc	r16, r16
     99e:	11 1f       	adc	r17, r17
     9a0:	0a 94       	dec	r0
     9a2:	d2 f7       	brpl	.-12     	; 0x998 <__floatsisf+0x8e>
     9a4:	ed 82       	std	Y+5, r14	; 0x05
     9a6:	fe 82       	std	Y+6, r15	; 0x06
     9a8:	0f 83       	std	Y+7, r16	; 0x07
     9aa:	18 87       	std	Y+8, r17	; 0x08
     9ac:	c8 1a       	sub	r12, r24
     9ae:	d9 0a       	sbc	r13, r25
     9b0:	dc 82       	std	Y+4, r13	; 0x04
     9b2:	cb 82       	std	Y+3, r12	; 0x03
     9b4:	ba 82       	std	Y+2, r11	; 0x02
     9b6:	ce 01       	movw	r24, r28
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     9be:	28 96       	adiw	r28, 0x08	; 8
     9c0:	e9 e0       	ldi	r30, 0x09	; 9
     9c2:	0c 94 28 24 	jmp	0x4850	; 0x4850 <__epilogue_restores__+0x12>

000009c6 <__fixsfsi>:
     9c6:	ac e0       	ldi	r26, 0x0C	; 12
     9c8:	b0 e0       	ldi	r27, 0x00	; 0
     9ca:	e9 ee       	ldi	r30, 0xE9	; 233
     9cc:	f4 e0       	ldi	r31, 0x04	; 4
     9ce:	0c 94 13 24 	jmp	0x4826	; 0x4826 <__prologue_saves__+0x20>
     9d2:	69 83       	std	Y+1, r22	; 0x01
     9d4:	7a 83       	std	Y+2, r23	; 0x02
     9d6:	8b 83       	std	Y+3, r24	; 0x03
     9d8:	9c 83       	std	Y+4, r25	; 0x04
     9da:	ce 01       	movw	r24, r28
     9dc:	01 96       	adiw	r24, 0x01	; 1
     9de:	be 01       	movw	r22, r28
     9e0:	6b 5f       	subi	r22, 0xFB	; 251
     9e2:	7f 4f       	sbci	r23, 0xFF	; 255
     9e4:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     9e8:	8d 81       	ldd	r24, Y+5	; 0x05
     9ea:	82 30       	cpi	r24, 0x02	; 2
     9ec:	61 f1       	breq	.+88     	; 0xa46 <__fixsfsi+0x80>
     9ee:	82 30       	cpi	r24, 0x02	; 2
     9f0:	50 f1       	brcs	.+84     	; 0xa46 <__fixsfsi+0x80>
     9f2:	84 30       	cpi	r24, 0x04	; 4
     9f4:	21 f4       	brne	.+8      	; 0x9fe <__fixsfsi+0x38>
     9f6:	8e 81       	ldd	r24, Y+6	; 0x06
     9f8:	88 23       	and	r24, r24
     9fa:	51 f1       	breq	.+84     	; 0xa50 <__fixsfsi+0x8a>
     9fc:	2e c0       	rjmp	.+92     	; 0xa5a <__fixsfsi+0x94>
     9fe:	2f 81       	ldd	r18, Y+7	; 0x07
     a00:	38 85       	ldd	r19, Y+8	; 0x08
     a02:	37 fd       	sbrc	r19, 7
     a04:	20 c0       	rjmp	.+64     	; 0xa46 <__fixsfsi+0x80>
     a06:	6e 81       	ldd	r22, Y+6	; 0x06
     a08:	2f 31       	cpi	r18, 0x1F	; 31
     a0a:	31 05       	cpc	r19, r1
     a0c:	1c f0       	brlt	.+6      	; 0xa14 <__fixsfsi+0x4e>
     a0e:	66 23       	and	r22, r22
     a10:	f9 f0       	breq	.+62     	; 0xa50 <__fixsfsi+0x8a>
     a12:	23 c0       	rjmp	.+70     	; 0xa5a <__fixsfsi+0x94>
     a14:	8e e1       	ldi	r24, 0x1E	; 30
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	82 1b       	sub	r24, r18
     a1a:	93 0b       	sbc	r25, r19
     a1c:	29 85       	ldd	r18, Y+9	; 0x09
     a1e:	3a 85       	ldd	r19, Y+10	; 0x0a
     a20:	4b 85       	ldd	r20, Y+11	; 0x0b
     a22:	5c 85       	ldd	r21, Y+12	; 0x0c
     a24:	04 c0       	rjmp	.+8      	; 0xa2e <__fixsfsi+0x68>
     a26:	56 95       	lsr	r21
     a28:	47 95       	ror	r20
     a2a:	37 95       	ror	r19
     a2c:	27 95       	ror	r18
     a2e:	8a 95       	dec	r24
     a30:	d2 f7       	brpl	.-12     	; 0xa26 <__fixsfsi+0x60>
     a32:	66 23       	and	r22, r22
     a34:	b1 f0       	breq	.+44     	; 0xa62 <__fixsfsi+0x9c>
     a36:	50 95       	com	r21
     a38:	40 95       	com	r20
     a3a:	30 95       	com	r19
     a3c:	21 95       	neg	r18
     a3e:	3f 4f       	sbci	r19, 0xFF	; 255
     a40:	4f 4f       	sbci	r20, 0xFF	; 255
     a42:	5f 4f       	sbci	r21, 0xFF	; 255
     a44:	0e c0       	rjmp	.+28     	; 0xa62 <__fixsfsi+0x9c>
     a46:	20 e0       	ldi	r18, 0x00	; 0
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	40 e0       	ldi	r20, 0x00	; 0
     a4c:	50 e0       	ldi	r21, 0x00	; 0
     a4e:	09 c0       	rjmp	.+18     	; 0xa62 <__fixsfsi+0x9c>
     a50:	2f ef       	ldi	r18, 0xFF	; 255
     a52:	3f ef       	ldi	r19, 0xFF	; 255
     a54:	4f ef       	ldi	r20, 0xFF	; 255
     a56:	5f e7       	ldi	r21, 0x7F	; 127
     a58:	04 c0       	rjmp	.+8      	; 0xa62 <__fixsfsi+0x9c>
     a5a:	20 e0       	ldi	r18, 0x00	; 0
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	40 e0       	ldi	r20, 0x00	; 0
     a60:	50 e8       	ldi	r21, 0x80	; 128
     a62:	b9 01       	movw	r22, r18
     a64:	ca 01       	movw	r24, r20
     a66:	2c 96       	adiw	r28, 0x0c	; 12
     a68:	e2 e0       	ldi	r30, 0x02	; 2
     a6a:	0c 94 2f 24 	jmp	0x485e	; 0x485e <__epilogue_restores__+0x20>

00000a6e <__floatunsisf>:
     a6e:	a8 e0       	ldi	r26, 0x08	; 8
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	ed e3       	ldi	r30, 0x3D	; 61
     a74:	f5 e0       	ldi	r31, 0x05	; 5
     a76:	0c 94 0b 24 	jmp	0x4816	; 0x4816 <__prologue_saves__+0x10>
     a7a:	7b 01       	movw	r14, r22
     a7c:	8c 01       	movw	r16, r24
     a7e:	61 15       	cp	r22, r1
     a80:	71 05       	cpc	r23, r1
     a82:	81 05       	cpc	r24, r1
     a84:	91 05       	cpc	r25, r1
     a86:	19 f4       	brne	.+6      	; 0xa8e <__floatunsisf+0x20>
     a88:	82 e0       	ldi	r24, 0x02	; 2
     a8a:	89 83       	std	Y+1, r24	; 0x01
     a8c:	60 c0       	rjmp	.+192    	; 0xb4e <__floatunsisf+0xe0>
     a8e:	83 e0       	ldi	r24, 0x03	; 3
     a90:	89 83       	std	Y+1, r24	; 0x01
     a92:	8e e1       	ldi	r24, 0x1E	; 30
     a94:	c8 2e       	mov	r12, r24
     a96:	d1 2c       	mov	r13, r1
     a98:	dc 82       	std	Y+4, r13	; 0x04
     a9a:	cb 82       	std	Y+3, r12	; 0x03
     a9c:	ed 82       	std	Y+5, r14	; 0x05
     a9e:	fe 82       	std	Y+6, r15	; 0x06
     aa0:	0f 83       	std	Y+7, r16	; 0x07
     aa2:	18 87       	std	Y+8, r17	; 0x08
     aa4:	c8 01       	movw	r24, r16
     aa6:	b7 01       	movw	r22, r14
     aa8:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     aac:	fc 01       	movw	r30, r24
     aae:	31 97       	sbiw	r30, 0x01	; 1
     ab0:	f7 ff       	sbrs	r31, 7
     ab2:	3b c0       	rjmp	.+118    	; 0xb2a <__floatunsisf+0xbc>
     ab4:	22 27       	eor	r18, r18
     ab6:	33 27       	eor	r19, r19
     ab8:	2e 1b       	sub	r18, r30
     aba:	3f 0b       	sbc	r19, r31
     abc:	57 01       	movw	r10, r14
     abe:	68 01       	movw	r12, r16
     ac0:	02 2e       	mov	r0, r18
     ac2:	04 c0       	rjmp	.+8      	; 0xacc <__floatunsisf+0x5e>
     ac4:	d6 94       	lsr	r13
     ac6:	c7 94       	ror	r12
     ac8:	b7 94       	ror	r11
     aca:	a7 94       	ror	r10
     acc:	0a 94       	dec	r0
     ace:	d2 f7       	brpl	.-12     	; 0xac4 <__floatunsisf+0x56>
     ad0:	40 e0       	ldi	r20, 0x00	; 0
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	60 e0       	ldi	r22, 0x00	; 0
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	04 c0       	rjmp	.+8      	; 0xaea <__floatunsisf+0x7c>
     ae2:	88 0f       	add	r24, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	aa 1f       	adc	r26, r26
     ae8:	bb 1f       	adc	r27, r27
     aea:	2a 95       	dec	r18
     aec:	d2 f7       	brpl	.-12     	; 0xae2 <__floatunsisf+0x74>
     aee:	01 97       	sbiw	r24, 0x01	; 1
     af0:	a1 09       	sbc	r26, r1
     af2:	b1 09       	sbc	r27, r1
     af4:	8e 21       	and	r24, r14
     af6:	9f 21       	and	r25, r15
     af8:	a0 23       	and	r26, r16
     afa:	b1 23       	and	r27, r17
     afc:	00 97       	sbiw	r24, 0x00	; 0
     afe:	a1 05       	cpc	r26, r1
     b00:	b1 05       	cpc	r27, r1
     b02:	21 f0       	breq	.+8      	; 0xb0c <__floatunsisf+0x9e>
     b04:	41 e0       	ldi	r20, 0x01	; 1
     b06:	50 e0       	ldi	r21, 0x00	; 0
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	4a 29       	or	r20, r10
     b0e:	5b 29       	or	r21, r11
     b10:	6c 29       	or	r22, r12
     b12:	7d 29       	or	r23, r13
     b14:	4d 83       	std	Y+5, r20	; 0x05
     b16:	5e 83       	std	Y+6, r21	; 0x06
     b18:	6f 83       	std	Y+7, r22	; 0x07
     b1a:	78 87       	std	Y+8, r23	; 0x08
     b1c:	8e e1       	ldi	r24, 0x1E	; 30
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	8e 1b       	sub	r24, r30
     b22:	9f 0b       	sbc	r25, r31
     b24:	9c 83       	std	Y+4, r25	; 0x04
     b26:	8b 83       	std	Y+3, r24	; 0x03
     b28:	12 c0       	rjmp	.+36     	; 0xb4e <__floatunsisf+0xe0>
     b2a:	30 97       	sbiw	r30, 0x00	; 0
     b2c:	81 f0       	breq	.+32     	; 0xb4e <__floatunsisf+0xe0>
     b2e:	0e 2e       	mov	r0, r30
     b30:	04 c0       	rjmp	.+8      	; 0xb3a <__floatunsisf+0xcc>
     b32:	ee 0c       	add	r14, r14
     b34:	ff 1c       	adc	r15, r15
     b36:	00 1f       	adc	r16, r16
     b38:	11 1f       	adc	r17, r17
     b3a:	0a 94       	dec	r0
     b3c:	d2 f7       	brpl	.-12     	; 0xb32 <__floatunsisf+0xc4>
     b3e:	ed 82       	std	Y+5, r14	; 0x05
     b40:	fe 82       	std	Y+6, r15	; 0x06
     b42:	0f 83       	std	Y+7, r16	; 0x07
     b44:	18 87       	std	Y+8, r17	; 0x08
     b46:	ce 1a       	sub	r12, r30
     b48:	df 0a       	sbc	r13, r31
     b4a:	dc 82       	std	Y+4, r13	; 0x04
     b4c:	cb 82       	std	Y+3, r12	; 0x03
     b4e:	1a 82       	std	Y+2, r1	; 0x02
     b50:	ce 01       	movw	r24, r28
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     b58:	28 96       	adiw	r28, 0x08	; 8
     b5a:	ea e0       	ldi	r30, 0x0A	; 10
     b5c:	0c 94 27 24 	jmp	0x484e	; 0x484e <__epilogue_restores__+0x10>

00000b60 <__clzsi2>:
     b60:	ef 92       	push	r14
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	7b 01       	movw	r14, r22
     b6a:	8c 01       	movw	r16, r24
     b6c:	80 e0       	ldi	r24, 0x00	; 0
     b6e:	e8 16       	cp	r14, r24
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	f8 06       	cpc	r15, r24
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	08 07       	cpc	r16, r24
     b78:	80 e0       	ldi	r24, 0x00	; 0
     b7a:	18 07       	cpc	r17, r24
     b7c:	88 f4       	brcc	.+34     	; 0xba0 <__clzsi2+0x40>
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	e8 16       	cp	r14, r24
     b82:	f1 04       	cpc	r15, r1
     b84:	01 05       	cpc	r16, r1
     b86:	11 05       	cpc	r17, r1
     b88:	31 f0       	breq	.+12     	; 0xb96 <__clzsi2+0x36>
     b8a:	28 f0       	brcs	.+10     	; 0xb96 <__clzsi2+0x36>
     b8c:	88 e0       	ldi	r24, 0x08	; 8
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	a0 e0       	ldi	r26, 0x00	; 0
     b92:	b0 e0       	ldi	r27, 0x00	; 0
     b94:	17 c0       	rjmp	.+46     	; 0xbc4 <__clzsi2+0x64>
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	a0 e0       	ldi	r26, 0x00	; 0
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	12 c0       	rjmp	.+36     	; 0xbc4 <__clzsi2+0x64>
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	e8 16       	cp	r14, r24
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	f8 06       	cpc	r15, r24
     ba8:	80 e0       	ldi	r24, 0x00	; 0
     baa:	08 07       	cpc	r16, r24
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	18 07       	cpc	r17, r24
     bb0:	28 f0       	brcs	.+10     	; 0xbbc <__clzsi2+0x5c>
     bb2:	88 e1       	ldi	r24, 0x18	; 24
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	a0 e0       	ldi	r26, 0x00	; 0
     bb8:	b0 e0       	ldi	r27, 0x00	; 0
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__clzsi2+0x64>
     bbc:	80 e1       	ldi	r24, 0x10	; 16
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	a0 e0       	ldi	r26, 0x00	; 0
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	20 e2       	ldi	r18, 0x20	; 32
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	40 e0       	ldi	r20, 0x00	; 0
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	28 1b       	sub	r18, r24
     bce:	39 0b       	sbc	r19, r25
     bd0:	4a 0b       	sbc	r20, r26
     bd2:	5b 0b       	sbc	r21, r27
     bd4:	04 c0       	rjmp	.+8      	; 0xbde <__clzsi2+0x7e>
     bd6:	16 95       	lsr	r17
     bd8:	07 95       	ror	r16
     bda:	f7 94       	ror	r15
     bdc:	e7 94       	ror	r14
     bde:	8a 95       	dec	r24
     be0:	d2 f7       	brpl	.-12     	; 0xbd6 <__clzsi2+0x76>
     be2:	f7 01       	movw	r30, r14
     be4:	e8 59       	subi	r30, 0x98	; 152
     be6:	ff 4f       	sbci	r31, 0xFF	; 255
     be8:	80 81       	ld	r24, Z
     bea:	28 1b       	sub	r18, r24
     bec:	31 09       	sbc	r19, r1
     bee:	41 09       	sbc	r20, r1
     bf0:	51 09       	sbc	r21, r1
     bf2:	c9 01       	movw	r24, r18
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	ff 90       	pop	r15
     bfa:	ef 90       	pop	r14
     bfc:	08 95       	ret

00000bfe <__pack_f>:
     bfe:	df 92       	push	r13
     c00:	ef 92       	push	r14
     c02:	ff 92       	push	r15
     c04:	0f 93       	push	r16
     c06:	1f 93       	push	r17
     c08:	fc 01       	movw	r30, r24
     c0a:	e4 80       	ldd	r14, Z+4	; 0x04
     c0c:	f5 80       	ldd	r15, Z+5	; 0x05
     c0e:	06 81       	ldd	r16, Z+6	; 0x06
     c10:	17 81       	ldd	r17, Z+7	; 0x07
     c12:	d1 80       	ldd	r13, Z+1	; 0x01
     c14:	80 81       	ld	r24, Z
     c16:	82 30       	cpi	r24, 0x02	; 2
     c18:	48 f4       	brcc	.+18     	; 0xc2c <__pack_f+0x2e>
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	a0 e1       	ldi	r26, 0x10	; 16
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	e8 2a       	or	r14, r24
     c24:	f9 2a       	or	r15, r25
     c26:	0a 2b       	or	r16, r26
     c28:	1b 2b       	or	r17, r27
     c2a:	a5 c0       	rjmp	.+330    	; 0xd76 <__pack_f+0x178>
     c2c:	84 30       	cpi	r24, 0x04	; 4
     c2e:	09 f4       	brne	.+2      	; 0xc32 <__pack_f+0x34>
     c30:	9f c0       	rjmp	.+318    	; 0xd70 <__pack_f+0x172>
     c32:	82 30       	cpi	r24, 0x02	; 2
     c34:	21 f4       	brne	.+8      	; 0xc3e <__pack_f+0x40>
     c36:	ee 24       	eor	r14, r14
     c38:	ff 24       	eor	r15, r15
     c3a:	87 01       	movw	r16, r14
     c3c:	05 c0       	rjmp	.+10     	; 0xc48 <__pack_f+0x4a>
     c3e:	e1 14       	cp	r14, r1
     c40:	f1 04       	cpc	r15, r1
     c42:	01 05       	cpc	r16, r1
     c44:	11 05       	cpc	r17, r1
     c46:	19 f4       	brne	.+6      	; 0xc4e <__pack_f+0x50>
     c48:	e0 e0       	ldi	r30, 0x00	; 0
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	96 c0       	rjmp	.+300    	; 0xd7a <__pack_f+0x17c>
     c4e:	62 81       	ldd	r22, Z+2	; 0x02
     c50:	73 81       	ldd	r23, Z+3	; 0x03
     c52:	9f ef       	ldi	r25, 0xFF	; 255
     c54:	62 38       	cpi	r22, 0x82	; 130
     c56:	79 07       	cpc	r23, r25
     c58:	0c f0       	brlt	.+2      	; 0xc5c <__pack_f+0x5e>
     c5a:	5b c0       	rjmp	.+182    	; 0xd12 <__pack_f+0x114>
     c5c:	22 e8       	ldi	r18, 0x82	; 130
     c5e:	3f ef       	ldi	r19, 0xFF	; 255
     c60:	26 1b       	sub	r18, r22
     c62:	37 0b       	sbc	r19, r23
     c64:	2a 31       	cpi	r18, 0x1A	; 26
     c66:	31 05       	cpc	r19, r1
     c68:	2c f0       	brlt	.+10     	; 0xc74 <__pack_f+0x76>
     c6a:	20 e0       	ldi	r18, 0x00	; 0
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	40 e0       	ldi	r20, 0x00	; 0
     c70:	50 e0       	ldi	r21, 0x00	; 0
     c72:	2a c0       	rjmp	.+84     	; 0xcc8 <__pack_f+0xca>
     c74:	b8 01       	movw	r22, r16
     c76:	a7 01       	movw	r20, r14
     c78:	02 2e       	mov	r0, r18
     c7a:	04 c0       	rjmp	.+8      	; 0xc84 <__pack_f+0x86>
     c7c:	76 95       	lsr	r23
     c7e:	67 95       	ror	r22
     c80:	57 95       	ror	r21
     c82:	47 95       	ror	r20
     c84:	0a 94       	dec	r0
     c86:	d2 f7       	brpl	.-12     	; 0xc7c <__pack_f+0x7e>
     c88:	81 e0       	ldi	r24, 0x01	; 1
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	a0 e0       	ldi	r26, 0x00	; 0
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	04 c0       	rjmp	.+8      	; 0xc9a <__pack_f+0x9c>
     c92:	88 0f       	add	r24, r24
     c94:	99 1f       	adc	r25, r25
     c96:	aa 1f       	adc	r26, r26
     c98:	bb 1f       	adc	r27, r27
     c9a:	2a 95       	dec	r18
     c9c:	d2 f7       	brpl	.-12     	; 0xc92 <__pack_f+0x94>
     c9e:	01 97       	sbiw	r24, 0x01	; 1
     ca0:	a1 09       	sbc	r26, r1
     ca2:	b1 09       	sbc	r27, r1
     ca4:	8e 21       	and	r24, r14
     ca6:	9f 21       	and	r25, r15
     ca8:	a0 23       	and	r26, r16
     caa:	b1 23       	and	r27, r17
     cac:	00 97       	sbiw	r24, 0x00	; 0
     cae:	a1 05       	cpc	r26, r1
     cb0:	b1 05       	cpc	r27, r1
     cb2:	21 f0       	breq	.+8      	; 0xcbc <__pack_f+0xbe>
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	a0 e0       	ldi	r26, 0x00	; 0
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	9a 01       	movw	r18, r20
     cbe:	ab 01       	movw	r20, r22
     cc0:	28 2b       	or	r18, r24
     cc2:	39 2b       	or	r19, r25
     cc4:	4a 2b       	or	r20, r26
     cc6:	5b 2b       	or	r21, r27
     cc8:	da 01       	movw	r26, r20
     cca:	c9 01       	movw	r24, r18
     ccc:	8f 77       	andi	r24, 0x7F	; 127
     cce:	90 70       	andi	r25, 0x00	; 0
     cd0:	a0 70       	andi	r26, 0x00	; 0
     cd2:	b0 70       	andi	r27, 0x00	; 0
     cd4:	80 34       	cpi	r24, 0x40	; 64
     cd6:	91 05       	cpc	r25, r1
     cd8:	a1 05       	cpc	r26, r1
     cda:	b1 05       	cpc	r27, r1
     cdc:	39 f4       	brne	.+14     	; 0xcec <__pack_f+0xee>
     cde:	27 ff       	sbrs	r18, 7
     ce0:	09 c0       	rjmp	.+18     	; 0xcf4 <__pack_f+0xf6>
     ce2:	20 5c       	subi	r18, 0xC0	; 192
     ce4:	3f 4f       	sbci	r19, 0xFF	; 255
     ce6:	4f 4f       	sbci	r20, 0xFF	; 255
     ce8:	5f 4f       	sbci	r21, 0xFF	; 255
     cea:	04 c0       	rjmp	.+8      	; 0xcf4 <__pack_f+0xf6>
     cec:	21 5c       	subi	r18, 0xC1	; 193
     cee:	3f 4f       	sbci	r19, 0xFF	; 255
     cf0:	4f 4f       	sbci	r20, 0xFF	; 255
     cf2:	5f 4f       	sbci	r21, 0xFF	; 255
     cf4:	e0 e0       	ldi	r30, 0x00	; 0
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	20 30       	cpi	r18, 0x00	; 0
     cfa:	a0 e0       	ldi	r26, 0x00	; 0
     cfc:	3a 07       	cpc	r19, r26
     cfe:	a0 e0       	ldi	r26, 0x00	; 0
     d00:	4a 07       	cpc	r20, r26
     d02:	a0 e4       	ldi	r26, 0x40	; 64
     d04:	5a 07       	cpc	r21, r26
     d06:	10 f0       	brcs	.+4      	; 0xd0c <__pack_f+0x10e>
     d08:	e1 e0       	ldi	r30, 0x01	; 1
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	79 01       	movw	r14, r18
     d0e:	8a 01       	movw	r16, r20
     d10:	27 c0       	rjmp	.+78     	; 0xd60 <__pack_f+0x162>
     d12:	60 38       	cpi	r22, 0x80	; 128
     d14:	71 05       	cpc	r23, r1
     d16:	64 f5       	brge	.+88     	; 0xd70 <__pack_f+0x172>
     d18:	fb 01       	movw	r30, r22
     d1a:	e1 58       	subi	r30, 0x81	; 129
     d1c:	ff 4f       	sbci	r31, 0xFF	; 255
     d1e:	d8 01       	movw	r26, r16
     d20:	c7 01       	movw	r24, r14
     d22:	8f 77       	andi	r24, 0x7F	; 127
     d24:	90 70       	andi	r25, 0x00	; 0
     d26:	a0 70       	andi	r26, 0x00	; 0
     d28:	b0 70       	andi	r27, 0x00	; 0
     d2a:	80 34       	cpi	r24, 0x40	; 64
     d2c:	91 05       	cpc	r25, r1
     d2e:	a1 05       	cpc	r26, r1
     d30:	b1 05       	cpc	r27, r1
     d32:	39 f4       	brne	.+14     	; 0xd42 <__pack_f+0x144>
     d34:	e7 fe       	sbrs	r14, 7
     d36:	0d c0       	rjmp	.+26     	; 0xd52 <__pack_f+0x154>
     d38:	80 e4       	ldi	r24, 0x40	; 64
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	a0 e0       	ldi	r26, 0x00	; 0
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	04 c0       	rjmp	.+8      	; 0xd4a <__pack_f+0x14c>
     d42:	8f e3       	ldi	r24, 0x3F	; 63
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	a0 e0       	ldi	r26, 0x00	; 0
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e8 0e       	add	r14, r24
     d4c:	f9 1e       	adc	r15, r25
     d4e:	0a 1f       	adc	r16, r26
     d50:	1b 1f       	adc	r17, r27
     d52:	17 ff       	sbrs	r17, 7
     d54:	05 c0       	rjmp	.+10     	; 0xd60 <__pack_f+0x162>
     d56:	16 95       	lsr	r17
     d58:	07 95       	ror	r16
     d5a:	f7 94       	ror	r15
     d5c:	e7 94       	ror	r14
     d5e:	31 96       	adiw	r30, 0x01	; 1
     d60:	87 e0       	ldi	r24, 0x07	; 7
     d62:	16 95       	lsr	r17
     d64:	07 95       	ror	r16
     d66:	f7 94       	ror	r15
     d68:	e7 94       	ror	r14
     d6a:	8a 95       	dec	r24
     d6c:	d1 f7       	brne	.-12     	; 0xd62 <__pack_f+0x164>
     d6e:	05 c0       	rjmp	.+10     	; 0xd7a <__pack_f+0x17c>
     d70:	ee 24       	eor	r14, r14
     d72:	ff 24       	eor	r15, r15
     d74:	87 01       	movw	r16, r14
     d76:	ef ef       	ldi	r30, 0xFF	; 255
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	6e 2f       	mov	r22, r30
     d7c:	67 95       	ror	r22
     d7e:	66 27       	eor	r22, r22
     d80:	67 95       	ror	r22
     d82:	90 2f       	mov	r25, r16
     d84:	9f 77       	andi	r25, 0x7F	; 127
     d86:	d7 94       	ror	r13
     d88:	dd 24       	eor	r13, r13
     d8a:	d7 94       	ror	r13
     d8c:	8e 2f       	mov	r24, r30
     d8e:	86 95       	lsr	r24
     d90:	49 2f       	mov	r20, r25
     d92:	46 2b       	or	r20, r22
     d94:	58 2f       	mov	r21, r24
     d96:	5d 29       	or	r21, r13
     d98:	b7 01       	movw	r22, r14
     d9a:	ca 01       	movw	r24, r20
     d9c:	1f 91       	pop	r17
     d9e:	0f 91       	pop	r16
     da0:	ff 90       	pop	r15
     da2:	ef 90       	pop	r14
     da4:	df 90       	pop	r13
     da6:	08 95       	ret

00000da8 <__unpack_f>:
     da8:	fc 01       	movw	r30, r24
     daa:	db 01       	movw	r26, r22
     dac:	40 81       	ld	r20, Z
     dae:	51 81       	ldd	r21, Z+1	; 0x01
     db0:	22 81       	ldd	r18, Z+2	; 0x02
     db2:	62 2f       	mov	r22, r18
     db4:	6f 77       	andi	r22, 0x7F	; 127
     db6:	70 e0       	ldi	r23, 0x00	; 0
     db8:	22 1f       	adc	r18, r18
     dba:	22 27       	eor	r18, r18
     dbc:	22 1f       	adc	r18, r18
     dbe:	93 81       	ldd	r25, Z+3	; 0x03
     dc0:	89 2f       	mov	r24, r25
     dc2:	88 0f       	add	r24, r24
     dc4:	82 2b       	or	r24, r18
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	99 1f       	adc	r25, r25
     dcc:	99 27       	eor	r25, r25
     dce:	99 1f       	adc	r25, r25
     dd0:	11 96       	adiw	r26, 0x01	; 1
     dd2:	9c 93       	st	X, r25
     dd4:	11 97       	sbiw	r26, 0x01	; 1
     dd6:	21 15       	cp	r18, r1
     dd8:	31 05       	cpc	r19, r1
     dda:	a9 f5       	brne	.+106    	; 0xe46 <__unpack_f+0x9e>
     ddc:	41 15       	cp	r20, r1
     dde:	51 05       	cpc	r21, r1
     de0:	61 05       	cpc	r22, r1
     de2:	71 05       	cpc	r23, r1
     de4:	11 f4       	brne	.+4      	; 0xdea <__unpack_f+0x42>
     de6:	82 e0       	ldi	r24, 0x02	; 2
     de8:	37 c0       	rjmp	.+110    	; 0xe58 <__unpack_f+0xb0>
     dea:	82 e8       	ldi	r24, 0x82	; 130
     dec:	9f ef       	ldi	r25, 0xFF	; 255
     dee:	13 96       	adiw	r26, 0x03	; 3
     df0:	9c 93       	st	X, r25
     df2:	8e 93       	st	-X, r24
     df4:	12 97       	sbiw	r26, 0x02	; 2
     df6:	9a 01       	movw	r18, r20
     df8:	ab 01       	movw	r20, r22
     dfa:	67 e0       	ldi	r22, 0x07	; 7
     dfc:	22 0f       	add	r18, r18
     dfe:	33 1f       	adc	r19, r19
     e00:	44 1f       	adc	r20, r20
     e02:	55 1f       	adc	r21, r21
     e04:	6a 95       	dec	r22
     e06:	d1 f7       	brne	.-12     	; 0xdfc <__unpack_f+0x54>
     e08:	83 e0       	ldi	r24, 0x03	; 3
     e0a:	8c 93       	st	X, r24
     e0c:	0d c0       	rjmp	.+26     	; 0xe28 <__unpack_f+0x80>
     e0e:	22 0f       	add	r18, r18
     e10:	33 1f       	adc	r19, r19
     e12:	44 1f       	adc	r20, r20
     e14:	55 1f       	adc	r21, r21
     e16:	12 96       	adiw	r26, 0x02	; 2
     e18:	8d 91       	ld	r24, X+
     e1a:	9c 91       	ld	r25, X
     e1c:	13 97       	sbiw	r26, 0x03	; 3
     e1e:	01 97       	sbiw	r24, 0x01	; 1
     e20:	13 96       	adiw	r26, 0x03	; 3
     e22:	9c 93       	st	X, r25
     e24:	8e 93       	st	-X, r24
     e26:	12 97       	sbiw	r26, 0x02	; 2
     e28:	20 30       	cpi	r18, 0x00	; 0
     e2a:	80 e0       	ldi	r24, 0x00	; 0
     e2c:	38 07       	cpc	r19, r24
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	48 07       	cpc	r20, r24
     e32:	80 e4       	ldi	r24, 0x40	; 64
     e34:	58 07       	cpc	r21, r24
     e36:	58 f3       	brcs	.-42     	; 0xe0e <__unpack_f+0x66>
     e38:	14 96       	adiw	r26, 0x04	; 4
     e3a:	2d 93       	st	X+, r18
     e3c:	3d 93       	st	X+, r19
     e3e:	4d 93       	st	X+, r20
     e40:	5c 93       	st	X, r21
     e42:	17 97       	sbiw	r26, 0x07	; 7
     e44:	08 95       	ret
     e46:	2f 3f       	cpi	r18, 0xFF	; 255
     e48:	31 05       	cpc	r19, r1
     e4a:	79 f4       	brne	.+30     	; 0xe6a <__unpack_f+0xc2>
     e4c:	41 15       	cp	r20, r1
     e4e:	51 05       	cpc	r21, r1
     e50:	61 05       	cpc	r22, r1
     e52:	71 05       	cpc	r23, r1
     e54:	19 f4       	brne	.+6      	; 0xe5c <__unpack_f+0xb4>
     e56:	84 e0       	ldi	r24, 0x04	; 4
     e58:	8c 93       	st	X, r24
     e5a:	08 95       	ret
     e5c:	64 ff       	sbrs	r22, 4
     e5e:	03 c0       	rjmp	.+6      	; 0xe66 <__unpack_f+0xbe>
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	8c 93       	st	X, r24
     e64:	12 c0       	rjmp	.+36     	; 0xe8a <__unpack_f+0xe2>
     e66:	1c 92       	st	X, r1
     e68:	10 c0       	rjmp	.+32     	; 0xe8a <__unpack_f+0xe2>
     e6a:	2f 57       	subi	r18, 0x7F	; 127
     e6c:	30 40       	sbci	r19, 0x00	; 0
     e6e:	13 96       	adiw	r26, 0x03	; 3
     e70:	3c 93       	st	X, r19
     e72:	2e 93       	st	-X, r18
     e74:	12 97       	sbiw	r26, 0x02	; 2
     e76:	83 e0       	ldi	r24, 0x03	; 3
     e78:	8c 93       	st	X, r24
     e7a:	87 e0       	ldi	r24, 0x07	; 7
     e7c:	44 0f       	add	r20, r20
     e7e:	55 1f       	adc	r21, r21
     e80:	66 1f       	adc	r22, r22
     e82:	77 1f       	adc	r23, r23
     e84:	8a 95       	dec	r24
     e86:	d1 f7       	brne	.-12     	; 0xe7c <__unpack_f+0xd4>
     e88:	70 64       	ori	r23, 0x40	; 64
     e8a:	14 96       	adiw	r26, 0x04	; 4
     e8c:	4d 93       	st	X+, r20
     e8e:	5d 93       	st	X+, r21
     e90:	6d 93       	st	X+, r22
     e92:	7c 93       	st	X, r23
     e94:	17 97       	sbiw	r26, 0x07	; 7
     e96:	08 95       	ret

00000e98 <__fpcmp_parts_f>:
     e98:	1f 93       	push	r17
     e9a:	dc 01       	movw	r26, r24
     e9c:	fb 01       	movw	r30, r22
     e9e:	9c 91       	ld	r25, X
     ea0:	92 30       	cpi	r25, 0x02	; 2
     ea2:	08 f4       	brcc	.+2      	; 0xea6 <__fpcmp_parts_f+0xe>
     ea4:	47 c0       	rjmp	.+142    	; 0xf34 <__fpcmp_parts_f+0x9c>
     ea6:	80 81       	ld	r24, Z
     ea8:	82 30       	cpi	r24, 0x02	; 2
     eaa:	08 f4       	brcc	.+2      	; 0xeae <__fpcmp_parts_f+0x16>
     eac:	43 c0       	rjmp	.+134    	; 0xf34 <__fpcmp_parts_f+0x9c>
     eae:	94 30       	cpi	r25, 0x04	; 4
     eb0:	51 f4       	brne	.+20     	; 0xec6 <__fpcmp_parts_f+0x2e>
     eb2:	11 96       	adiw	r26, 0x01	; 1
     eb4:	1c 91       	ld	r17, X
     eb6:	84 30       	cpi	r24, 0x04	; 4
     eb8:	99 f5       	brne	.+102    	; 0xf20 <__fpcmp_parts_f+0x88>
     eba:	81 81       	ldd	r24, Z+1	; 0x01
     ebc:	68 2f       	mov	r22, r24
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	61 1b       	sub	r22, r17
     ec2:	71 09       	sbc	r23, r1
     ec4:	3f c0       	rjmp	.+126    	; 0xf44 <__fpcmp_parts_f+0xac>
     ec6:	84 30       	cpi	r24, 0x04	; 4
     ec8:	21 f0       	breq	.+8      	; 0xed2 <__fpcmp_parts_f+0x3a>
     eca:	92 30       	cpi	r25, 0x02	; 2
     ecc:	31 f4       	brne	.+12     	; 0xeda <__fpcmp_parts_f+0x42>
     ece:	82 30       	cpi	r24, 0x02	; 2
     ed0:	b9 f1       	breq	.+110    	; 0xf40 <__fpcmp_parts_f+0xa8>
     ed2:	81 81       	ldd	r24, Z+1	; 0x01
     ed4:	88 23       	and	r24, r24
     ed6:	89 f1       	breq	.+98     	; 0xf3a <__fpcmp_parts_f+0xa2>
     ed8:	2d c0       	rjmp	.+90     	; 0xf34 <__fpcmp_parts_f+0x9c>
     eda:	11 96       	adiw	r26, 0x01	; 1
     edc:	1c 91       	ld	r17, X
     ede:	11 97       	sbiw	r26, 0x01	; 1
     ee0:	82 30       	cpi	r24, 0x02	; 2
     ee2:	f1 f0       	breq	.+60     	; 0xf20 <__fpcmp_parts_f+0x88>
     ee4:	81 81       	ldd	r24, Z+1	; 0x01
     ee6:	18 17       	cp	r17, r24
     ee8:	d9 f4       	brne	.+54     	; 0xf20 <__fpcmp_parts_f+0x88>
     eea:	12 96       	adiw	r26, 0x02	; 2
     eec:	2d 91       	ld	r18, X+
     eee:	3c 91       	ld	r19, X
     ef0:	13 97       	sbiw	r26, 0x03	; 3
     ef2:	82 81       	ldd	r24, Z+2	; 0x02
     ef4:	93 81       	ldd	r25, Z+3	; 0x03
     ef6:	82 17       	cp	r24, r18
     ef8:	93 07       	cpc	r25, r19
     efa:	94 f0       	brlt	.+36     	; 0xf20 <__fpcmp_parts_f+0x88>
     efc:	28 17       	cp	r18, r24
     efe:	39 07       	cpc	r19, r25
     f00:	bc f0       	brlt	.+46     	; 0xf30 <__fpcmp_parts_f+0x98>
     f02:	14 96       	adiw	r26, 0x04	; 4
     f04:	8d 91       	ld	r24, X+
     f06:	9d 91       	ld	r25, X+
     f08:	0d 90       	ld	r0, X+
     f0a:	bc 91       	ld	r27, X
     f0c:	a0 2d       	mov	r26, r0
     f0e:	24 81       	ldd	r18, Z+4	; 0x04
     f10:	35 81       	ldd	r19, Z+5	; 0x05
     f12:	46 81       	ldd	r20, Z+6	; 0x06
     f14:	57 81       	ldd	r21, Z+7	; 0x07
     f16:	28 17       	cp	r18, r24
     f18:	39 07       	cpc	r19, r25
     f1a:	4a 07       	cpc	r20, r26
     f1c:	5b 07       	cpc	r21, r27
     f1e:	18 f4       	brcc	.+6      	; 0xf26 <__fpcmp_parts_f+0x8e>
     f20:	11 23       	and	r17, r17
     f22:	41 f0       	breq	.+16     	; 0xf34 <__fpcmp_parts_f+0x9c>
     f24:	0a c0       	rjmp	.+20     	; 0xf3a <__fpcmp_parts_f+0xa2>
     f26:	82 17       	cp	r24, r18
     f28:	93 07       	cpc	r25, r19
     f2a:	a4 07       	cpc	r26, r20
     f2c:	b5 07       	cpc	r27, r21
     f2e:	40 f4       	brcc	.+16     	; 0xf40 <__fpcmp_parts_f+0xa8>
     f30:	11 23       	and	r17, r17
     f32:	19 f0       	breq	.+6      	; 0xf3a <__fpcmp_parts_f+0xa2>
     f34:	61 e0       	ldi	r22, 0x01	; 1
     f36:	70 e0       	ldi	r23, 0x00	; 0
     f38:	05 c0       	rjmp	.+10     	; 0xf44 <__fpcmp_parts_f+0xac>
     f3a:	6f ef       	ldi	r22, 0xFF	; 255
     f3c:	7f ef       	ldi	r23, 0xFF	; 255
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <__fpcmp_parts_f+0xac>
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	70 e0       	ldi	r23, 0x00	; 0
     f44:	cb 01       	movw	r24, r22
     f46:	1f 91       	pop	r17
     f48:	08 95       	ret

00000f4a <MTIMER1_voidInit>:
static u32 CTC_u32NoOfCompMatch;
#endif

/**************************** Timer1 Init *****************************/
void MTIMER1_voidInit(void)
{
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
    #if TIMER1_MODE == TIMER1_NORMAL_MODE
    CLR_BIT(TCCR1A, TCCR1A_WGM10);
     f52:	af e4       	ldi	r26, 0x4F	; 79
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	ef e4       	ldi	r30, 0x4F	; 79
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	8e 7f       	andi	r24, 0xFE	; 254
     f5e:	8c 93       	st	X, r24
    CLR_BIT(TCCR1A, TCCR1A_WGM11);
     f60:	af e4       	ldi	r26, 0x4F	; 79
     f62:	b0 e0       	ldi	r27, 0x00	; 0
     f64:	ef e4       	ldi	r30, 0x4F	; 79
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	8d 7f       	andi	r24, 0xFD	; 253
     f6c:	8c 93       	st	X, r24
    CLR_BIT(TCCR1B, TCCR1B_WGM12);
     f6e:	ae e4       	ldi	r26, 0x4E	; 78
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	ee e4       	ldi	r30, 0x4E	; 78
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	87 7f       	andi	r24, 0xF7	; 247
     f7a:	8c 93       	st	X, r24
    CLR_BIT(TCCR1B, TCCR1B_WGM13);
     f7c:	ae e4       	ldi	r26, 0x4E	; 78
     f7e:	b0 e0       	ldi	r27, 0x00	; 0
     f80:	ee e4       	ldi	r30, 0x4E	; 78
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	8f 7e       	andi	r24, 0xEF	; 239
     f88:	8c 93       	st	X, r24


    /* Enable Overflow INT */
    SET_BIT(TIMSK, TIMSK_TOIE1);
     f8a:	a9 e5       	ldi	r26, 0x59	; 89
     f8c:	b0 e0       	ldi	r27, 0x00	; 0
     f8e:	e9 e5       	ldi	r30, 0x59	; 89
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	84 60       	ori	r24, 0x04	; 4
     f96:	8c 93       	st	X, r24

    /* Enable CTC INT */
    SET_BIT(TIMSK, TIMSK_OCIE1A);

    #endif
}
     f98:	cf 91       	pop	r28
     f9a:	df 91       	pop	r29
     f9c:	08 95       	ret

00000f9e <MTIMER1_enumSetTime_ms>:

/********************** Timer1 Set Time in ms *****************************/
error_state_t MTIMER1_enumSetTime_ms(u32 Copy_u32DesiredTime, void (*Copy_pvCallBackFunc)(void))
{
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
     fa6:	63 97       	sbiw	r28, 0x13	; 19
     fa8:	0f b6       	in	r0, 0x3f	; 63
     faa:	f8 94       	cli
     fac:	de bf       	out	0x3e, r29	; 62
     fae:	0f be       	out	0x3f, r0	; 63
     fb0:	cd bf       	out	0x3d, r28	; 61
     fb2:	6e 87       	std	Y+14, r22	; 0x0e
     fb4:	7f 87       	std	Y+15, r23	; 0x0f
     fb6:	88 8b       	std	Y+16, r24	; 0x10
     fb8:	99 8b       	std	Y+17, r25	; 0x11
     fba:	5b 8b       	std	Y+19, r21	; 0x13
     fbc:	4a 8b       	std	Y+18, r20	; 0x12
    error_state_t Local_ErrorState = TIMER1_OK;
     fbe:	8a e0       	ldi	r24, 0x0A	; 10
     fc0:	8d 87       	std	Y+13, r24	; 0x0d

    // Initialize callback function globally
    TIMER1_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
     fc2:	8a 89       	ldd	r24, Y+18	; 0x12
     fc4:	9b 89       	ldd	r25, Y+19	; 0x13
     fc6:	90 93 a7 01 	sts	0x01A7, r25
     fca:	80 93 a6 01 	sts	0x01A6, r24

    /* Get prescaler value */
    f32 Local_u32PrescDivFact = (f32)TIMER1_PRESCALLER_ARR[TIMER1_PRESCALLER_SELEC - 1];
     fce:	80 91 6c 01 	lds	r24, 0x016C
     fd2:	90 91 6d 01 	lds	r25, 0x016D
     fd6:	cc 01       	movw	r24, r24
     fd8:	a0 e0       	ldi	r26, 0x00	; 0
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	bc 01       	movw	r22, r24
     fde:	cd 01       	movw	r24, r26
     fe0:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
     fe4:	dc 01       	movw	r26, r24
     fe6:	cb 01       	movw	r24, r22
     fe8:	89 87       	std	Y+9, r24	; 0x09
     fea:	9a 87       	std	Y+10, r25	; 0x0a
     fec:	ab 87       	std	Y+11, r26	; 0x0b
     fee:	bc 87       	std	Y+12, r27	; 0x0c

    // Calculate total tick time in Microseconds
    f32 Local_u32TickTime = Local_u32PrescDivFact / CRYSTAL_FREQ;
     ff0:	69 85       	ldd	r22, Y+9	; 0x09
     ff2:	7a 85       	ldd	r23, Y+10	; 0x0a
     ff4:	8b 85       	ldd	r24, Y+11	; 0x0b
     ff6:	9c 85       	ldd	r25, Y+12	; 0x0c
     ff8:	20 e0       	ldi	r18, 0x00	; 0
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	40 e8       	ldi	r20, 0x80	; 128
     ffe:	51 e4       	ldi	r21, 0x41	; 65
    1000:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1004:	dc 01       	movw	r26, r24
    1006:	cb 01       	movw	r24, r22
    1008:	8d 83       	std	Y+5, r24	; 0x05
    100a:	9e 83       	std	Y+6, r25	; 0x06
    100c:	af 83       	std	Y+7, r26	; 0x07
    100e:	b8 87       	std	Y+8, r27	; 0x08

    // Calculate total tick number
    u32 Local_u32TotalTicks = (Copy_u32DesiredTime * 1000) / Local_u32TickTime;
    1010:	8e 85       	ldd	r24, Y+14	; 0x0e
    1012:	9f 85       	ldd	r25, Y+15	; 0x0f
    1014:	a8 89       	ldd	r26, Y+16	; 0x10
    1016:	b9 89       	ldd	r27, Y+17	; 0x11
    1018:	28 ee       	ldi	r18, 0xE8	; 232
    101a:	33 e0       	ldi	r19, 0x03	; 3
    101c:	40 e0       	ldi	r20, 0x00	; 0
    101e:	50 e0       	ldi	r21, 0x00	; 0
    1020:	bc 01       	movw	r22, r24
    1022:	cd 01       	movw	r24, r26
    1024:	0e 94 80 23 	call	0x4700	; 0x4700 <__mulsi3>
    1028:	dc 01       	movw	r26, r24
    102a:	cb 01       	movw	r24, r22
    102c:	bc 01       	movw	r22, r24
    102e:	cd 01       	movw	r24, r26
    1030:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1034:	dc 01       	movw	r26, r24
    1036:	cb 01       	movw	r24, r22
    1038:	bc 01       	movw	r22, r24
    103a:	cd 01       	movw	r24, r26
    103c:	2d 81       	ldd	r18, Y+5	; 0x05
    103e:	3e 81       	ldd	r19, Y+6	; 0x06
    1040:	4f 81       	ldd	r20, Y+7	; 0x07
    1042:	58 85       	ldd	r21, Y+8	; 0x08
    1044:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1048:	dc 01       	movw	r26, r24
    104a:	cb 01       	movw	r24, r22
    104c:	bc 01       	movw	r22, r24
    104e:	cd 01       	movw	r24, r26
    1050:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1054:	dc 01       	movw	r26, r24
    1056:	cb 01       	movw	r24, r22
    1058:	89 83       	std	Y+1, r24	; 0x01
    105a:	9a 83       	std	Y+2, r25	; 0x02
    105c:	ab 83       	std	Y+3, r26	; 0x03
    105e:	bc 83       	std	Y+4, r27	; 0x04

    #if TIMER1_MODE == TIMER1_NORMAL_MODE
    NORMAL_u32NoOfOverFlow = Local_u32TotalTicks / TIMER1_MAX_TICK;
    1060:	89 81       	ldd	r24, Y+1	; 0x01
    1062:	9a 81       	ldd	r25, Y+2	; 0x02
    1064:	ab 81       	ldd	r26, Y+3	; 0x03
    1066:	bc 81       	ldd	r27, Y+4	; 0x04
    1068:	2f ef       	ldi	r18, 0xFF	; 255
    106a:	3f ef       	ldi	r19, 0xFF	; 255
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	50 e0       	ldi	r21, 0x00	; 0
    1070:	bc 01       	movw	r22, r24
    1072:	cd 01       	movw	r24, r26
    1074:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    1078:	da 01       	movw	r26, r20
    107a:	c9 01       	movw	r24, r18
    107c:	80 93 aa 01 	sts	0x01AA, r24
    1080:	90 93 ab 01 	sts	0x01AB, r25
    1084:	a0 93 ac 01 	sts	0x01AC, r26
    1088:	b0 93 ad 01 	sts	0x01AD, r27
    NORMAL_u16NoOfRemTicks = Local_u32TotalTicks % TIMER1_MAX_TICK;
    108c:	89 81       	ldd	r24, Y+1	; 0x01
    108e:	9a 81       	ldd	r25, Y+2	; 0x02
    1090:	ab 81       	ldd	r26, Y+3	; 0x03
    1092:	bc 81       	ldd	r27, Y+4	; 0x04
    1094:	2f ef       	ldi	r18, 0xFF	; 255
    1096:	3f ef       	ldi	r19, 0xFF	; 255
    1098:	40 e0       	ldi	r20, 0x00	; 0
    109a:	50 e0       	ldi	r21, 0x00	; 0
    109c:	bc 01       	movw	r22, r24
    109e:	cd 01       	movw	r24, r26
    10a0:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    10a4:	dc 01       	movw	r26, r24
    10a6:	cb 01       	movw	r24, r22
    10a8:	90 93 af 01 	sts	0x01AF, r25
    10ac:	80 93 ae 01 	sts	0x01AE, r24
    if (NORMAL_u16NoOfRemTicks != 0)
    10b0:	80 91 ae 01 	lds	r24, 0x01AE
    10b4:	90 91 af 01 	lds	r25, 0x01AF
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	29 f1       	breq	.+74     	; 0x1106 <MTIMER1_enumSetTime_ms+0x168>
    {
        NORMAL_u16NoOfRemTicks = TIMER1_MAX_TICK - NORMAL_u16NoOfRemTicks;
    10bc:	80 91 ae 01 	lds	r24, 0x01AE
    10c0:	90 91 af 01 	lds	r25, 0x01AF
    10c4:	80 95       	com	r24
    10c6:	90 95       	com	r25
    10c8:	90 93 af 01 	sts	0x01AF, r25
    10cc:	80 93 ae 01 	sts	0x01AE, r24
        TCNT1 = NORMAL_u16NoOfRemTicks ;
    10d0:	ec e4       	ldi	r30, 0x4C	; 76
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 91 ae 01 	lds	r24, 0x01AE
    10d8:	90 91 af 01 	lds	r25, 0x01AF
    10dc:	91 83       	std	Z+1, r25	; 0x01
    10de:	80 83       	st	Z, r24

        NORMAL_u32NoOfOverFlow++;
    10e0:	80 91 aa 01 	lds	r24, 0x01AA
    10e4:	90 91 ab 01 	lds	r25, 0x01AB
    10e8:	a0 91 ac 01 	lds	r26, 0x01AC
    10ec:	b0 91 ad 01 	lds	r27, 0x01AD
    10f0:	01 96       	adiw	r24, 0x01	; 1
    10f2:	a1 1d       	adc	r26, r1
    10f4:	b1 1d       	adc	r27, r1
    10f6:	80 93 aa 01 	sts	0x01AA, r24
    10fa:	90 93 ab 01 	sts	0x01AB, r25
    10fe:	a0 93 ac 01 	sts	0x01AC, r26
    1102:	b0 93 ad 01 	sts	0x01AD, r27
    OCR1AH = (u8)(Local_u16DivisionValue >> 8);
    OCR1AL = (u8)(Local_u16DivisionValue & 0xFF);

    #endif

    return Local_ErrorState;
    1106:	8d 85       	ldd	r24, Y+13	; 0x0d
}
    1108:	63 96       	adiw	r28, 0x13	; 19
    110a:	0f b6       	in	r0, 0x3f	; 63
    110c:	f8 94       	cli
    110e:	de bf       	out	0x3e, r29	; 62
    1110:	0f be       	out	0x3f, r0	; 63
    1112:	cd bf       	out	0x3d, r28	; 61
    1114:	cf 91       	pop	r28
    1116:	df 91       	pop	r29
    1118:	08 95       	ret

0000111a <MTIMER1_enumStart>:

/********************* Timer1 Start **************************/
error_state_t MTIMER1_enumStart(void)
{
    111a:	df 93       	push	r29
    111c:	cf 93       	push	r28
    111e:	0f 92       	push	r0
    1120:	cd b7       	in	r28, 0x3d	; 61
    1122:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1124:	8a e0       	ldi	r24, 0x0A	; 10
    1126:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    1128:	ae e4       	ldi	r26, 0x4E	; 78
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	ee e4       	ldi	r30, 0x4E	; 78
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	88 7f       	andi	r24, 0xF8	; 248
    1134:	8c 93       	st	X, r24
    TCCR1B |= TIMER1_PRESCALLER_SELEC;
    1136:	ae e4       	ldi	r26, 0x4E	; 78
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	ee e4       	ldi	r30, 0x4E	; 78
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	83 60       	ori	r24, 0x03	; 3
    1142:	8c 93       	st	X, r24

    return Local_ErrorState;
    1144:	89 81       	ldd	r24, Y+1	; 0x01
}
    1146:	0f 90       	pop	r0
    1148:	cf 91       	pop	r28
    114a:	df 91       	pop	r29
    114c:	08 95       	ret

0000114e <MTIMER1_enumStop>:

/********************* Timer1 Stop **************************/
error_state_t MTIMER1_enumStop(void)
{
    114e:	df 93       	push	r29
    1150:	cf 93       	push	r28
    1152:	0f 92       	push	r0
    1154:	cd b7       	in	r28, 0x3d	; 61
    1156:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1158:	8a e0       	ldi	r24, 0x0A	; 10
    115a:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    115c:	ae e4       	ldi	r26, 0x4E	; 78
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	ee e4       	ldi	r30, 0x4E	; 78
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	88 7f       	andi	r24, 0xF8	; 248
    1168:	8c 93       	st	X, r24
    return Local_ErrorState;
    116a:	89 81       	ldd	r24, Y+1	; 0x01
}
    116c:	0f 90       	pop	r0
    116e:	cf 91       	pop	r28
    1170:	df 91       	pop	r29
    1172:	08 95       	ret

00001174 <MTIMER1_u8SetCallBack>:

error_state_t MTIMER1_u8SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    1174:	df 93       	push	r29
    1176:	cf 93       	push	r28
    1178:	00 d0       	rcall	.+0      	; 0x117a <MTIMER1_u8SetCallBack+0x6>
    117a:	0f 92       	push	r0
    117c:	cd b7       	in	r28, 0x3d	; 61
    117e:	de b7       	in	r29, 0x3e	; 62
    1180:	9a 83       	std	Y+2, r25	; 0x02
    1182:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_pvCallBackFunc != NULL)
    1184:	89 81       	ldd	r24, Y+1	; 0x01
    1186:	9a 81       	ldd	r25, Y+2	; 0x02
    1188:	00 97       	sbiw	r24, 0x00	; 0
    118a:	49 f0       	breq	.+18     	; 0x119e <MTIMER1_u8SetCallBack+0x2a>
    {
        TIMER1_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	9a 81       	ldd	r25, Y+2	; 0x02
    1190:	90 93 a7 01 	sts	0x01A7, r25
    1194:	80 93 a6 01 	sts	0x01A6, r24
        return TIMER1_OK;
    1198:	8a e0       	ldi	r24, 0x0A	; 10
    119a:	8b 83       	std	Y+3, r24	; 0x03
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <MTIMER1_u8SetCallBack+0x2e>
    }
    else
    {
        return TIMER1_NOK;
    119e:	8b e0       	ldi	r24, 0x0B	; 11
    11a0:	8b 83       	std	Y+3, r24	; 0x03
    11a2:	8b 81       	ldd	r24, Y+3	; 0x03
    }
}
    11a4:	0f 90       	pop	r0
    11a6:	0f 90       	pop	r0
    11a8:	0f 90       	pop	r0
    11aa:	cf 91       	pop	r28
    11ac:	df 91       	pop	r29
    11ae:	08 95       	ret

000011b0 <MPWM1_enumInit>:

/********************* Initialization PWM1 **************************/
error_state_t MPWM1_enumInit(void)
{
    11b0:	df 93       	push	r29
    11b2:	cf 93       	push	r28
    11b4:	0f 92       	push	r0
    11b6:	cd b7       	in	r28, 0x3d	; 61
    11b8:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    11ba:	8a e0       	ldi	r24, 0x0A	; 10
    11bc:	89 83       	std	Y+1, r24	; 0x01
        CLR_BIT(TCCR1A, TCCR1A_COM1A0);
        SET_BIT(TCCR1A, TCCR1A_COM1A1);
    }
    #endif

    return Local_ErrorState;
    11be:	89 81       	ldd	r24, Y+1	; 0x01
}
    11c0:	0f 90       	pop	r0
    11c2:	cf 91       	pop	r28
    11c4:	df 91       	pop	r29
    11c6:	08 95       	ret

000011c8 <MPWM1_enumSetDutyCycle>:

error_state_t MPWM1_enumSetDutyCycle(u8 Copy_u8DutyCycle)
{
    11c8:	df 93       	push	r29
    11ca:	cf 93       	push	r28
    11cc:	00 d0       	rcall	.+0      	; 0x11ce <MPWM1_enumSetDutyCycle+0x6>
    11ce:	cd b7       	in	r28, 0x3d	; 61
    11d0:	de b7       	in	r29, 0x3e	; 62
    11d2:	8a 83       	std	Y+2, r24	; 0x02
    error_state_t Local_ErrorState = TIMER1_OK;
    11d4:	8a e0       	ldi	r24, 0x0A	; 10
    11d6:	89 83       	std	Y+1, r24	; 0x01
        OCR1AH = (u8)(((Copy_u8DutyCycle * TIMER1_MAX_TICK) / 100) >> 8);
        OCR1AL = (u8)(((Copy_u8DutyCycle * TIMER1_MAX_TICK) / 100) & 0xFF);
    }
    #endif

    return Local_ErrorState;
    11d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    11da:	0f 90       	pop	r0
    11dc:	0f 90       	pop	r0
    11de:	cf 91       	pop	r28
    11e0:	df 91       	pop	r29
    11e2:	08 95       	ret

000011e4 <MPWM1_enumStart>:

error_state_t MPWM1_enumStart(void)
{
    11e4:	df 93       	push	r29
    11e6:	cf 93       	push	r28
    11e8:	0f 92       	push	r0
    11ea:	cd b7       	in	r28, 0x3d	; 61
    11ec:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    11ee:	8a e0       	ldi	r24, 0x0A	; 10
    11f0:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    11f2:	ae e4       	ldi	r26, 0x4E	; 78
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	ee e4       	ldi	r30, 0x4E	; 78
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	88 7f       	andi	r24, 0xF8	; 248
    11fe:	8c 93       	st	X, r24
    TCCR1B |= TIMER1_PRESCALLER_SELEC;
    1200:	ae e4       	ldi	r26, 0x4E	; 78
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	ee e4       	ldi	r30, 0x4E	; 78
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	83 60       	ori	r24, 0x03	; 3
    120c:	8c 93       	st	X, r24
    return Local_ErrorState;
    120e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1210:	0f 90       	pop	r0
    1212:	cf 91       	pop	r28
    1214:	df 91       	pop	r29
    1216:	08 95       	ret

00001218 <MPWM1_enumStop>:

error_state_t MPWM1_enumStop(void)
{
    1218:	df 93       	push	r29
    121a:	cf 93       	push	r28
    121c:	0f 92       	push	r0
    121e:	cd b7       	in	r28, 0x3d	; 61
    1220:	de b7       	in	r29, 0x3e	; 62
    error_state_t Local_ErrorState = TIMER1_OK;
    1222:	8a e0       	ldi	r24, 0x0A	; 10
    1224:	89 83       	std	Y+1, r24	; 0x01
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    1226:	ae e4       	ldi	r26, 0x4E	; 78
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	ee e4       	ldi	r30, 0x4E	; 78
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	88 7f       	andi	r24, 0xF8	; 248
    1232:	8c 93       	st	X, r24
    return Local_ErrorState;
    1234:	89 81       	ldd	r24, Y+1	; 0x01
}
    1236:	0f 90       	pop	r0
    1238:	cf 91       	pop	r28
    123a:	df 91       	pop	r29
    123c:	08 95       	ret

0000123e <MTIMER1_u32GetCounts>:

u32 MTIMER1_u32GetCounts(void)
{
    123e:	df 93       	push	r29
    1240:	cf 93       	push	r28
    1242:	00 d0       	rcall	.+0      	; 0x1244 <MTIMER1_u32GetCounts+0x6>
    1244:	00 d0       	rcall	.+0      	; 0x1246 <MTIMER1_u32GetCounts+0x8>
    1246:	cd b7       	in	r28, 0x3d	; 61
    1248:	de b7       	in	r29, 0x3e	; 62
    TCNT1 = 0;
    124a:	ec e4       	ldi	r30, 0x4C	; 76
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	11 82       	std	Z+1, r1	; 0x01
    1250:	10 82       	st	Z, r1
    u32 count = TCNT1 + (current_ov_count * 65536UL);
    1252:	ec e4       	ldi	r30, 0x4C	; 76
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	91 81       	ldd	r25, Z+1	; 0x01
    125a:	9c 01       	movw	r18, r24
    125c:	40 e0       	ldi	r20, 0x00	; 0
    125e:	50 e0       	ldi	r21, 0x00	; 0
    1260:	80 91 b4 01 	lds	r24, 0x01B4
    1264:	90 91 b5 01 	lds	r25, 0x01B5
    1268:	a0 91 b6 01 	lds	r26, 0x01B6
    126c:	b0 91 b7 01 	lds	r27, 0x01B7
    1270:	dc 01       	movw	r26, r24
    1272:	99 27       	eor	r25, r25
    1274:	88 27       	eor	r24, r24
    1276:	82 0f       	add	r24, r18
    1278:	93 1f       	adc	r25, r19
    127a:	a4 1f       	adc	r26, r20
    127c:	b5 1f       	adc	r27, r21
    127e:	89 83       	std	Y+1, r24	; 0x01
    1280:	9a 83       	std	Y+2, r25	; 0x02
    1282:	ab 83       	std	Y+3, r26	; 0x03
    1284:	bc 83       	std	Y+4, r27	; 0x04
    return count;
    1286:	89 81       	ldd	r24, Y+1	; 0x01
    1288:	9a 81       	ldd	r25, Y+2	; 0x02
    128a:	ab 81       	ldd	r26, Y+3	; 0x03
    128c:	bc 81       	ldd	r27, Y+4	; 0x04
}
    128e:	bc 01       	movw	r22, r24
    1290:	cd 01       	movw	r24, r26
    1292:	0f 90       	pop	r0
    1294:	0f 90       	pop	r0
    1296:	0f 90       	pop	r0
    1298:	0f 90       	pop	r0
    129a:	cf 91       	pop	r28
    129c:	df 91       	pop	r29
    129e:	08 95       	ret

000012a0 <MTIMER1_voidSetTimerValue>:

/************************ Timer 1 ************************/
void MTIMER1_voidSetTimerValue(u16 Copy_u16TimerValue)
{
    12a0:	df 93       	push	r29
    12a2:	cf 93       	push	r28
    12a4:	00 d0       	rcall	.+0      	; 0x12a6 <MTIMER1_voidSetTimerValue+0x6>
    12a6:	cd b7       	in	r28, 0x3d	; 61
    12a8:	de b7       	in	r29, 0x3e	; 62
    12aa:	9a 83       	std	Y+2, r25	; 0x02
    12ac:	89 83       	std	Y+1, r24	; 0x01
    TCNT1 = Copy_u16TimerValue;
    12ae:	ec e4       	ldi	r30, 0x4C	; 76
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	89 81       	ldd	r24, Y+1	; 0x01
    12b4:	9a 81       	ldd	r25, Y+2	; 0x02
    12b6:	91 83       	std	Z+1, r25	; 0x01
    12b8:	80 83       	st	Z, r24
}
    12ba:	0f 90       	pop	r0
    12bc:	0f 90       	pop	r0
    12be:	cf 91       	pop	r28
    12c0:	df 91       	pop	r29
    12c2:	08 95       	ret

000012c4 <MTIMER1__u16ReadTimerValue>:


u16 MTIMER1__u16ReadTimerValue(void)
{
    12c4:	df 93       	push	r29
    12c6:	cf 93       	push	r28
    12c8:	00 d0       	rcall	.+0      	; 0x12ca <MTIMER1__u16ReadTimerValue+0x6>
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
    // Read the current Timer1 value
    u16 timerValue = TCNT1;
    12ce:	ec e4       	ldi	r30, 0x4C	; 76
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	91 81       	ldd	r25, Z+1	; 0x01
    12d6:	9a 83       	std	Y+2, r25	; 0x02
    12d8:	89 83       	std	Y+1, r24	; 0x01
    return timerValue;
    12da:	89 81       	ldd	r24, Y+1	; 0x01
    12dc:	9a 81       	ldd	r25, Y+2	; 0x02
}
    12de:	0f 90       	pop	r0
    12e0:	0f 90       	pop	r0
    12e2:	cf 91       	pop	r28
    12e4:	df 91       	pop	r29
    12e6:	08 95       	ret

000012e8 <MCOUNTER1_voidCounterInit>:

/************************ Counter 1 ************************/
void MCOUNTER1_voidCounterInit(void)
{
    12e8:	df 93       	push	r29
    12ea:	cf 93       	push	r28
    12ec:	cd b7       	in	r28, 0x3d	; 61
    12ee:	de b7       	in	r29, 0x3e	; 62
    // Configure Timer1 for counter mode with desired edge mode (you need to define the edge mode)
    TCCR1B &= TIMER1_PRESCALLER_MASK;
    12f0:	ae e4       	ldi	r26, 0x4E	; 78
    12f2:	b0 e0       	ldi	r27, 0x00	; 0
    12f4:	ee e4       	ldi	r30, 0x4E	; 78
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	88 7f       	andi	r24, 0xF8	; 248
    12fc:	8c 93       	st	X, r24
    TCCR1B |= COUNTER_EDGE_MODE;
    12fe:	ae e4       	ldi	r26, 0x4E	; 78
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	ee e4       	ldi	r30, 0x4E	; 78
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	80 61       	ori	r24, 0x10	; 16
    130a:	8c 93       	st	X, r24
}
    130c:	cf 91       	pop	r28
    130e:	df 91       	pop	r29
    1310:	08 95       	ret

00001312 <MCOUNTER1_u8GetCounterValue>:

u8 MCOUNTER1_u8GetCounterValue(void)
{
    1312:	df 93       	push	r29
    1314:	cf 93       	push	r28
    1316:	cd b7       	in	r28, 0x3d	; 61
    1318:	de b7       	in	r29, 0x3e	; 62
    return TCNT1;
    131a:	ec e4       	ldi	r30, 0x4C	; 76
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	91 81       	ldd	r25, Z+1	; 0x01
}
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	08 95       	ret

00001328 <MTIMER1_voidSetICR>:
/******************************** ICU *************************************/
void MTIMER1_voidSetICR(u16 Copy_u16TOP)
{
    1328:	df 93       	push	r29
    132a:	cf 93       	push	r28
    132c:	00 d0       	rcall	.+0      	; 0x132e <MTIMER1_voidSetICR+0x6>
    132e:	cd b7       	in	r28, 0x3d	; 61
    1330:	de b7       	in	r29, 0x3e	; 62
    1332:	9a 83       	std	Y+2, r25	; 0x02
    1334:	89 83       	std	Y+1, r24	; 0x01
    // Set the Input Capture Register (ICR1) with the specified value
    ICR1 = Copy_u16TOP;
    1336:	e6 e4       	ldi	r30, 0x46	; 70
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	89 81       	ldd	r24, Y+1	; 0x01
    133c:	9a 81       	ldd	r25, Y+2	; 0x02
    133e:	91 83       	std	Z+1, r25	; 0x01
    1340:	80 83       	st	Z, r24
}
    1342:	0f 90       	pop	r0
    1344:	0f 90       	pop	r0
    1346:	cf 91       	pop	r28
    1348:	df 91       	pop	r29
    134a:	08 95       	ret

0000134c <ICU_voidInit>:

void ICU_voidInit(void)
{
    134c:	df 93       	push	r29
    134e:	cf 93       	push	r28
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    // Configure Timer1 for Input Capture Mode
    TCCR1A = 0;  // Clear TCCR1A register
    1354:	ef e4       	ldi	r30, 0x4F	; 79
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	10 82       	st	Z, r1
    TCCR1B = 0;  // Clear TCCR1B register
    135a:	ee e4       	ldi	r30, 0x4E	; 78
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	10 82       	st	Z, r1

    // Configure the Input Capture Edge (Rising/Falling)
	/* Set trigger source to rising edge initially */
	SET_BIT(TCCR1B,TCCR1B_ICES1);
    1360:	ae e4       	ldi	r26, 0x4E	; 78
    1362:	b0 e0       	ldi	r27, 0x00	; 0
    1364:	ee e4       	ldi	r30, 0x4E	; 78
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	80 64       	ori	r24, 0x40	; 64
    136c:	8c 93       	st	X, r24

    // Enable the Input Capture Interrupt
	SET_BIT(TIMSK,TIMSK_TICIE1);
    136e:	a9 e5       	ldi	r26, 0x59	; 89
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	e9 e5       	ldi	r30, 0x59	; 89
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	80 62       	ori	r24, 0x20	; 32
    137a:	8c 93       	st	X, r24
}
    137c:	cf 91       	pop	r28
    137e:	df 91       	pop	r29
    1380:	08 95       	ret

00001382 <ICU_u8SetTriggerEdge>:

error_state_t ICU_u8SetTriggerEdge(u8 Copy_u8Edge)
{
    1382:	df 93       	push	r29
    1384:	cf 93       	push	r28
    1386:	00 d0       	rcall	.+0      	; 0x1388 <ICU_u8SetTriggerEdge+0x6>
    1388:	cd b7       	in	r28, 0x3d	; 61
    138a:	de b7       	in	r29, 0x3e	; 62
    138c:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = R_OK;
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Edge == ICU_RISING_EDGE)
    1392:	8a 81       	ldd	r24, Y+2	; 0x02
    1394:	81 30       	cpi	r24, 0x01	; 1
    1396:	41 f4       	brne	.+16     	; 0x13a8 <ICU_u8SetTriggerEdge+0x26>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    1398:	ae e4       	ldi	r26, 0x4E	; 78
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	ee e4       	ldi	r30, 0x4E	; 78
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	80 64       	ori	r24, 0x40	; 64
    13a4:	8c 93       	st	X, r24
    13a6:	0c c0       	rjmp	.+24     	; 0x13c0 <ICU_u8SetTriggerEdge+0x3e>
	}
	else if (Copy_u8Edge == ICU_FALLING_EDGE)
    13a8:	8a 81       	ldd	r24, Y+2	; 0x02
    13aa:	88 23       	and	r24, r24
    13ac:	41 f4       	brne	.+16     	; 0x13be <ICU_u8SetTriggerEdge+0x3c>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    13ae:	ae e4       	ldi	r26, 0x4E	; 78
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	ee e4       	ldi	r30, 0x4E	; 78
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	8f 7b       	andi	r24, 0xBF	; 191
    13ba:	8c 93       	st	X, r24
    13bc:	01 c0       	rjmp	.+2      	; 0x13c0 <ICU_u8SetTriggerEdge+0x3e>
	}
	else
	{
		Local_u8ErrorState = R_NOK;
    13be:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    13c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    13c2:	0f 90       	pop	r0
    13c4:	0f 90       	pop	r0
    13c6:	cf 91       	pop	r28
    13c8:	df 91       	pop	r29
    13ca:	08 95       	ret

000013cc <ICU_voidEnableInterrupt>:


void ICU_voidEnableInterrupt(void)
{
    13cc:	df 93       	push	r29
    13ce:	cf 93       	push	r28
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TICIE1); // Enable the Timer1 Input Capture interrupt
    13d4:	a9 e5       	ldi	r26, 0x59	; 89
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e9 e5       	ldi	r30, 0x59	; 89
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	80 62       	ori	r24, 0x20	; 32
    13e0:	8c 93       	st	X, r24
}
    13e2:	cf 91       	pop	r28
    13e4:	df 91       	pop	r29
    13e6:	08 95       	ret

000013e8 <ICU_voidDisableInterrupt>:

void ICU_voidDisableInterrupt(void)
{
    13e8:	df 93       	push	r29
    13ea:	cf 93       	push	r28
    13ec:	cd b7       	in	r28, 0x3d	; 61
    13ee:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(TIMSK, TIMSK_TICIE1); // Disable the Timer1 Input Capture interrupt
    13f0:	a9 e5       	ldi	r26, 0x59	; 89
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e9 e5       	ldi	r30, 0x59	; 89
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	8f 7d       	andi	r24, 0xDF	; 223
    13fc:	8c 93       	st	X, r24
}
    13fe:	cf 91       	pop	r28
    1400:	df 91       	pop	r29
    1402:	08 95       	ret

00001404 <ICU_u16ReadInputCapture>:

u16 ICU_u16ReadInputCapture(void)
{
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	00 d0       	rcall	.+0      	; 0x140a <ICU_u16ReadInputCapture+0x6>
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
    u16 capturedValue;

    // Read the Input Capture Register ICR1
    capturedValue = ICR1;
    140e:	e6 e4       	ldi	r30, 0x46	; 70
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	91 81       	ldd	r25, Z+1	; 0x01
    1416:	9a 83       	std	Y+2, r25	; 0x02
    1418:	89 83       	std	Y+1, r24	; 0x01

    return capturedValue;
    141a:	89 81       	ldd	r24, Y+1	; 0x01
    141c:	9a 81       	ldd	r25, Y+2	; 0x02
}
    141e:	0f 90       	pop	r0
    1420:	0f 90       	pop	r0
    1422:	cf 91       	pop	r28
    1424:	df 91       	pop	r29
    1426:	08 95       	ret

00001428 <ICU_u8SetCallBack>:

error_state_t ICU_u8SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    1428:	df 93       	push	r29
    142a:	cf 93       	push	r28
    142c:	00 d0       	rcall	.+0      	; 0x142e <ICU_u8SetCallBack+0x6>
    142e:	0f 92       	push	r0
    1430:	cd b7       	in	r28, 0x3d	; 61
    1432:	de b7       	in	r29, 0x3e	; 62
    1434:	9b 83       	std	Y+3, r25	; 0x03
    1436:	8a 83       	std	Y+2, r24	; 0x02
    error_state_t Local_u8ErrorState = TIMER1_OK;
    1438:	8a e0       	ldi	r24, 0x0A	; 10
    143a:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_pvCallBackFunc != NULL)
    143c:	8a 81       	ldd	r24, Y+2	; 0x02
    143e:	9b 81       	ldd	r25, Y+3	; 0x03
    1440:	00 97       	sbiw	r24, 0x00	; 0
    1442:	39 f0       	breq	.+14     	; 0x1452 <ICU_u8SetCallBack+0x2a>
	{
		ICU_callback = Copy_pvCallBackFunc;
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	9b 81       	ldd	r25, Y+3	; 0x03
    1448:	90 93 a9 01 	sts	0x01A9, r25
    144c:	80 93 a8 01 	sts	0x01A8, r24
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <ICU_u8SetCallBack+0x2e>
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    1452:	86 e0       	ldi	r24, 0x06	; 6
    1454:	89 83       	std	Y+1, r24	; 0x01
	}



    return Local_u8ErrorState;
    1456:	89 81       	ldd	r24, Y+1	; 0x01
}
    1458:	0f 90       	pop	r0
    145a:	0f 90       	pop	r0
    145c:	0f 90       	pop	r0
    145e:	cf 91       	pop	r28
    1460:	df 91       	pop	r29
    1462:	08 95       	ret

00001464 <__vector_9>:
/********************************* ISR Timer/Counter1 Overflow  ***********************************/
#if TIMER1_MODE == TIMER1_NORMAL_MODE
ISR_ST(TIMER1_OVF_VECTOR)
{
    1464:	1f 92       	push	r1
    1466:	0f 92       	push	r0
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	0f 92       	push	r0
    146c:	11 24       	eor	r1, r1
    146e:	2f 93       	push	r18
    1470:	3f 93       	push	r19
    1472:	4f 93       	push	r20
    1474:	5f 93       	push	r21
    1476:	6f 93       	push	r22
    1478:	7f 93       	push	r23
    147a:	8f 93       	push	r24
    147c:	9f 93       	push	r25
    147e:	af 93       	push	r26
    1480:	bf 93       	push	r27
    1482:	ef 93       	push	r30
    1484:	ff 93       	push	r31
    1486:	df 93       	push	r29
    1488:	cf 93       	push	r28
    148a:	cd b7       	in	r28, 0x3d	; 61
    148c:	de b7       	in	r29, 0x3e	; 62
	MDIO_SetPinValue(DIO_u8PORTB, DIO_u8PIN7, DIO_u8PIN_HIGH); // for Debugging
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	67 e0       	ldi	r22, 0x07	; 7
    1492:	41 e0       	ldi	r20, 0x01	; 1
    1494:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

    static u32 Local_u32Counter = 0;
    Local_u32Counter++;
    1498:	80 91 b0 01 	lds	r24, 0x01B0
    149c:	90 91 b1 01 	lds	r25, 0x01B1
    14a0:	a0 91 b2 01 	lds	r26, 0x01B2
    14a4:	b0 91 b3 01 	lds	r27, 0x01B3
    14a8:	01 96       	adiw	r24, 0x01	; 1
    14aa:	a1 1d       	adc	r26, r1
    14ac:	b1 1d       	adc	r27, r1
    14ae:	80 93 b0 01 	sts	0x01B0, r24
    14b2:	90 93 b1 01 	sts	0x01B1, r25
    14b6:	a0 93 b2 01 	sts	0x01B2, r26
    14ba:	b0 93 b3 01 	sts	0x01B3, r27
    current_ov_count = Local_u32Counter;
    14be:	80 91 b0 01 	lds	r24, 0x01B0
    14c2:	90 91 b1 01 	lds	r25, 0x01B1
    14c6:	a0 91 b2 01 	lds	r26, 0x01B2
    14ca:	b0 91 b3 01 	lds	r27, 0x01B3
    14ce:	80 93 b4 01 	sts	0x01B4, r24
    14d2:	90 93 b5 01 	sts	0x01B5, r25
    14d6:	a0 93 b6 01 	sts	0x01B6, r26
    14da:	b0 93 b7 01 	sts	0x01B7, r27

    if (Local_u32Counter == NORMAL_u32NoOfOverFlow)
    14de:	20 91 b0 01 	lds	r18, 0x01B0
    14e2:	30 91 b1 01 	lds	r19, 0x01B1
    14e6:	40 91 b2 01 	lds	r20, 0x01B2
    14ea:	50 91 b3 01 	lds	r21, 0x01B3
    14ee:	80 91 aa 01 	lds	r24, 0x01AA
    14f2:	90 91 ab 01 	lds	r25, 0x01AB
    14f6:	a0 91 ac 01 	lds	r26, 0x01AC
    14fa:	b0 91 ad 01 	lds	r27, 0x01AD
    14fe:	28 17       	cp	r18, r24
    1500:	39 07       	cpc	r19, r25
    1502:	4a 07       	cpc	r20, r26
    1504:	5b 07       	cpc	r21, r27
    1506:	a9 f4       	brne	.+42     	; 0x1532 <__vector_9+0xce>
    {

        TCNT1 = NORMAL_u16NoOfRemTicks;
    1508:	ec e4       	ldi	r30, 0x4C	; 76
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 91 ae 01 	lds	r24, 0x01AE
    1510:	90 91 af 01 	lds	r25, 0x01AF
    1514:	91 83       	std	Z+1, r25	; 0x01
    1516:	80 83       	st	Z, r24
        TIMER1_pvCallBackNotificationFunc();
    1518:	e0 91 a6 01 	lds	r30, 0x01A6
    151c:	f0 91 a7 01 	lds	r31, 0x01A7
    1520:	09 95       	icall
        Local_u32Counter = 0;
    1522:	10 92 b0 01 	sts	0x01B0, r1
    1526:	10 92 b1 01 	sts	0x01B1, r1
    152a:	10 92 b2 01 	sts	0x01B2, r1
    152e:	10 92 b3 01 	sts	0x01B3, r1
    }
}
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	ff 91       	pop	r31
    1538:	ef 91       	pop	r30
    153a:	bf 91       	pop	r27
    153c:	af 91       	pop	r26
    153e:	9f 91       	pop	r25
    1540:	8f 91       	pop	r24
    1542:	7f 91       	pop	r23
    1544:	6f 91       	pop	r22
    1546:	5f 91       	pop	r21
    1548:	4f 91       	pop	r20
    154a:	3f 91       	pop	r19
    154c:	2f 91       	pop	r18
    154e:	0f 90       	pop	r0
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	0f 90       	pop	r0
    1554:	1f 90       	pop	r1
    1556:	18 95       	reti

00001558 <__vector_6>:
    }
}
#endif

ISR_ST(TIMER1_CAPT_VECTOR)
{
    1558:	1f 92       	push	r1
    155a:	0f 92       	push	r0
    155c:	0f b6       	in	r0, 0x3f	; 63
    155e:	0f 92       	push	r0
    1560:	11 24       	eor	r1, r1
    1562:	2f 93       	push	r18
    1564:	3f 93       	push	r19
    1566:	4f 93       	push	r20
    1568:	5f 93       	push	r21
    156a:	6f 93       	push	r22
    156c:	7f 93       	push	r23
    156e:	8f 93       	push	r24
    1570:	9f 93       	push	r25
    1572:	af 93       	push	r26
    1574:	bf 93       	push	r27
    1576:	ef 93       	push	r30
    1578:	ff 93       	push	r31
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	cd b7       	in	r28, 0x3d	; 61
    1580:	de b7       	in	r29, 0x3e	; 62

	if(ICU_callback != NULL)
    1582:	80 91 a8 01 	lds	r24, 0x01A8
    1586:	90 91 a9 01 	lds	r25, 0x01A9
    158a:	00 97       	sbiw	r24, 0x00	; 0
    158c:	29 f0       	breq	.+10     	; 0x1598 <__vector_6+0x40>
	{
		ICU_callback();
    158e:	e0 91 a8 01 	lds	r30, 0x01A8
    1592:	f0 91 a9 01 	lds	r31, 0x01A9
    1596:	09 95       	icall
	}
}
    1598:	cf 91       	pop	r28
    159a:	df 91       	pop	r29
    159c:	ff 91       	pop	r31
    159e:	ef 91       	pop	r30
    15a0:	bf 91       	pop	r27
    15a2:	af 91       	pop	r26
    15a4:	9f 91       	pop	r25
    15a6:	8f 91       	pop	r24
    15a8:	7f 91       	pop	r23
    15aa:	6f 91       	pop	r22
    15ac:	5f 91       	pop	r21
    15ae:	4f 91       	pop	r20
    15b0:	3f 91       	pop	r19
    15b2:	2f 91       	pop	r18
    15b4:	0f 90       	pop	r0
    15b6:	0f be       	out	0x3f, r0	; 63
    15b8:	0f 90       	pop	r0
    15ba:	1f 90       	pop	r1
    15bc:	18 95       	reti

000015be <MTIMER0_voidInit>:
#elif TIMER0_MODE == TIMER0_CTC_MODE
static u32 	CTC_u32NoOfCompMatch;
#endif
/**************************** Timer0 Init *****************************/
void MTIMER0_voidInit(void)
{
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	cd b7       	in	r28, 0x3d	; 61
    15c4:	de b7       	in	r29, 0x3e	; 62
	/* Enable CTC INT */
	SET_BIT(TIMSK,TIMSK_OCIE0);

	#endif

}
    15c6:	cf 91       	pop	r28
    15c8:	df 91       	pop	r29
    15ca:	08 95       	ret

000015cc <MTIMER0_enumSetTime_ms>:

/**************************** End Timer0 Init *****************************/

/********************** Timer0 Set Time in ms *****************************/
error_state_t MTIMER0_enumSetTime_ms(u32 Copy_u32DesiredTime, void(*Copy_pvCallBackFunc)(void))
{
    15cc:	df 93       	push	r29
    15ce:	cf 93       	push	r28
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	63 97       	sbiw	r28, 0x13	; 19
    15d6:	0f b6       	in	r0, 0x3f	; 63
    15d8:	f8 94       	cli
    15da:	de bf       	out	0x3e, r29	; 62
    15dc:	0f be       	out	0x3f, r0	; 63
    15de:	cd bf       	out	0x3d, r28	; 61
    15e0:	6e 87       	std	Y+14, r22	; 0x0e
    15e2:	7f 87       	std	Y+15, r23	; 0x0f
    15e4:	88 8b       	std	Y+16, r24	; 0x10
    15e6:	99 8b       	std	Y+17, r25	; 0x11
    15e8:	5b 8b       	std	Y+19, r21	; 0x13
    15ea:	4a 8b       	std	Y+18, r20	; 0x12
	error_state_t Local_ErrorState = TIMER0_OK;
    15ec:	82 e0       	ldi	r24, 0x02	; 2
    15ee:	8d 87       	std	Y+13, r24	; 0x0d

	//initialize callback function globally
	TIMER0_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    15f0:	8a 89       	ldd	r24, Y+18	; 0x12
    15f2:	9b 89       	ldd	r25, Y+19	; 0x13
    15f4:	90 93 b9 01 	sts	0x01B9, r25
    15f8:	80 93 b8 01 	sts	0x01B8, r24
	/* Get prescaller value */
	f32 Local_u32PrescDivFact = (f32)TIMER0_PRESCALLER_ARR[TIMER0_PRESCALLER_SELEC - 1];
    15fc:	80 91 76 01 	lds	r24, 0x0176
    1600:	90 91 77 01 	lds	r25, 0x0177
    1604:	cc 01       	movw	r24, r24
    1606:	a0 e0       	ldi	r26, 0x00	; 0
    1608:	b0 e0       	ldi	r27, 0x00	; 0
    160a:	bc 01       	movw	r22, r24
    160c:	cd 01       	movw	r24, r26
    160e:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1612:	dc 01       	movw	r26, r24
    1614:	cb 01       	movw	r24, r22
    1616:	89 87       	std	Y+9, r24	; 0x09
    1618:	9a 87       	std	Y+10, r25	; 0x0a
    161a:	ab 87       	std	Y+11, r26	; 0x0b
    161c:	bc 87       	std	Y+12, r27	; 0x0c
	// calculate total tick time in Micro Second
	f32 Local_u32TickTime = Local_u32PrescDivFact / CRYSTAL_FREQ;
    161e:	69 85       	ldd	r22, Y+9	; 0x09
    1620:	7a 85       	ldd	r23, Y+10	; 0x0a
    1622:	8b 85       	ldd	r24, Y+11	; 0x0b
    1624:	9c 85       	ldd	r25, Y+12	; 0x0c
    1626:	20 e0       	ldi	r18, 0x00	; 0
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	40 e8       	ldi	r20, 0x80	; 128
    162c:	51 e4       	ldi	r21, 0x41	; 65
    162e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1632:	dc 01       	movw	r26, r24
    1634:	cb 01       	movw	r24, r22
    1636:	8d 83       	std	Y+5, r24	; 0x05
    1638:	9e 83       	std	Y+6, r25	; 0x06
    163a:	af 83       	std	Y+7, r26	; 0x07
    163c:	b8 87       	std	Y+8, r27	; 0x08
	// Calculate total tick number
	u32 Local_u32TotalTicks = (Copy_u32DesiredTime *1000 ) / Local_u32TickTime;
    163e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1640:	9f 85       	ldd	r25, Y+15	; 0x0f
    1642:	a8 89       	ldd	r26, Y+16	; 0x10
    1644:	b9 89       	ldd	r27, Y+17	; 0x11
    1646:	28 ee       	ldi	r18, 0xE8	; 232
    1648:	33 e0       	ldi	r19, 0x03	; 3
    164a:	40 e0       	ldi	r20, 0x00	; 0
    164c:	50 e0       	ldi	r21, 0x00	; 0
    164e:	bc 01       	movw	r22, r24
    1650:	cd 01       	movw	r24, r26
    1652:	0e 94 80 23 	call	0x4700	; 0x4700 <__mulsi3>
    1656:	dc 01       	movw	r26, r24
    1658:	cb 01       	movw	r24, r22
    165a:	bc 01       	movw	r22, r24
    165c:	cd 01       	movw	r24, r26
    165e:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    1662:	dc 01       	movw	r26, r24
    1664:	cb 01       	movw	r24, r22
    1666:	bc 01       	movw	r22, r24
    1668:	cd 01       	movw	r24, r26
    166a:	2d 81       	ldd	r18, Y+5	; 0x05
    166c:	3e 81       	ldd	r19, Y+6	; 0x06
    166e:	4f 81       	ldd	r20, Y+7	; 0x07
    1670:	58 85       	ldd	r21, Y+8	; 0x08
    1672:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1676:	dc 01       	movw	r26, r24
    1678:	cb 01       	movw	r24, r22
    167a:	bc 01       	movw	r22, r24
    167c:	cd 01       	movw	r24, r26
    167e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1682:	dc 01       	movw	r26, r24
    1684:	cb 01       	movw	r24, r22
    1686:	89 83       	std	Y+1, r24	; 0x01
    1688:	9a 83       	std	Y+2, r25	; 0x02
    168a:	ab 83       	std	Y+3, r26	; 0x03
    168c:	bc 83       	std	Y+4, r27	; 0x04
	CTC_u32NoOfCompMatch = Local_u32TotalTicks /Local_u8DivisionValue;
	OCR0 = Local_u8DivisionValue ;

	#endif
	
	return Local_ErrorState;
    168e:	8d 85       	ldd	r24, Y+13	; 0x0d
}
    1690:	63 96       	adiw	r28, 0x13	; 19
    1692:	0f b6       	in	r0, 0x3f	; 63
    1694:	f8 94       	cli
    1696:	de bf       	out	0x3e, r29	; 62
    1698:	0f be       	out	0x3f, r0	; 63
    169a:	cd bf       	out	0x3d, r28	; 61
    169c:	cf 91       	pop	r28
    169e:	df 91       	pop	r29
    16a0:	08 95       	ret

000016a2 <MTIMER0_enumStart>:

/********************* End Timer0 Set Time in ms **************************/

/*********************   Timer0 Start   **************************/
error_state_t MTIMER0_enumStart(void)
{
    16a2:	df 93       	push	r29
    16a4:	cf 93       	push	r28
    16a6:	0f 92       	push	r0
    16a8:	cd b7       	in	r28, 0x3d	; 61
    16aa:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    16ac:	82 e0       	ldi	r24, 0x02	; 2
    16ae:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    16b0:	a3 e5       	ldi	r26, 0x53	; 83
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	e3 e5       	ldi	r30, 0x53	; 83
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	88 7f       	andi	r24, 0xF8	; 248
    16bc:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    16be:	a3 e5       	ldi	r26, 0x53	; 83
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	e3 e5       	ldi	r30, 0x53	; 83
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	83 60       	ori	r24, 0x03	; 3
    16ca:	8c 93       	st	X, r24
	return Local_ErrorState;
    16cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    16ce:	0f 90       	pop	r0
    16d0:	cf 91       	pop	r28
    16d2:	df 91       	pop	r29
    16d4:	08 95       	ret

000016d6 <MTIMER0_enumStop>:
/********************* End Timer0 Start **************************/

/*********************   Timer0 Stop   **************************/
error_state_t MTIMER0_enumStop(void)
{
    16d6:	df 93       	push	r29
    16d8:	cf 93       	push	r28
    16da:	0f 92       	push	r0
    16dc:	cd b7       	in	r28, 0x3d	; 61
    16de:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    16e0:	82 e0       	ldi	r24, 0x02	; 2
    16e2:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    16e4:	a3 e5       	ldi	r26, 0x53	; 83
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	e3 e5       	ldi	r30, 0x53	; 83
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	88 7f       	andi	r24, 0xF8	; 248
    16f0:	8c 93       	st	X, r24
	return Local_ErrorState;
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    16f4:	0f 90       	pop	r0
    16f6:	cf 91       	pop	r28
    16f8:	df 91       	pop	r29
    16fa:	08 95       	ret

000016fc <MCOUNTER0_voidCounterInit>:
/********************* End Timer0 Stop **************************/

/************************ Counter 0 ****************************/
void MCOUNTER0_voidCounterInit(void)
{
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	cd b7       	in	r28, 0x3d	; 61
    1702:	de b7       	in	r29, 0x3e	; 62
	#if   COUNTER_0_MODE == COUNTER_0_FALLING_EDGE_MODE
		TCCR0 &= TIMER0_PRESCALLER_MASK;
    1704:	a3 e5       	ldi	r26, 0x53	; 83
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	e3 e5       	ldi	r30, 0x53	; 83
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	88 7f       	andi	r24, 0xF8	; 248
    1710:	8c 93       	st	X, r24
		TCCR0 |= COUNTER_FALLING_EDGE;						
    1712:	a3 e5       	ldi	r26, 0x53	; 83
    1714:	b0 e0       	ldi	r27, 0x00	; 0
    1716:	e3 e5       	ldi	r30, 0x53	; 83
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	80 81       	ld	r24, Z
    171c:	86 60       	ori	r24, 0x06	; 6
    171e:	8c 93       	st	X, r24
	#elif COUNTER_0_MODE == COUNTER_0_RISING_EDGE_MODE
		TCCR0 &= TIMER0_PRESCALLER_MASK;
		TCCR0 |= COUNTER_RISING_EDGE;
	#endif
}
    1720:	cf 91       	pop	r28
    1722:	df 91       	pop	r29
    1724:	08 95       	ret

00001726 <MCOUNTER0_u8GetCounterValue>:

u8 MCOUNTER0_u8GetCounterValue(void){
    1726:	df 93       	push	r29
    1728:	cf 93       	push	r28
    172a:	cd b7       	in	r28, 0x3d	; 61
    172c:	de b7       	in	r29, 0x3e	; 62

	return TCNT0;
    172e:	e2 e5       	ldi	r30, 0x52	; 82
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
}
    1734:	cf 91       	pop	r28
    1736:	df 91       	pop	r29
    1738:	08 95       	ret

0000173a <MTIMER0_u8GetTimerValue>:


u8   MTIMER0_u8GetTimerValue(void)
{
    173a:	df 93       	push	r29
    173c:	cf 93       	push	r28
    173e:	cd b7       	in	r28, 0x3d	; 61
    1740:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    1742:	e2 e5       	ldi	r30, 0x52	; 82
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
}
    1748:	cf 91       	pop	r28
    174a:	df 91       	pop	r29
    174c:	08 95       	ret

0000174e <MTIMER0_voidSetTimerValue>:
void MTIMER0_voidSetTimerValue(u8 Copy_u8TimerValue)
{
    174e:	df 93       	push	r29
    1750:	cf 93       	push	r28
    1752:	0f 92       	push	r0
    1754:	cd b7       	in	r28, 0x3d	; 61
    1756:	de b7       	in	r29, 0x3e	; 62
    1758:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8TimerValue;
    175a:	e2 e5       	ldi	r30, 0x52	; 82
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	89 81       	ldd	r24, Y+1	; 0x01
    1760:	80 83       	st	Z, r24
}
    1762:	0f 90       	pop	r0
    1764:	cf 91       	pop	r28
    1766:	df 91       	pop	r29
    1768:	08 95       	ret

0000176a <MTIMER0_u32GetCounts>:

u32 MTIMER0_u32GetCounts(void)
{
    176a:	df 93       	push	r29
    176c:	cf 93       	push	r28
    176e:	00 d0       	rcall	.+0      	; 0x1770 <MTIMER0_u32GetCounts+0x6>
    1770:	00 d0       	rcall	.+0      	; 0x1772 <MTIMER0_u32GetCounts+0x8>
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
	TCNT0 =0;
    1776:	e2 e5       	ldi	r30, 0x52	; 82
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	10 82       	st	Z, r1
	u32 count = TCNT0 + current_ov_count*256;
    177c:	e2 e5       	ldi	r30, 0x52	; 82
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	28 2f       	mov	r18, r24
    1784:	30 e0       	ldi	r19, 0x00	; 0
    1786:	40 e0       	ldi	r20, 0x00	; 0
    1788:	50 e0       	ldi	r21, 0x00	; 0
    178a:	80 91 ba 01 	lds	r24, 0x01BA
    178e:	90 91 bb 01 	lds	r25, 0x01BB
    1792:	a0 91 bc 01 	lds	r26, 0x01BC
    1796:	b0 91 bd 01 	lds	r27, 0x01BD
    179a:	ba 2f       	mov	r27, r26
    179c:	a9 2f       	mov	r26, r25
    179e:	98 2f       	mov	r25, r24
    17a0:	88 27       	eor	r24, r24
    17a2:	82 0f       	add	r24, r18
    17a4:	93 1f       	adc	r25, r19
    17a6:	a4 1f       	adc	r26, r20
    17a8:	b5 1f       	adc	r27, r21
    17aa:	89 83       	std	Y+1, r24	; 0x01
    17ac:	9a 83       	std	Y+2, r25	; 0x02
    17ae:	ab 83       	std	Y+3, r26	; 0x03
    17b0:	bc 83       	std	Y+4, r27	; 0x04
	return count;
    17b2:	89 81       	ldd	r24, Y+1	; 0x01
    17b4:	9a 81       	ldd	r25, Y+2	; 0x02
    17b6:	ab 81       	ldd	r26, Y+3	; 0x03
    17b8:	bc 81       	ldd	r27, Y+4	; 0x04

}
    17ba:	bc 01       	movw	r22, r24
    17bc:	cd 01       	movw	r24, r26
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	0f 90       	pop	r0
    17c4:	0f 90       	pop	r0
    17c6:	cf 91       	pop	r28
    17c8:	df 91       	pop	r29
    17ca:	08 95       	ret

000017cc <MTimer0_voidEnableInt>:

void MTimer0_voidEnableInt(u8 INT_ID)
{
    17cc:	df 93       	push	r29
    17ce:	cf 93       	push	r28
    17d0:	00 d0       	rcall	.+0      	; 0x17d2 <MTimer0_voidEnableInt+0x6>
    17d2:	0f 92       	push	r0
    17d4:	cd b7       	in	r28, 0x3d	; 61
    17d6:	de b7       	in	r29, 0x3e	; 62
    17d8:	89 83       	std	Y+1, r24	; 0x01
	switch(INT_ID)
    17da:	89 81       	ldd	r24, Y+1	; 0x01
    17dc:	28 2f       	mov	r18, r24
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	3b 83       	std	Y+3, r19	; 0x03
    17e2:	2a 83       	std	Y+2, r18	; 0x02
    17e4:	8a 81       	ldd	r24, Y+2	; 0x02
    17e6:	9b 81       	ldd	r25, Y+3	; 0x03
    17e8:	00 97       	sbiw	r24, 0x00	; 0
    17ea:	31 f0       	breq	.+12     	; 0x17f8 <MTimer0_voidEnableInt+0x2c>
    17ec:	2a 81       	ldd	r18, Y+2	; 0x02
    17ee:	3b 81       	ldd	r19, Y+3	; 0x03
    17f0:	21 30       	cpi	r18, 0x01	; 1
    17f2:	31 05       	cpc	r19, r1
    17f4:	49 f0       	breq	.+18     	; 0x1808 <MTimer0_voidEnableInt+0x3c>
    17f6:	0f c0       	rjmp	.+30     	; 0x1816 <MTimer0_voidEnableInt+0x4a>
	{
	case INT_OV_MODE:
		SET_BIT(TIMSK, TIMSK_TOIE0);
    17f8:	a9 e5       	ldi	r26, 0x59	; 89
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	e9 e5       	ldi	r30, 0x59	; 89
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	80 81       	ld	r24, Z
    1802:	81 60       	ori	r24, 0x01	; 1
    1804:	8c 93       	st	X, r24
    1806:	07 c0       	rjmp	.+14     	; 0x1816 <MTimer0_voidEnableInt+0x4a>

		break;
	case INT_COMP_MODE:
		SET_BIT(TIMSK, TIMSK_OCIE0);
    1808:	a9 e5       	ldi	r26, 0x59	; 89
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	e9 e5       	ldi	r30, 0x59	; 89
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
    1812:	82 60       	ori	r24, 0x02	; 2
    1814:	8c 93       	st	X, r24
		break;

	}
}
    1816:	0f 90       	pop	r0
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	cf 91       	pop	r28
    181e:	df 91       	pop	r29
    1820:	08 95       	ret

00001822 <MTimer0_voidDisableInt>:


void MTimer0_voidDisableInt(u8 INT_ID)
{
    1822:	df 93       	push	r29
    1824:	cf 93       	push	r28
    1826:	00 d0       	rcall	.+0      	; 0x1828 <MTimer0_voidDisableInt+0x6>
    1828:	0f 92       	push	r0
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
    182e:	89 83       	std	Y+1, r24	; 0x01
	switch(INT_ID)
    1830:	89 81       	ldd	r24, Y+1	; 0x01
    1832:	28 2f       	mov	r18, r24
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	3b 83       	std	Y+3, r19	; 0x03
    1838:	2a 83       	std	Y+2, r18	; 0x02
    183a:	8a 81       	ldd	r24, Y+2	; 0x02
    183c:	9b 81       	ldd	r25, Y+3	; 0x03
    183e:	00 97       	sbiw	r24, 0x00	; 0
    1840:	31 f0       	breq	.+12     	; 0x184e <MTimer0_voidDisableInt+0x2c>
    1842:	2a 81       	ldd	r18, Y+2	; 0x02
    1844:	3b 81       	ldd	r19, Y+3	; 0x03
    1846:	21 30       	cpi	r18, 0x01	; 1
    1848:	31 05       	cpc	r19, r1
    184a:	49 f0       	breq	.+18     	; 0x185e <MTimer0_voidDisableInt+0x3c>
    184c:	0f c0       	rjmp	.+30     	; 0x186c <MTimer0_voidDisableInt+0x4a>
	{
	case INT_OV_MODE:
		CLR_BIT(TIMSK, TIMSK_TOIE0);
    184e:	a9 e5       	ldi	r26, 0x59	; 89
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	e9 e5       	ldi	r30, 0x59	; 89
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	80 81       	ld	r24, Z
    1858:	8e 7f       	andi	r24, 0xFE	; 254
    185a:	8c 93       	st	X, r24
    185c:	07 c0       	rjmp	.+14     	; 0x186c <MTimer0_voidDisableInt+0x4a>

		break;
	case INT_COMP_MODE:
		CLR_BIT(TIMSK, TIMSK_OCIE0);
    185e:	a9 e5       	ldi	r26, 0x59	; 89
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	e9 e5       	ldi	r30, 0x59	; 89
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	8d 7f       	andi	r24, 0xFD	; 253
    186a:	8c 93       	st	X, r24
		break;

	}
}
    186c:	0f 90       	pop	r0
    186e:	0f 90       	pop	r0
    1870:	0f 90       	pop	r0
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <MPWM0_enumInit>:
/******************************************************************************************/
/*************************************** PWM FUNCTION *************************************/
/******************************************************************************************/

error_state_t MPWM0_enumInit(void)
{
    1878:	df 93       	push	r29
    187a:	cf 93       	push	r28
    187c:	0f 92       	push	r0
    187e:	cd b7       	in	r28, 0x3d	; 61
    1880:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1882:	82 e0       	ldi	r24, 0x02	; 2
    1884:	89 83       	std	Y+1, r24	; 0x01
	#if TIMER0_MODE == TIMER0_FAST_PWM
	SET_BIT(TCCR0,TCCR0_WGM00);
    1886:	a3 e5       	ldi	r26, 0x53	; 83
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	e3 e5       	ldi	r30, 0x53	; 83
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	80 64       	ori	r24, 0x40	; 64
    1892:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_WGM01);
    1894:	a3 e5       	ldi	r26, 0x53	; 83
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e3 e5       	ldi	r30, 0x53	; 83
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	88 60       	ori	r24, 0x08	; 8
    18a0:	8c 93       	st	X, r24

	switch (OC0_MODE)
		{
			case OC0_DISCONNECTED:
			CLR_BIT(TCCR0,TCCR0_COM00);
    18a2:	a3 e5       	ldi	r26, 0x53	; 83
    18a4:	b0 e0       	ldi	r27, 0x00	; 0
    18a6:	e3 e5       	ldi	r30, 0x53	; 83
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	8f 7e       	andi	r24, 0xEF	; 239
    18ae:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_COM01);
    18b0:	a3 e5       	ldi	r26, 0x53	; 83
    18b2:	b0 e0       	ldi	r27, 0x00	; 0
    18b4:	e3 e5       	ldi	r30, 0x53	; 83
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	80 81       	ld	r24, Z
    18ba:	8f 7d       	andi	r24, 0xDF	; 223
    18bc:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM00);
		SET_BIT(TCCR0,TCCR0_COM01);
	}
	else if (FAST_PWM_MODE == FAST_PWM_NON_INVERTED_MODE)
	{
		CLR_BIT(TCCR0,TCCR0_COM00);
    18be:	a3 e5       	ldi	r26, 0x53	; 83
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	e3 e5       	ldi	r30, 0x53	; 83
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	8f 7e       	andi	r24, 0xEF	; 239
    18ca:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
    18cc:	a3 e5       	ldi	r26, 0x53	; 83
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	e3 e5       	ldi	r30, 0x53	; 83
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	80 62       	ori	r24, 0x20	; 32
    18d8:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
	}

	#endif

	return Local_ErrorState;
    18da:	89 81       	ldd	r24, Y+1	; 0x01
}
    18dc:	0f 90       	pop	r0
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	08 95       	ret

000018e4 <MPWM0_enumSetDutyCycle>:
error_state_t MPWM0_enumSetDutyCycle(u8 Copy_u8DutyCycle)
{
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	00 d0       	rcall	.+0      	; 0x18ea <MPWM0_enumSetDutyCycle+0x6>
    18ea:	cd b7       	in	r28, 0x3d	; 61
    18ec:	de b7       	in	r29, 0x3e	; 62
    18ee:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = TIMER0_OK;
    18f0:	82 e0       	ldi	r24, 0x02	; 2
    18f2:	89 83       	std	Y+1, r24	; 0x01
	{
		OCR0 = (((100 - Copy_u8DutyCycle) * TIMER0_MAX_TICK ) / 100) -  1 ;
	}
	else if (FAST_PWM_MODE == FAST_PWM_NON_INVERTED_MODE)
	{
		OCR0 = (u8)(((Copy_u8DutyCycle * TIMER0_MAX_TICK ) / 100) -1);
    18f4:	ec e5       	ldi	r30, 0x5C	; 92
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	88 2f       	mov	r24, r24
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	98 2f       	mov	r25, r24
    1900:	88 27       	eor	r24, r24
    1902:	24 e6       	ldi	r18, 0x64	; 100
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	b9 01       	movw	r22, r18
    1908:	0e 94 b3 23 	call	0x4766	; 0x4766 <__divmodhi4>
    190c:	cb 01       	movw	r24, r22
    190e:	81 50       	subi	r24, 0x01	; 1
    1910:	80 83       	st	Z, r24
	{
		OCR0 = ((Copy_u8DutyCycle * (TIMER0_MAX_TICK -1 ) ) / 100) ;
	}
	#endif

	return Local_ErrorState;
    1912:	89 81       	ldd	r24, Y+1	; 0x01
}
    1914:	0f 90       	pop	r0
    1916:	0f 90       	pop	r0
    1918:	cf 91       	pop	r28
    191a:	df 91       	pop	r29
    191c:	08 95       	ret

0000191e <MPWM0_enumStart>:
error_state_t MPWM0_enumStart(void)
{
    191e:	df 93       	push	r29
    1920:	cf 93       	push	r28
    1922:	0f 92       	push	r0
    1924:	cd b7       	in	r28, 0x3d	; 61
    1926:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    1928:	82 e0       	ldi	r24, 0x02	; 2
    192a:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    192c:	a3 e5       	ldi	r26, 0x53	; 83
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	e3 e5       	ldi	r30, 0x53	; 83
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	88 7f       	andi	r24, 0xF8	; 248
    1938:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    193a:	a3 e5       	ldi	r26, 0x53	; 83
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	e3 e5       	ldi	r30, 0x53	; 83
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	83 60       	ori	r24, 0x03	; 3
    1946:	8c 93       	st	X, r24

	return Local_ErrorState;
    1948:	89 81       	ldd	r24, Y+1	; 0x01
}
    194a:	0f 90       	pop	r0
    194c:	cf 91       	pop	r28
    194e:	df 91       	pop	r29
    1950:	08 95       	ret

00001952 <MPWM0_enumStop>:
error_state_t MPWM0_enumStop(void)
{
    1952:	df 93       	push	r29
    1954:	cf 93       	push	r28
    1956:	0f 92       	push	r0
    1958:	cd b7       	in	r28, 0x3d	; 61
    195a:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = TIMER0_OK;
    195c:	82 e0       	ldi	r24, 0x02	; 2
    195e:	89 83       	std	Y+1, r24	; 0x01
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1960:	a3 e5       	ldi	r26, 0x53	; 83
    1962:	b0 e0       	ldi	r27, 0x00	; 0
    1964:	e3 e5       	ldi	r30, 0x53	; 83
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	80 81       	ld	r24, Z
    196a:	88 7f       	andi	r24, 0xF8	; 248
    196c:	8c 93       	st	X, r24
	return Local_ErrorState;
    196e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1970:	0f 90       	pop	r0
    1972:	cf 91       	pop	r28
    1974:	df 91       	pop	r29
    1976:	08 95       	ret

00001978 <MGIE_VoidEnable>:

#include "MGIE_interface.h"
#include "MGIE_private.h"

void MGIE_VoidEnable(void)
{
    1978:	df 93       	push	r29
    197a:	cf 93       	push	r28
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    1980:	af e5       	ldi	r26, 0x5F	; 95
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	ef e5       	ldi	r30, 0x5F	; 95
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	80 68       	ori	r24, 0x80	; 128
    198c:	8c 93       	st	X, r24
}
    198e:	cf 91       	pop	r28
    1990:	df 91       	pop	r29
    1992:	08 95       	ret

00001994 <MGIE_VoidDisable>:
void MGIE_VoidDisable(void)
{
    1994:	df 93       	push	r29
    1996:	cf 93       	push	r28
    1998:	cd b7       	in	r28, 0x3d	; 61
    199a:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    199c:	af e5       	ldi	r26, 0x5F	; 95
    199e:	b0 e0       	ldi	r27, 0x00	; 0
    19a0:	ef e5       	ldi	r30, 0x5F	; 95
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	80 81       	ld	r24, Z
    19a6:	8f 77       	andi	r24, 0x7F	; 127
    19a8:	8c 93       	st	X, r24
}
    19aa:	cf 91       	pop	r28
    19ac:	df 91       	pop	r29
    19ae:	08 95       	ret

000019b0 <MEXTI_Enable>:
void (*INT1_pvFunc)(void) = NULL;
void (*INT2_pvFunc)(void) = NULL;


error_state_t MEXTI_Enable(exti_t Copy_u8EXTIx, exti_sense_control_t Copy_u8EXTIxSense, void(*Copy_pvEXTIxFunc)(void))
{
    19b0:	df 93       	push	r29
    19b2:	cf 93       	push	r28
    19b4:	cd b7       	in	r28, 0x3d	; 61
    19b6:	de b7       	in	r29, 0x3e	; 62
    19b8:	2d 97       	sbiw	r28, 0x0d	; 13
    19ba:	0f b6       	in	r0, 0x3f	; 63
    19bc:	f8 94       	cli
    19be:	de bf       	out	0x3e, r29	; 62
    19c0:	0f be       	out	0x3f, r0	; 63
    19c2:	cd bf       	out	0x3d, r28	; 61
    19c4:	8a 83       	std	Y+2, r24	; 0x02
    19c6:	6b 83       	std	Y+3, r22	; 0x03
    19c8:	5d 83       	std	Y+5, r21	; 0x05
    19ca:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    19cc:	81 e0       	ldi	r24, 0x01	; 1
    19ce:	89 83       	std	Y+1, r24	; 0x01
	
	switch(Copy_u8EXTIx)
    19d0:	8a 81       	ldd	r24, Y+2	; 0x02
    19d2:	28 2f       	mov	r18, r24
    19d4:	30 e0       	ldi	r19, 0x00	; 0
    19d6:	3d 87       	std	Y+13, r19	; 0x0d
    19d8:	2c 87       	std	Y+12, r18	; 0x0c
    19da:	8c 85       	ldd	r24, Y+12	; 0x0c
    19dc:	9d 85       	ldd	r25, Y+13	; 0x0d
    19de:	82 30       	cpi	r24, 0x02	; 2
    19e0:	91 05       	cpc	r25, r1
    19e2:	09 f4       	brne	.+2      	; 0x19e6 <MEXTI_Enable+0x36>
    19e4:	7e c0       	rjmp	.+252    	; 0x1ae2 <MEXTI_Enable+0x132>
    19e6:	2c 85       	ldd	r18, Y+12	; 0x0c
    19e8:	3d 85       	ldd	r19, Y+13	; 0x0d
    19ea:	23 30       	cpi	r18, 0x03	; 3
    19ec:	31 05       	cpc	r19, r1
    19ee:	09 f4       	brne	.+2      	; 0x19f2 <MEXTI_Enable+0x42>
    19f0:	ea c0       	rjmp	.+468    	; 0x1bc6 <MEXTI_Enable+0x216>
    19f2:	8c 85       	ldd	r24, Y+12	; 0x0c
    19f4:	9d 85       	ldd	r25, Y+13	; 0x0d
    19f6:	81 30       	cpi	r24, 0x01	; 1
    19f8:	91 05       	cpc	r25, r1
    19fa:	09 f0       	breq	.+2      	; 0x19fe <MEXTI_Enable+0x4e>
    19fc:	1a c1       	rjmp	.+564    	; 0x1c32 <MEXTI_Enable+0x282>
	{
		/********** INT0 **********/
		case INT0 :
		/* Initialize the INT0 callback notification function globally */
		if (Copy_pvEXTIxFunc != NULL)
    19fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1a00:	9d 81       	ldd	r25, Y+5	; 0x05
    1a02:	00 97       	sbiw	r24, 0x00	; 0
    1a04:	39 f0       	breq	.+14     	; 0x1a14 <MEXTI_Enable+0x64>
		{
			INT0_pvFunc = Copy_pvEXTIxFunc;
    1a06:	8c 81       	ldd	r24, Y+4	; 0x04
    1a08:	9d 81       	ldd	r25, Y+5	; 0x05
    1a0a:	90 93 bf 01 	sts	0x01BF, r25
    1a0e:	80 93 be 01 	sts	0x01BE, r24
    1a12:	02 c0       	rjmp	.+4      	; 0x1a18 <MEXTI_Enable+0x68>
		} 
		else
		{
			Local_ErrorState = NULL_POINTER;
    1a14:	86 e0       	ldi	r24, 0x06	; 6
    1a16:	89 83       	std	Y+1, r24	; 0x01
		}
		/* SET INT0 Sense Control */
		switch (Copy_u8EXTIxSense)
    1a18:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1a:	28 2f       	mov	r18, r24
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	3b 87       	std	Y+11, r19	; 0x0b
    1a20:	2a 87       	std	Y+10, r18	; 0x0a
    1a22:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a24:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a26:	82 30       	cpi	r24, 0x02	; 2
    1a28:	91 05       	cpc	r25, r1
    1a2a:	29 f1       	breq	.+74     	; 0x1a76 <MEXTI_Enable+0xc6>
    1a2c:	2a 85       	ldd	r18, Y+10	; 0x0a
    1a2e:	3b 85       	ldd	r19, Y+11	; 0x0b
    1a30:	23 30       	cpi	r18, 0x03	; 3
    1a32:	31 05       	cpc	r19, r1
    1a34:	34 f4       	brge	.+12     	; 0x1a42 <MEXTI_Enable+0x92>
    1a36:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a38:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a3a:	81 30       	cpi	r24, 0x01	; 1
    1a3c:	91 05       	cpc	r25, r1
    1a3e:	61 f0       	breq	.+24     	; 0x1a58 <MEXTI_Enable+0xa8>
    1a40:	47 c0       	rjmp	.+142    	; 0x1ad0 <MEXTI_Enable+0x120>
    1a42:	2a 85       	ldd	r18, Y+10	; 0x0a
    1a44:	3b 85       	ldd	r19, Y+11	; 0x0b
    1a46:	23 30       	cpi	r18, 0x03	; 3
    1a48:	31 05       	cpc	r19, r1
    1a4a:	21 f1       	breq	.+72     	; 0x1a94 <MEXTI_Enable+0xe4>
    1a4c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a4e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a50:	84 30       	cpi	r24, 0x04	; 4
    1a52:	91 05       	cpc	r25, r1
    1a54:	71 f1       	breq	.+92     	; 0x1ab2 <MEXTI_Enable+0x102>
    1a56:	3c c0       	rjmp	.+120    	; 0x1ad0 <MEXTI_Enable+0x120>
		{
			case LOW_LEVEL    : CLR_BIT(MCUCR,MCUCR_ISC00);    CLR_BIT(MCUCR,MCUCR_ISC01);    break;
    1a58:	a5 e5       	ldi	r26, 0x55	; 85
    1a5a:	b0 e0       	ldi	r27, 0x00	; 0
    1a5c:	e5 e5       	ldi	r30, 0x55	; 85
    1a5e:	f0 e0       	ldi	r31, 0x00	; 0
    1a60:	80 81       	ld	r24, Z
    1a62:	8e 7f       	andi	r24, 0xFE	; 254
    1a64:	8c 93       	st	X, r24
    1a66:	a5 e5       	ldi	r26, 0x55	; 85
    1a68:	b0 e0       	ldi	r27, 0x00	; 0
    1a6a:	e5 e5       	ldi	r30, 0x55	; 85
    1a6c:	f0 e0       	ldi	r31, 0x00	; 0
    1a6e:	80 81       	ld	r24, Z
    1a70:	8d 7f       	andi	r24, 0xFD	; 253
    1a72:	8c 93       	st	X, r24
    1a74:	2e c0       	rjmp	.+92     	; 0x1ad2 <MEXTI_Enable+0x122>
			case ON_CHANGE    : SET_BIT(MCUCR,MCUCR_ISC00);    CLR_BIT(MCUCR,MCUCR_ISC01);    break;
    1a76:	a5 e5       	ldi	r26, 0x55	; 85
    1a78:	b0 e0       	ldi	r27, 0x00	; 0
    1a7a:	e5 e5       	ldi	r30, 0x55	; 85
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	80 81       	ld	r24, Z
    1a80:	81 60       	ori	r24, 0x01	; 1
    1a82:	8c 93       	st	X, r24
    1a84:	a5 e5       	ldi	r26, 0x55	; 85
    1a86:	b0 e0       	ldi	r27, 0x00	; 0
    1a88:	e5 e5       	ldi	r30, 0x55	; 85
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	8d 7f       	andi	r24, 0xFD	; 253
    1a90:	8c 93       	st	X, r24
    1a92:	1f c0       	rjmp	.+62     	; 0x1ad2 <MEXTI_Enable+0x122>
			case FALLING_EDGE : SET_BIT(MCUCR,MCUCR_ISC01);    CLR_BIT(MCUCR,MCUCR_ISC00);    break;
    1a94:	a5 e5       	ldi	r26, 0x55	; 85
    1a96:	b0 e0       	ldi	r27, 0x00	; 0
    1a98:	e5 e5       	ldi	r30, 0x55	; 85
    1a9a:	f0 e0       	ldi	r31, 0x00	; 0
    1a9c:	80 81       	ld	r24, Z
    1a9e:	82 60       	ori	r24, 0x02	; 2
    1aa0:	8c 93       	st	X, r24
    1aa2:	a5 e5       	ldi	r26, 0x55	; 85
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e5 e5       	ldi	r30, 0x55	; 85
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	8e 7f       	andi	r24, 0xFE	; 254
    1aae:	8c 93       	st	X, r24
    1ab0:	10 c0       	rjmp	.+32     	; 0x1ad2 <MEXTI_Enable+0x122>
			case RISING_EDGE  : SET_BIT(MCUCR,MCUCR_ISC01);    SET_BIT(MCUCR,MCUCR_ISC00);    break;
    1ab2:	a5 e5       	ldi	r26, 0x55	; 85
    1ab4:	b0 e0       	ldi	r27, 0x00	; 0
    1ab6:	e5 e5       	ldi	r30, 0x55	; 85
    1ab8:	f0 e0       	ldi	r31, 0x00	; 0
    1aba:	80 81       	ld	r24, Z
    1abc:	82 60       	ori	r24, 0x02	; 2
    1abe:	8c 93       	st	X, r24
    1ac0:	a5 e5       	ldi	r26, 0x55	; 85
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	e5 e5       	ldi	r30, 0x55	; 85
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	81 60       	ori	r24, 0x01	; 1
    1acc:	8c 93       	st	X, r24
    1ace:	01 c0       	rjmp	.+2      	; 0x1ad2 <MEXTI_Enable+0x122>
			default:           Local_ErrorState = R_NOK;                                      break;
    1ad0:	19 82       	std	Y+1, r1	; 0x01
	    }
		/* Enable INT0 */
		SET_BIT(GICR,GICR_INT0);
    1ad2:	ab e5       	ldi	r26, 0x5B	; 91
    1ad4:	b0 e0       	ldi	r27, 0x00	; 0
    1ad6:	eb e5       	ldi	r30, 0x5B	; 91
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	80 64       	ori	r24, 0x40	; 64
    1ade:	8c 93       	st	X, r24
    1ae0:	a9 c0       	rjmp	.+338    	; 0x1c34 <MEXTI_Enable+0x284>
		break;
		/********** INT1 **********/
		case INT1 :
		/* Initialize the INT1 callback notification function globally */
        if (Copy_pvEXTIxFunc != NULL)
    1ae2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ae6:	00 97       	sbiw	r24, 0x00	; 0
    1ae8:	39 f0       	breq	.+14     	; 0x1af8 <MEXTI_Enable+0x148>
        {
        	INT1_pvFunc = Copy_pvEXTIxFunc;
    1aea:	8c 81       	ldd	r24, Y+4	; 0x04
    1aec:	9d 81       	ldd	r25, Y+5	; 0x05
    1aee:	90 93 c3 01 	sts	0x01C3, r25
    1af2:	80 93 c2 01 	sts	0x01C2, r24
    1af6:	02 c0       	rjmp	.+4      	; 0x1afc <MEXTI_Enable+0x14c>
        }
        else
        {
        	Local_ErrorState = NULL_POINTER;
    1af8:	86 e0       	ldi	r24, 0x06	; 6
    1afa:	89 83       	std	Y+1, r24	; 0x01
        }		
		/* SET INT1 Sense Control */
		switch (Copy_u8EXTIxSense)
    1afc:	8b 81       	ldd	r24, Y+3	; 0x03
    1afe:	28 2f       	mov	r18, r24
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	39 87       	std	Y+9, r19	; 0x09
    1b04:	28 87       	std	Y+8, r18	; 0x08
    1b06:	88 85       	ldd	r24, Y+8	; 0x08
    1b08:	99 85       	ldd	r25, Y+9	; 0x09
    1b0a:	82 30       	cpi	r24, 0x02	; 2
    1b0c:	91 05       	cpc	r25, r1
    1b0e:	29 f1       	breq	.+74     	; 0x1b5a <MEXTI_Enable+0x1aa>
    1b10:	28 85       	ldd	r18, Y+8	; 0x08
    1b12:	39 85       	ldd	r19, Y+9	; 0x09
    1b14:	23 30       	cpi	r18, 0x03	; 3
    1b16:	31 05       	cpc	r19, r1
    1b18:	34 f4       	brge	.+12     	; 0x1b26 <MEXTI_Enable+0x176>
    1b1a:	88 85       	ldd	r24, Y+8	; 0x08
    1b1c:	99 85       	ldd	r25, Y+9	; 0x09
    1b1e:	81 30       	cpi	r24, 0x01	; 1
    1b20:	91 05       	cpc	r25, r1
    1b22:	61 f0       	breq	.+24     	; 0x1b3c <MEXTI_Enable+0x18c>
    1b24:	47 c0       	rjmp	.+142    	; 0x1bb4 <MEXTI_Enable+0x204>
    1b26:	28 85       	ldd	r18, Y+8	; 0x08
    1b28:	39 85       	ldd	r19, Y+9	; 0x09
    1b2a:	23 30       	cpi	r18, 0x03	; 3
    1b2c:	31 05       	cpc	r19, r1
    1b2e:	21 f1       	breq	.+72     	; 0x1b78 <MEXTI_Enable+0x1c8>
    1b30:	88 85       	ldd	r24, Y+8	; 0x08
    1b32:	99 85       	ldd	r25, Y+9	; 0x09
    1b34:	84 30       	cpi	r24, 0x04	; 4
    1b36:	91 05       	cpc	r25, r1
    1b38:	71 f1       	breq	.+92     	; 0x1b96 <MEXTI_Enable+0x1e6>
    1b3a:	3c c0       	rjmp	.+120    	; 0x1bb4 <MEXTI_Enable+0x204>
		{
			case LOW_LEVEL    : CLR_BIT(MCUCR,MCUCR_ISC10);    CLR_BIT(MCUCR,MCUCR_ISC11);    break;
    1b3c:	a5 e5       	ldi	r26, 0x55	; 85
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e5 e5       	ldi	r30, 0x55	; 85
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	8b 7f       	andi	r24, 0xFB	; 251
    1b48:	8c 93       	st	X, r24
    1b4a:	a5 e5       	ldi	r26, 0x55	; 85
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	e5 e5       	ldi	r30, 0x55	; 85
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	87 7f       	andi	r24, 0xF7	; 247
    1b56:	8c 93       	st	X, r24
    1b58:	2e c0       	rjmp	.+92     	; 0x1bb6 <MEXTI_Enable+0x206>
			case ON_CHANGE    : SET_BIT(MCUCR,MCUCR_ISC10);    CLR_BIT(MCUCR,MCUCR_ISC11);    break;
    1b5a:	a5 e5       	ldi	r26, 0x55	; 85
    1b5c:	b0 e0       	ldi	r27, 0x00	; 0
    1b5e:	e5 e5       	ldi	r30, 0x55	; 85
    1b60:	f0 e0       	ldi	r31, 0x00	; 0
    1b62:	80 81       	ld	r24, Z
    1b64:	84 60       	ori	r24, 0x04	; 4
    1b66:	8c 93       	st	X, r24
    1b68:	a5 e5       	ldi	r26, 0x55	; 85
    1b6a:	b0 e0       	ldi	r27, 0x00	; 0
    1b6c:	e5 e5       	ldi	r30, 0x55	; 85
    1b6e:	f0 e0       	ldi	r31, 0x00	; 0
    1b70:	80 81       	ld	r24, Z
    1b72:	87 7f       	andi	r24, 0xF7	; 247
    1b74:	8c 93       	st	X, r24
    1b76:	1f c0       	rjmp	.+62     	; 0x1bb6 <MEXTI_Enable+0x206>
			case FALLING_EDGE : SET_BIT(MCUCR,MCUCR_ISC11);    CLR_BIT(MCUCR,MCUCR_ISC10);    break;
    1b78:	a5 e5       	ldi	r26, 0x55	; 85
    1b7a:	b0 e0       	ldi	r27, 0x00	; 0
    1b7c:	e5 e5       	ldi	r30, 0x55	; 85
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	80 81       	ld	r24, Z
    1b82:	88 60       	ori	r24, 0x08	; 8
    1b84:	8c 93       	st	X, r24
    1b86:	a5 e5       	ldi	r26, 0x55	; 85
    1b88:	b0 e0       	ldi	r27, 0x00	; 0
    1b8a:	e5 e5       	ldi	r30, 0x55	; 85
    1b8c:	f0 e0       	ldi	r31, 0x00	; 0
    1b8e:	80 81       	ld	r24, Z
    1b90:	8b 7f       	andi	r24, 0xFB	; 251
    1b92:	8c 93       	st	X, r24
    1b94:	10 c0       	rjmp	.+32     	; 0x1bb6 <MEXTI_Enable+0x206>
			case RISING_EDGE  : SET_BIT(MCUCR,MCUCR_ISC11);    SET_BIT(MCUCR,MCUCR_ISC10);    break;
    1b96:	a5 e5       	ldi	r26, 0x55	; 85
    1b98:	b0 e0       	ldi	r27, 0x00	; 0
    1b9a:	e5 e5       	ldi	r30, 0x55	; 85
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	88 60       	ori	r24, 0x08	; 8
    1ba2:	8c 93       	st	X, r24
    1ba4:	a5 e5       	ldi	r26, 0x55	; 85
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e5 e5       	ldi	r30, 0x55	; 85
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	84 60       	ori	r24, 0x04	; 4
    1bb0:	8c 93       	st	X, r24
    1bb2:	01 c0       	rjmp	.+2      	; 0x1bb6 <MEXTI_Enable+0x206>
			default:           Local_ErrorState = R_NOK;                                      break;
    1bb4:	19 82       	std	Y+1, r1	; 0x01
		}
		/* Enable INT1 */
		SET_BIT(GICR,GICR_INT1);
    1bb6:	ab e5       	ldi	r26, 0x5B	; 91
    1bb8:	b0 e0       	ldi	r27, 0x00	; 0
    1bba:	eb e5       	ldi	r30, 0x5B	; 91
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	80 68       	ori	r24, 0x80	; 128
    1bc2:	8c 93       	st	X, r24
    1bc4:	37 c0       	rjmp	.+110    	; 0x1c34 <MEXTI_Enable+0x284>
		break;
		
		/********** INT2 **********/
		case INT2 :
		/* Initialize the INT2 callback notification function globally */
        if (Copy_pvEXTIxFunc != NULL)
    1bc6:	8c 81       	ldd	r24, Y+4	; 0x04
    1bc8:	9d 81       	ldd	r25, Y+5	; 0x05
    1bca:	00 97       	sbiw	r24, 0x00	; 0
    1bcc:	39 f0       	breq	.+14     	; 0x1bdc <MEXTI_Enable+0x22c>
        {
        	INT2_pvFunc = Copy_pvEXTIxFunc;
    1bce:	8c 81       	ldd	r24, Y+4	; 0x04
    1bd0:	9d 81       	ldd	r25, Y+5	; 0x05
    1bd2:	90 93 c5 01 	sts	0x01C5, r25
    1bd6:	80 93 c4 01 	sts	0x01C4, r24
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <MEXTI_Enable+0x230>
        }
        else
        {
        	Local_ErrorState = NULL_POINTER;
    1bdc:	86 e0       	ldi	r24, 0x06	; 6
    1bde:	89 83       	std	Y+1, r24	; 0x01
        }
		/* SET INT2 Sense Control */
		switch (Copy_u8EXTIxSense)
    1be0:	8b 81       	ldd	r24, Y+3	; 0x03
    1be2:	28 2f       	mov	r18, r24
    1be4:	30 e0       	ldi	r19, 0x00	; 0
    1be6:	3f 83       	std	Y+7, r19	; 0x07
    1be8:	2e 83       	std	Y+6, r18	; 0x06
    1bea:	8e 81       	ldd	r24, Y+6	; 0x06
    1bec:	9f 81       	ldd	r25, Y+7	; 0x07
    1bee:	83 30       	cpi	r24, 0x03	; 3
    1bf0:	91 05       	cpc	r25, r1
    1bf2:	31 f0       	breq	.+12     	; 0x1c00 <MEXTI_Enable+0x250>
    1bf4:	2e 81       	ldd	r18, Y+6	; 0x06
    1bf6:	3f 81       	ldd	r19, Y+7	; 0x07
    1bf8:	24 30       	cpi	r18, 0x04	; 4
    1bfa:	31 05       	cpc	r19, r1
    1bfc:	49 f0       	breq	.+18     	; 0x1c10 <MEXTI_Enable+0x260>
    1bfe:	10 c0       	rjmp	.+32     	; 0x1c20 <MEXTI_Enable+0x270>
		{
			case FALLING_EDGE: CLR_BIT(MCUCSR,MCUCSR_ISC2);    break;
    1c00:	a4 e5       	ldi	r26, 0x54	; 84
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e4 e5       	ldi	r30, 0x54	; 84
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	8f 7b       	andi	r24, 0xBF	; 191
    1c0c:	8c 93       	st	X, r24
    1c0e:	09 c0       	rjmp	.+18     	; 0x1c22 <MEXTI_Enable+0x272>
			case RISING_EDGE : SET_BIT(MCUCSR,MCUCSR_ISC2);    break;
    1c10:	a4 e5       	ldi	r26, 0x54	; 84
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e4 e5       	ldi	r30, 0x54	; 84
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	80 64       	ori	r24, 0x40	; 64
    1c1c:	8c 93       	st	X, r24
    1c1e:	01 c0       	rjmp	.+2      	; 0x1c22 <MEXTI_Enable+0x272>
			default:           Local_ErrorState = R_NOK;       break;
    1c20:	19 82       	std	Y+1, r1	; 0x01
		}
		/* Enable INT2 */
		SET_BIT(GICR,GICR_INT2);
    1c22:	ab e5       	ldi	r26, 0x5B	; 91
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	eb e5       	ldi	r30, 0x5B	; 91
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	80 62       	ori	r24, 0x20	; 32
    1c2e:	8c 93       	st	X, r24
    1c30:	01 c0       	rjmp	.+2      	; 0x1c34 <MEXTI_Enable+0x284>
		break;
		
		default: Local_ErrorState = R_NOK;
    1c32:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_ErrorState;
    1c34:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c36:	2d 96       	adiw	r28, 0x0d	; 13
    1c38:	0f b6       	in	r0, 0x3f	; 63
    1c3a:	f8 94       	cli
    1c3c:	de bf       	out	0x3e, r29	; 62
    1c3e:	0f be       	out	0x3f, r0	; 63
    1c40:	cd bf       	out	0x3d, r28	; 61
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <MEXTI_Disable>:

error_state_t MEXTI_Disable(exti_t Copy_u8EXTIx)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	00 d0       	rcall	.+0      	; 0x1c4e <MEXTI_Disable+0x6>
    1c4e:	00 d0       	rcall	.+0      	; 0x1c50 <MEXTI_Disable+0x8>
    1c50:	cd b7       	in	r28, 0x3d	; 61
    1c52:	de b7       	in	r29, 0x3e	; 62
    1c54:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    1c56:	81 e0       	ldi	r24, 0x01	; 1
    1c58:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8EXTIx)
    1c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5c:	28 2f       	mov	r18, r24
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	3c 83       	std	Y+4, r19	; 0x04
    1c62:	2b 83       	std	Y+3, r18	; 0x03
    1c64:	8b 81       	ldd	r24, Y+3	; 0x03
    1c66:	9c 81       	ldd	r25, Y+4	; 0x04
    1c68:	82 30       	cpi	r24, 0x02	; 2
    1c6a:	91 05       	cpc	r25, r1
    1c6c:	91 f0       	breq	.+36     	; 0x1c92 <MEXTI_Disable+0x4a>
    1c6e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c70:	3c 81       	ldd	r19, Y+4	; 0x04
    1c72:	23 30       	cpi	r18, 0x03	; 3
    1c74:	31 05       	cpc	r19, r1
    1c76:	a9 f0       	breq	.+42     	; 0x1ca2 <MEXTI_Disable+0x5a>
    1c78:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c7c:	81 30       	cpi	r24, 0x01	; 1
    1c7e:	91 05       	cpc	r25, r1
    1c80:	c1 f4       	brne	.+48     	; 0x1cb2 <MEXTI_Disable+0x6a>
	{
		case INT0:  CLR_BIT(GICR,GICR_INT0);  break;
    1c82:	ab e5       	ldi	r26, 0x5B	; 91
    1c84:	b0 e0       	ldi	r27, 0x00	; 0
    1c86:	eb e5       	ldi	r30, 0x5B	; 91
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	8f 7b       	andi	r24, 0xBF	; 191
    1c8e:	8c 93       	st	X, r24
    1c90:	11 c0       	rjmp	.+34     	; 0x1cb4 <MEXTI_Disable+0x6c>
		case INT1:  CLR_BIT(GICR,GICR_INT1);  break;
    1c92:	ab e5       	ldi	r26, 0x5B	; 91
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	eb e5       	ldi	r30, 0x5B	; 91
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	8f 77       	andi	r24, 0x7F	; 127
    1c9e:	8c 93       	st	X, r24
    1ca0:	09 c0       	rjmp	.+18     	; 0x1cb4 <MEXTI_Disable+0x6c>
		case INT2:  CLR_BIT(GICR,GICR_INT2);  break;
    1ca2:	ab e5       	ldi	r26, 0x5B	; 91
    1ca4:	b0 e0       	ldi	r27, 0x00	; 0
    1ca6:	eb e5       	ldi	r30, 0x5B	; 91
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	8f 7d       	andi	r24, 0xDF	; 223
    1cae:	8c 93       	st	X, r24
    1cb0:	01 c0       	rjmp	.+2      	; 0x1cb4 <MEXTI_Disable+0x6c>
		default:    Local_ErrorState = R_NOK; break;
    1cb2:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_ErrorState;
    1cb4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cb6:	0f 90       	pop	r0
    1cb8:	0f 90       	pop	r0
    1cba:	0f 90       	pop	r0
    1cbc:	0f 90       	pop	r0
    1cbe:	cf 91       	pop	r28
    1cc0:	df 91       	pop	r29
    1cc2:	08 95       	ret

00001cc4 <MEXTI_FUNC>:

void MEXTI_FUNC( void(*Copy_pvEXTIxFunc)(void))
{
    1cc4:	df 93       	push	r29
    1cc6:	cf 93       	push	r28
    1cc8:	00 d0       	rcall	.+0      	; 0x1cca <MEXTI_FUNC+0x6>
    1cca:	cd b7       	in	r28, 0x3d	; 61
    1ccc:	de b7       	in	r29, 0x3e	; 62
    1cce:	9a 83       	std	Y+2, r25	; 0x02
    1cd0:	89 83       	std	Y+1, r24	; 0x01
	INT_pvFunc = Copy_pvEXTIxFunc;
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
    1cd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1cd6:	90 93 c1 01 	sts	0x01C1, r25
    1cda:	80 93 c0 01 	sts	0x01C0, r24
}
    1cde:	0f 90       	pop	r0
    1ce0:	0f 90       	pop	r0
    1ce2:	cf 91       	pop	r28
    1ce4:	df 91       	pop	r29
    1ce6:	08 95       	ret

00001ce8 <__vector_1>:


/*************** ISR Functions **************/
/******** INT0 ********/
ISR_ST(INT0_VECTOR)
{
    1ce8:	1f 92       	push	r1
    1cea:	0f 92       	push	r0
    1cec:	0f b6       	in	r0, 0x3f	; 63
    1cee:	0f 92       	push	r0
    1cf0:	11 24       	eor	r1, r1
    1cf2:	2f 93       	push	r18
    1cf4:	3f 93       	push	r19
    1cf6:	4f 93       	push	r20
    1cf8:	5f 93       	push	r21
    1cfa:	6f 93       	push	r22
    1cfc:	7f 93       	push	r23
    1cfe:	8f 93       	push	r24
    1d00:	9f 93       	push	r25
    1d02:	af 93       	push	r26
    1d04:	bf 93       	push	r27
    1d06:	ef 93       	push	r30
    1d08:	ff 93       	push	r31
    1d0a:	df 93       	push	r29
    1d0c:	cf 93       	push	r28
    1d0e:	cd b7       	in	r28, 0x3d	; 61
    1d10:	de b7       	in	r29, 0x3e	; 62
	//if (INT_pvFunc != NULL)
	if (INT0_pvFunc != NULL)
    1d12:	80 91 be 01 	lds	r24, 0x01BE
    1d16:	90 91 bf 01 	lds	r25, 0x01BF
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	29 f0       	breq	.+10     	; 0x1d28 <__vector_1+0x40>
	{
		INT0_pvFunc();
    1d1e:	e0 91 be 01 	lds	r30, 0x01BE
    1d22:	f0 91 bf 01 	lds	r31, 0x01BF
    1d26:	09 95       	icall
	} 
	else
	{
		/* Do No Thing */
	}
}
    1d28:	cf 91       	pop	r28
    1d2a:	df 91       	pop	r29
    1d2c:	ff 91       	pop	r31
    1d2e:	ef 91       	pop	r30
    1d30:	bf 91       	pop	r27
    1d32:	af 91       	pop	r26
    1d34:	9f 91       	pop	r25
    1d36:	8f 91       	pop	r24
    1d38:	7f 91       	pop	r23
    1d3a:	6f 91       	pop	r22
    1d3c:	5f 91       	pop	r21
    1d3e:	4f 91       	pop	r20
    1d40:	3f 91       	pop	r19
    1d42:	2f 91       	pop	r18
    1d44:	0f 90       	pop	r0
    1d46:	0f be       	out	0x3f, r0	; 63
    1d48:	0f 90       	pop	r0
    1d4a:	1f 90       	pop	r1
    1d4c:	18 95       	reti

00001d4e <__vector_2>:
/******** INT1 ********/
ISR_ST(INT1_VECTOR)
{
    1d4e:	1f 92       	push	r1
    1d50:	0f 92       	push	r0
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	0f 92       	push	r0
    1d56:	11 24       	eor	r1, r1
    1d58:	2f 93       	push	r18
    1d5a:	3f 93       	push	r19
    1d5c:	4f 93       	push	r20
    1d5e:	5f 93       	push	r21
    1d60:	6f 93       	push	r22
    1d62:	7f 93       	push	r23
    1d64:	8f 93       	push	r24
    1d66:	9f 93       	push	r25
    1d68:	af 93       	push	r26
    1d6a:	bf 93       	push	r27
    1d6c:	ef 93       	push	r30
    1d6e:	ff 93       	push	r31
    1d70:	df 93       	push	r29
    1d72:	cf 93       	push	r28
    1d74:	cd b7       	in	r28, 0x3d	; 61
    1d76:	de b7       	in	r29, 0x3e	; 62
	if (INT1_pvFunc != NULL)
    1d78:	80 91 c2 01 	lds	r24, 0x01C2
    1d7c:	90 91 c3 01 	lds	r25, 0x01C3
    1d80:	00 97       	sbiw	r24, 0x00	; 0
    1d82:	29 f0       	breq	.+10     	; 0x1d8e <__vector_2+0x40>
	{
		INT1_pvFunc();
    1d84:	e0 91 c2 01 	lds	r30, 0x01C2
    1d88:	f0 91 c3 01 	lds	r31, 0x01C3
    1d8c:	09 95       	icall
	}
	else
	{
		/* Do No Thing */
	}
}
    1d8e:	cf 91       	pop	r28
    1d90:	df 91       	pop	r29
    1d92:	ff 91       	pop	r31
    1d94:	ef 91       	pop	r30
    1d96:	bf 91       	pop	r27
    1d98:	af 91       	pop	r26
    1d9a:	9f 91       	pop	r25
    1d9c:	8f 91       	pop	r24
    1d9e:	7f 91       	pop	r23
    1da0:	6f 91       	pop	r22
    1da2:	5f 91       	pop	r21
    1da4:	4f 91       	pop	r20
    1da6:	3f 91       	pop	r19
    1da8:	2f 91       	pop	r18
    1daa:	0f 90       	pop	r0
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	0f 90       	pop	r0
    1db0:	1f 90       	pop	r1
    1db2:	18 95       	reti

00001db4 <__vector_3>:
/******** INT2 ********/
ISR_ST(INT2_VECTOR)
{
    1db4:	1f 92       	push	r1
    1db6:	0f 92       	push	r0
    1db8:	0f b6       	in	r0, 0x3f	; 63
    1dba:	0f 92       	push	r0
    1dbc:	11 24       	eor	r1, r1
    1dbe:	2f 93       	push	r18
    1dc0:	3f 93       	push	r19
    1dc2:	4f 93       	push	r20
    1dc4:	5f 93       	push	r21
    1dc6:	6f 93       	push	r22
    1dc8:	7f 93       	push	r23
    1dca:	8f 93       	push	r24
    1dcc:	9f 93       	push	r25
    1dce:	af 93       	push	r26
    1dd0:	bf 93       	push	r27
    1dd2:	ef 93       	push	r30
    1dd4:	ff 93       	push	r31
    1dd6:	df 93       	push	r29
    1dd8:	cf 93       	push	r28
    1dda:	cd b7       	in	r28, 0x3d	; 61
    1ddc:	de b7       	in	r29, 0x3e	; 62
	if (INT2_pvFunc != NULL)
    1dde:	80 91 c4 01 	lds	r24, 0x01C4
    1de2:	90 91 c5 01 	lds	r25, 0x01C5
    1de6:	00 97       	sbiw	r24, 0x00	; 0
    1de8:	29 f0       	breq	.+10     	; 0x1df4 <__vector_3+0x40>
	{
		INT2_pvFunc();
    1dea:	e0 91 c4 01 	lds	r30, 0x01C4
    1dee:	f0 91 c5 01 	lds	r31, 0x01C5
    1df2:	09 95       	icall
	}
	else
	{
		/* Do No Thing */
	}
}
    1df4:	cf 91       	pop	r28
    1df6:	df 91       	pop	r29
    1df8:	ff 91       	pop	r31
    1dfa:	ef 91       	pop	r30
    1dfc:	bf 91       	pop	r27
    1dfe:	af 91       	pop	r26
    1e00:	9f 91       	pop	r25
    1e02:	8f 91       	pop	r24
    1e04:	7f 91       	pop	r23
    1e06:	6f 91       	pop	r22
    1e08:	5f 91       	pop	r21
    1e0a:	4f 91       	pop	r20
    1e0c:	3f 91       	pop	r19
    1e0e:	2f 91       	pop	r18
    1e10:	0f 90       	pop	r0
    1e12:	0f be       	out	0x3f, r0	; 63
    1e14:	0f 90       	pop	r0
    1e16:	1f 90       	pop	r1
    1e18:	18 95       	reti

00001e1a <MDIO_SetPinDirection>:
#include "MDIO_private.h"
#include "MDIO_config.h"


error_state_t	MDIO_SetPinDirection (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, dio_direc_t Copy_Direction)
{
    1e1a:	df 93       	push	r29
    1e1c:	cf 93       	push	r28
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
    1e22:	28 97       	sbiw	r28, 0x08	; 8
    1e24:	0f b6       	in	r0, 0x3f	; 63
    1e26:	f8 94       	cli
    1e28:	de bf       	out	0x3e, r29	; 62
    1e2a:	0f be       	out	0x3f, r0	; 63
    1e2c:	cd bf       	out	0x3d, r28	; 61
    1e2e:	8a 83       	std	Y+2, r24	; 0x02
    1e30:	6b 83       	std	Y+3, r22	; 0x03
    1e32:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    1e34:	81 e0       	ldi	r24, 0x01	; 1
    1e36:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Pin <= DIO_u8PIN7)
    1e38:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3a:	88 30       	cpi	r24, 0x08	; 8
    1e3c:	08 f0       	brcs	.+2      	; 0x1e40 <MDIO_SetPinDirection+0x26>
    1e3e:	f1 c0       	rjmp	.+482    	; 0x2022 <MDIO_SetPinDirection+0x208>
	{
		if (Copy_Direction == DIO_u8PIN_INPUT)
    1e40:	8c 81       	ldd	r24, Y+4	; 0x04
    1e42:	88 23       	and	r24, r24
    1e44:	09 f0       	breq	.+2      	; 0x1e48 <MDIO_SetPinDirection+0x2e>
    1e46:	76 c0       	rjmp	.+236    	; 0x1f34 <MDIO_SetPinDirection+0x11a>
		{
			switch (Copy_u8Port)
    1e48:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4a:	28 2f       	mov	r18, r24
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	38 87       	std	Y+8, r19	; 0x08
    1e50:	2f 83       	std	Y+7, r18	; 0x07
    1e52:	8f 81       	ldd	r24, Y+7	; 0x07
    1e54:	98 85       	ldd	r25, Y+8	; 0x08
    1e56:	81 30       	cpi	r24, 0x01	; 1
    1e58:	91 05       	cpc	r25, r1
    1e5a:	59 f1       	breq	.+86     	; 0x1eb2 <MDIO_SetPinDirection+0x98>
    1e5c:	2f 81       	ldd	r18, Y+7	; 0x07
    1e5e:	38 85       	ldd	r19, Y+8	; 0x08
    1e60:	22 30       	cpi	r18, 0x02	; 2
    1e62:	31 05       	cpc	r19, r1
    1e64:	2c f4       	brge	.+10     	; 0x1e70 <MDIO_SetPinDirection+0x56>
    1e66:	8f 81       	ldd	r24, Y+7	; 0x07
    1e68:	98 85       	ldd	r25, Y+8	; 0x08
    1e6a:	00 97       	sbiw	r24, 0x00	; 0
    1e6c:	69 f0       	breq	.+26     	; 0x1e88 <MDIO_SetPinDirection+0x6e>
    1e6e:	60 c0       	rjmp	.+192    	; 0x1f30 <MDIO_SetPinDirection+0x116>
    1e70:	2f 81       	ldd	r18, Y+7	; 0x07
    1e72:	38 85       	ldd	r19, Y+8	; 0x08
    1e74:	22 30       	cpi	r18, 0x02	; 2
    1e76:	31 05       	cpc	r19, r1
    1e78:	89 f1       	breq	.+98     	; 0x1edc <MDIO_SetPinDirection+0xc2>
    1e7a:	8f 81       	ldd	r24, Y+7	; 0x07
    1e7c:	98 85       	ldd	r25, Y+8	; 0x08
    1e7e:	83 30       	cpi	r24, 0x03	; 3
    1e80:	91 05       	cpc	r25, r1
    1e82:	09 f4       	brne	.+2      	; 0x1e86 <MDIO_SetPinDirection+0x6c>
    1e84:	40 c0       	rjmp	.+128    	; 0x1f06 <MDIO_SetPinDirection+0xec>
    1e86:	54 c0       	rjmp	.+168    	; 0x1f30 <MDIO_SetPinDirection+0x116>
			{
				case DIO_u8PORTA : CLR_BIT(DDRA,Copy_u8Pin); break;
    1e88:	aa e3       	ldi	r26, 0x3A	; 58
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	ea e3       	ldi	r30, 0x3A	; 58
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	48 2f       	mov	r20, r24
    1e94:	8b 81       	ldd	r24, Y+3	; 0x03
    1e96:	28 2f       	mov	r18, r24
    1e98:	30 e0       	ldi	r19, 0x00	; 0
    1e9a:	81 e0       	ldi	r24, 0x01	; 1
    1e9c:	90 e0       	ldi	r25, 0x00	; 0
    1e9e:	02 2e       	mov	r0, r18
    1ea0:	02 c0       	rjmp	.+4      	; 0x1ea6 <MDIO_SetPinDirection+0x8c>
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	0a 94       	dec	r0
    1ea8:	e2 f7       	brpl	.-8      	; 0x1ea2 <MDIO_SetPinDirection+0x88>
    1eaa:	80 95       	com	r24
    1eac:	84 23       	and	r24, r20
    1eae:	8c 93       	st	X, r24
    1eb0:	b9 c0       	rjmp	.+370    	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTB : CLR_BIT(DDRB,Copy_u8Pin); break;
    1eb2:	a7 e3       	ldi	r26, 0x37	; 55
    1eb4:	b0 e0       	ldi	r27, 0x00	; 0
    1eb6:	e7 e3       	ldi	r30, 0x37	; 55
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	80 81       	ld	r24, Z
    1ebc:	48 2f       	mov	r20, r24
    1ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec0:	28 2f       	mov	r18, r24
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	81 e0       	ldi	r24, 0x01	; 1
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	02 2e       	mov	r0, r18
    1eca:	02 c0       	rjmp	.+4      	; 0x1ed0 <MDIO_SetPinDirection+0xb6>
    1ecc:	88 0f       	add	r24, r24
    1ece:	99 1f       	adc	r25, r25
    1ed0:	0a 94       	dec	r0
    1ed2:	e2 f7       	brpl	.-8      	; 0x1ecc <MDIO_SetPinDirection+0xb2>
    1ed4:	80 95       	com	r24
    1ed6:	84 23       	and	r24, r20
    1ed8:	8c 93       	st	X, r24
    1eda:	a4 c0       	rjmp	.+328    	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTC : CLR_BIT(DDRC,Copy_u8Pin); break;
    1edc:	a4 e3       	ldi	r26, 0x34	; 52
    1ede:	b0 e0       	ldi	r27, 0x00	; 0
    1ee0:	e4 e3       	ldi	r30, 0x34	; 52
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	80 81       	ld	r24, Z
    1ee6:	48 2f       	mov	r20, r24
    1ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eea:	28 2f       	mov	r18, r24
    1eec:	30 e0       	ldi	r19, 0x00	; 0
    1eee:	81 e0       	ldi	r24, 0x01	; 1
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	02 2e       	mov	r0, r18
    1ef4:	02 c0       	rjmp	.+4      	; 0x1efa <MDIO_SetPinDirection+0xe0>
    1ef6:	88 0f       	add	r24, r24
    1ef8:	99 1f       	adc	r25, r25
    1efa:	0a 94       	dec	r0
    1efc:	e2 f7       	brpl	.-8      	; 0x1ef6 <MDIO_SetPinDirection+0xdc>
    1efe:	80 95       	com	r24
    1f00:	84 23       	and	r24, r20
    1f02:	8c 93       	st	X, r24
    1f04:	8f c0       	rjmp	.+286    	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTD : CLR_BIT(DDRD,Copy_u8Pin); break;
    1f06:	a1 e3       	ldi	r26, 0x31	; 49
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e1 e3       	ldi	r30, 0x31	; 49
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	80 81       	ld	r24, Z
    1f10:	48 2f       	mov	r20, r24
    1f12:	8b 81       	ldd	r24, Y+3	; 0x03
    1f14:	28 2f       	mov	r18, r24
    1f16:	30 e0       	ldi	r19, 0x00	; 0
    1f18:	81 e0       	ldi	r24, 0x01	; 1
    1f1a:	90 e0       	ldi	r25, 0x00	; 0
    1f1c:	02 2e       	mov	r0, r18
    1f1e:	02 c0       	rjmp	.+4      	; 0x1f24 <MDIO_SetPinDirection+0x10a>
    1f20:	88 0f       	add	r24, r24
    1f22:	99 1f       	adc	r25, r25
    1f24:	0a 94       	dec	r0
    1f26:	e2 f7       	brpl	.-8      	; 0x1f20 <MDIO_SetPinDirection+0x106>
    1f28:	80 95       	com	r24
    1f2a:	84 23       	and	r24, r20
    1f2c:	8c 93       	st	X, r24
    1f2e:	7a c0       	rjmp	.+244    	; 0x2024 <MDIO_SetPinDirection+0x20a>
		        default: Local_ErrorState = R_NOK; break;
    1f30:	19 82       	std	Y+1, r1	; 0x01
    1f32:	78 c0       	rjmp	.+240    	; 0x2024 <MDIO_SetPinDirection+0x20a>
			}

		}
		else if (Copy_Direction == DIO_u8PIN_OUTPUT)
    1f34:	8c 81       	ldd	r24, Y+4	; 0x04
    1f36:	81 30       	cpi	r24, 0x01	; 1
    1f38:	09 f0       	breq	.+2      	; 0x1f3c <MDIO_SetPinDirection+0x122>
    1f3a:	71 c0       	rjmp	.+226    	; 0x201e <MDIO_SetPinDirection+0x204>
		{
			switch (Copy_u8Port)
    1f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f3e:	28 2f       	mov	r18, r24
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	3e 83       	std	Y+6, r19	; 0x06
    1f44:	2d 83       	std	Y+5, r18	; 0x05
    1f46:	8d 81       	ldd	r24, Y+5	; 0x05
    1f48:	9e 81       	ldd	r25, Y+6	; 0x06
    1f4a:	81 30       	cpi	r24, 0x01	; 1
    1f4c:	91 05       	cpc	r25, r1
    1f4e:	49 f1       	breq	.+82     	; 0x1fa2 <MDIO_SetPinDirection+0x188>
    1f50:	2d 81       	ldd	r18, Y+5	; 0x05
    1f52:	3e 81       	ldd	r19, Y+6	; 0x06
    1f54:	22 30       	cpi	r18, 0x02	; 2
    1f56:	31 05       	cpc	r19, r1
    1f58:	2c f4       	brge	.+10     	; 0x1f64 <MDIO_SetPinDirection+0x14a>
    1f5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f5e:	00 97       	sbiw	r24, 0x00	; 0
    1f60:	61 f0       	breq	.+24     	; 0x1f7a <MDIO_SetPinDirection+0x160>
    1f62:	5b c0       	rjmp	.+182    	; 0x201a <MDIO_SetPinDirection+0x200>
    1f64:	2d 81       	ldd	r18, Y+5	; 0x05
    1f66:	3e 81       	ldd	r19, Y+6	; 0x06
    1f68:	22 30       	cpi	r18, 0x02	; 2
    1f6a:	31 05       	cpc	r19, r1
    1f6c:	71 f1       	breq	.+92     	; 0x1fca <MDIO_SetPinDirection+0x1b0>
    1f6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f70:	9e 81       	ldd	r25, Y+6	; 0x06
    1f72:	83 30       	cpi	r24, 0x03	; 3
    1f74:	91 05       	cpc	r25, r1
    1f76:	e9 f1       	breq	.+122    	; 0x1ff2 <MDIO_SetPinDirection+0x1d8>
    1f78:	50 c0       	rjmp	.+160    	; 0x201a <MDIO_SetPinDirection+0x200>
			{
				case DIO_u8PORTA : SET_BIT(DDRA,Copy_u8Pin); break;
    1f7a:	aa e3       	ldi	r26, 0x3A	; 58
    1f7c:	b0 e0       	ldi	r27, 0x00	; 0
    1f7e:	ea e3       	ldi	r30, 0x3A	; 58
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	80 81       	ld	r24, Z
    1f84:	48 2f       	mov	r20, r24
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	28 2f       	mov	r18, r24
    1f8a:	30 e0       	ldi	r19, 0x00	; 0
    1f8c:	81 e0       	ldi	r24, 0x01	; 1
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	02 2e       	mov	r0, r18
    1f92:	02 c0       	rjmp	.+4      	; 0x1f98 <MDIO_SetPinDirection+0x17e>
    1f94:	88 0f       	add	r24, r24
    1f96:	99 1f       	adc	r25, r25
    1f98:	0a 94       	dec	r0
    1f9a:	e2 f7       	brpl	.-8      	; 0x1f94 <MDIO_SetPinDirection+0x17a>
    1f9c:	84 2b       	or	r24, r20
    1f9e:	8c 93       	st	X, r24
    1fa0:	41 c0       	rjmp	.+130    	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTB : SET_BIT(DDRB,Copy_u8Pin); break;
    1fa2:	a7 e3       	ldi	r26, 0x37	; 55
    1fa4:	b0 e0       	ldi	r27, 0x00	; 0
    1fa6:	e7 e3       	ldi	r30, 0x37	; 55
    1fa8:	f0 e0       	ldi	r31, 0x00	; 0
    1faa:	80 81       	ld	r24, Z
    1fac:	48 2f       	mov	r20, r24
    1fae:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb0:	28 2f       	mov	r18, r24
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	02 2e       	mov	r0, r18
    1fba:	02 c0       	rjmp	.+4      	; 0x1fc0 <MDIO_SetPinDirection+0x1a6>
    1fbc:	88 0f       	add	r24, r24
    1fbe:	99 1f       	adc	r25, r25
    1fc0:	0a 94       	dec	r0
    1fc2:	e2 f7       	brpl	.-8      	; 0x1fbc <MDIO_SetPinDirection+0x1a2>
    1fc4:	84 2b       	or	r24, r20
    1fc6:	8c 93       	st	X, r24
    1fc8:	2d c0       	rjmp	.+90     	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTC : SET_BIT(DDRC,Copy_u8Pin); break;
    1fca:	a4 e3       	ldi	r26, 0x34	; 52
    1fcc:	b0 e0       	ldi	r27, 0x00	; 0
    1fce:	e4 e3       	ldi	r30, 0x34	; 52
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	80 81       	ld	r24, Z
    1fd4:	48 2f       	mov	r20, r24
    1fd6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fd8:	28 2f       	mov	r18, r24
    1fda:	30 e0       	ldi	r19, 0x00	; 0
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	02 2e       	mov	r0, r18
    1fe2:	02 c0       	rjmp	.+4      	; 0x1fe8 <MDIO_SetPinDirection+0x1ce>
    1fe4:	88 0f       	add	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	0a 94       	dec	r0
    1fea:	e2 f7       	brpl	.-8      	; 0x1fe4 <MDIO_SetPinDirection+0x1ca>
    1fec:	84 2b       	or	r24, r20
    1fee:	8c 93       	st	X, r24
    1ff0:	19 c0       	rjmp	.+50     	; 0x2024 <MDIO_SetPinDirection+0x20a>
				case DIO_u8PORTD : SET_BIT(DDRD,Copy_u8Pin); break;
    1ff2:	a1 e3       	ldi	r26, 0x31	; 49
    1ff4:	b0 e0       	ldi	r27, 0x00	; 0
    1ff6:	e1 e3       	ldi	r30, 0x31	; 49
    1ff8:	f0 e0       	ldi	r31, 0x00	; 0
    1ffa:	80 81       	ld	r24, Z
    1ffc:	48 2f       	mov	r20, r24
    1ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    2000:	28 2f       	mov	r18, r24
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	81 e0       	ldi	r24, 0x01	; 1
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	02 2e       	mov	r0, r18
    200a:	02 c0       	rjmp	.+4      	; 0x2010 <MDIO_SetPinDirection+0x1f6>
    200c:	88 0f       	add	r24, r24
    200e:	99 1f       	adc	r25, r25
    2010:	0a 94       	dec	r0
    2012:	e2 f7       	brpl	.-8      	; 0x200c <MDIO_SetPinDirection+0x1f2>
    2014:	84 2b       	or	r24, r20
    2016:	8c 93       	st	X, r24
    2018:	05 c0       	rjmp	.+10     	; 0x2024 <MDIO_SetPinDirection+0x20a>
				default: Local_ErrorState = R_NOK; break;
    201a:	19 82       	std	Y+1, r1	; 0x01
    201c:	03 c0       	rjmp	.+6      	; 0x2024 <MDIO_SetPinDirection+0x20a>
			}

		}
		else
		{
			Local_ErrorState = R_NOK;
    201e:	19 82       	std	Y+1, r1	; 0x01
    2020:	01 c0       	rjmp	.+2      	; 0x2024 <MDIO_SetPinDirection+0x20a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2022:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2024:	89 81       	ldd	r24, Y+1	; 0x01
}
    2026:	28 96       	adiw	r28, 0x08	; 8
    2028:	0f b6       	in	r0, 0x3f	; 63
    202a:	f8 94       	cli
    202c:	de bf       	out	0x3e, r29	; 62
    202e:	0f be       	out	0x3f, r0	; 63
    2030:	cd bf       	out	0x3d, r28	; 61
    2032:	cf 91       	pop	r28
    2034:	df 91       	pop	r29
    2036:	08 95       	ret

00002038 <MDIO_SetPortDirection>:

error_state_t	MDIO_SetPortDirection (dio_u8port_t Copy_u8Port, dio_u8portdirec_t Copy_Direction)
{
    2038:	df 93       	push	r29
    203a:	cf 93       	push	r28
    203c:	00 d0       	rcall	.+0      	; 0x203e <MDIO_SetPortDirection+0x6>
    203e:	00 d0       	rcall	.+0      	; 0x2040 <MDIO_SetPortDirection+0x8>
    2040:	0f 92       	push	r0
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    2046:	8a 83       	std	Y+2, r24	; 0x02
    2048:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    204a:	81 e0       	ldi	r24, 0x01	; 1
    204c:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8Port <= DIO_u8PORTD)
    204e:	8a 81       	ldd	r24, Y+2	; 0x02
    2050:	84 30       	cpi	r24, 0x04	; 4
    2052:	a8 f5       	brcc	.+106    	; 0x20be <MDIO_SetPortDirection+0x86>
	{
		switch (Copy_u8Port)
    2054:	8a 81       	ldd	r24, Y+2	; 0x02
    2056:	28 2f       	mov	r18, r24
    2058:	30 e0       	ldi	r19, 0x00	; 0
    205a:	3d 83       	std	Y+5, r19	; 0x05
    205c:	2c 83       	std	Y+4, r18	; 0x04
    205e:	8c 81       	ldd	r24, Y+4	; 0x04
    2060:	9d 81       	ldd	r25, Y+5	; 0x05
    2062:	81 30       	cpi	r24, 0x01	; 1
    2064:	91 05       	cpc	r25, r1
    2066:	d1 f0       	breq	.+52     	; 0x209c <MDIO_SetPortDirection+0x64>
    2068:	2c 81       	ldd	r18, Y+4	; 0x04
    206a:	3d 81       	ldd	r19, Y+5	; 0x05
    206c:	22 30       	cpi	r18, 0x02	; 2
    206e:	31 05       	cpc	r19, r1
    2070:	2c f4       	brge	.+10     	; 0x207c <MDIO_SetPortDirection+0x44>
    2072:	8c 81       	ldd	r24, Y+4	; 0x04
    2074:	9d 81       	ldd	r25, Y+5	; 0x05
    2076:	00 97       	sbiw	r24, 0x00	; 0
    2078:	61 f0       	breq	.+24     	; 0x2092 <MDIO_SetPortDirection+0x5a>
    207a:	1f c0       	rjmp	.+62     	; 0x20ba <MDIO_SetPortDirection+0x82>
    207c:	2c 81       	ldd	r18, Y+4	; 0x04
    207e:	3d 81       	ldd	r19, Y+5	; 0x05
    2080:	22 30       	cpi	r18, 0x02	; 2
    2082:	31 05       	cpc	r19, r1
    2084:	81 f0       	breq	.+32     	; 0x20a6 <MDIO_SetPortDirection+0x6e>
    2086:	8c 81       	ldd	r24, Y+4	; 0x04
    2088:	9d 81       	ldd	r25, Y+5	; 0x05
    208a:	83 30       	cpi	r24, 0x03	; 3
    208c:	91 05       	cpc	r25, r1
    208e:	81 f0       	breq	.+32     	; 0x20b0 <MDIO_SetPortDirection+0x78>
    2090:	14 c0       	rjmp	.+40     	; 0x20ba <MDIO_SetPortDirection+0x82>
		{
			case DIO_u8PORTA : DDRA = Copy_Direction; break;
    2092:	ea e3       	ldi	r30, 0x3A	; 58
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	8b 81       	ldd	r24, Y+3	; 0x03
    2098:	80 83       	st	Z, r24
    209a:	12 c0       	rjmp	.+36     	; 0x20c0 <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTB : DDRB = Copy_Direction; break;
    209c:	e7 e3       	ldi	r30, 0x37	; 55
    209e:	f0 e0       	ldi	r31, 0x00	; 0
    20a0:	8b 81       	ldd	r24, Y+3	; 0x03
    20a2:	80 83       	st	Z, r24
    20a4:	0d c0       	rjmp	.+26     	; 0x20c0 <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTC : DDRC = Copy_Direction; break;
    20a6:	e4 e3       	ldi	r30, 0x34	; 52
    20a8:	f0 e0       	ldi	r31, 0x00	; 0
    20aa:	8b 81       	ldd	r24, Y+3	; 0x03
    20ac:	80 83       	st	Z, r24
    20ae:	08 c0       	rjmp	.+16     	; 0x20c0 <MDIO_SetPortDirection+0x88>
			case DIO_u8PORTD : DDRD = Copy_Direction; break;
    20b0:	e1 e3       	ldi	r30, 0x31	; 49
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	8b 81       	ldd	r24, Y+3	; 0x03
    20b6:	80 83       	st	Z, r24
    20b8:	03 c0       	rjmp	.+6      	; 0x20c0 <MDIO_SetPortDirection+0x88>
			default: Local_ErrorState = R_NOK; break;
    20ba:	19 82       	std	Y+1, r1	; 0x01
    20bc:	01 c0       	rjmp	.+2      	; 0x20c0 <MDIO_SetPortDirection+0x88>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    20be:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    20c2:	0f 90       	pop	r0
    20c4:	0f 90       	pop	r0
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
    20ca:	0f 90       	pop	r0
    20cc:	cf 91       	pop	r28
    20ce:	df 91       	pop	r29
    20d0:	08 95       	ret

000020d2 <MDIO_SetPinValue>:


error_state_t	MDIO_SetPinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, dio_value_t Copy_Value)
{
    20d2:	df 93       	push	r29
    20d4:	cf 93       	push	r28
    20d6:	cd b7       	in	r28, 0x3d	; 61
    20d8:	de b7       	in	r29, 0x3e	; 62
    20da:	28 97       	sbiw	r28, 0x08	; 8
    20dc:	0f b6       	in	r0, 0x3f	; 63
    20de:	f8 94       	cli
    20e0:	de bf       	out	0x3e, r29	; 62
    20e2:	0f be       	out	0x3f, r0	; 63
    20e4:	cd bf       	out	0x3d, r28	; 61
    20e6:	8a 83       	std	Y+2, r24	; 0x02
    20e8:	6b 83       	std	Y+3, r22	; 0x03
    20ea:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    20ec:	81 e0       	ldi	r24, 0x01	; 1
    20ee:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Pin <= DIO_u8PIN7)
    20f0:	8b 81       	ldd	r24, Y+3	; 0x03
    20f2:	88 30       	cpi	r24, 0x08	; 8
    20f4:	08 f0       	brcs	.+2      	; 0x20f8 <MDIO_SetPinValue+0x26>
    20f6:	ef c0       	rjmp	.+478    	; 0x22d6 <MDIO_SetPinValue+0x204>
	{
		if (Copy_Value == DIO_u8PIN_LOW)
    20f8:	8c 81       	ldd	r24, Y+4	; 0x04
    20fa:	88 23       	and	r24, r24
    20fc:	09 f0       	breq	.+2      	; 0x2100 <MDIO_SetPinValue+0x2e>
    20fe:	74 c0       	rjmp	.+232    	; 0x21e8 <MDIO_SetPinValue+0x116>
		{
			switch (Copy_u8Port)
    2100:	8a 81       	ldd	r24, Y+2	; 0x02
    2102:	28 2f       	mov	r18, r24
    2104:	30 e0       	ldi	r19, 0x00	; 0
    2106:	38 87       	std	Y+8, r19	; 0x08
    2108:	2f 83       	std	Y+7, r18	; 0x07
    210a:	8f 81       	ldd	r24, Y+7	; 0x07
    210c:	98 85       	ldd	r25, Y+8	; 0x08
    210e:	81 30       	cpi	r24, 0x01	; 1
    2110:	91 05       	cpc	r25, r1
    2112:	59 f1       	breq	.+86     	; 0x216a <MDIO_SetPinValue+0x98>
    2114:	2f 81       	ldd	r18, Y+7	; 0x07
    2116:	38 85       	ldd	r19, Y+8	; 0x08
    2118:	22 30       	cpi	r18, 0x02	; 2
    211a:	31 05       	cpc	r19, r1
    211c:	2c f4       	brge	.+10     	; 0x2128 <MDIO_SetPinValue+0x56>
    211e:	8f 81       	ldd	r24, Y+7	; 0x07
    2120:	98 85       	ldd	r25, Y+8	; 0x08
    2122:	00 97       	sbiw	r24, 0x00	; 0
    2124:	69 f0       	breq	.+26     	; 0x2140 <MDIO_SetPinValue+0x6e>
    2126:	d8 c0       	rjmp	.+432    	; 0x22d8 <MDIO_SetPinValue+0x206>
    2128:	2f 81       	ldd	r18, Y+7	; 0x07
    212a:	38 85       	ldd	r19, Y+8	; 0x08
    212c:	22 30       	cpi	r18, 0x02	; 2
    212e:	31 05       	cpc	r19, r1
    2130:	89 f1       	breq	.+98     	; 0x2194 <MDIO_SetPinValue+0xc2>
    2132:	8f 81       	ldd	r24, Y+7	; 0x07
    2134:	98 85       	ldd	r25, Y+8	; 0x08
    2136:	83 30       	cpi	r24, 0x03	; 3
    2138:	91 05       	cpc	r25, r1
    213a:	09 f4       	brne	.+2      	; 0x213e <MDIO_SetPinValue+0x6c>
    213c:	40 c0       	rjmp	.+128    	; 0x21be <MDIO_SetPinValue+0xec>
    213e:	cc c0       	rjmp	.+408    	; 0x22d8 <MDIO_SetPinValue+0x206>
			{
				case DIO_u8PORTA : CLR_BIT(PORTA,Copy_u8Pin); break;
    2140:	ab e3       	ldi	r26, 0x3B	; 59
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	eb e3       	ldi	r30, 0x3B	; 59
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	48 2f       	mov	r20, r24
    214c:	8b 81       	ldd	r24, Y+3	; 0x03
    214e:	28 2f       	mov	r18, r24
    2150:	30 e0       	ldi	r19, 0x00	; 0
    2152:	81 e0       	ldi	r24, 0x01	; 1
    2154:	90 e0       	ldi	r25, 0x00	; 0
    2156:	02 2e       	mov	r0, r18
    2158:	02 c0       	rjmp	.+4      	; 0x215e <MDIO_SetPinValue+0x8c>
    215a:	88 0f       	add	r24, r24
    215c:	99 1f       	adc	r25, r25
    215e:	0a 94       	dec	r0
    2160:	e2 f7       	brpl	.-8      	; 0x215a <MDIO_SetPinValue+0x88>
    2162:	80 95       	com	r24
    2164:	84 23       	and	r24, r20
    2166:	8c 93       	st	X, r24
    2168:	b7 c0       	rjmp	.+366    	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTB : CLR_BIT(PORTB,Copy_u8Pin); break;
    216a:	a8 e3       	ldi	r26, 0x38	; 56
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	e8 e3       	ldi	r30, 0x38	; 56
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	48 2f       	mov	r20, r24
    2176:	8b 81       	ldd	r24, Y+3	; 0x03
    2178:	28 2f       	mov	r18, r24
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	81 e0       	ldi	r24, 0x01	; 1
    217e:	90 e0       	ldi	r25, 0x00	; 0
    2180:	02 2e       	mov	r0, r18
    2182:	02 c0       	rjmp	.+4      	; 0x2188 <MDIO_SetPinValue+0xb6>
    2184:	88 0f       	add	r24, r24
    2186:	99 1f       	adc	r25, r25
    2188:	0a 94       	dec	r0
    218a:	e2 f7       	brpl	.-8      	; 0x2184 <MDIO_SetPinValue+0xb2>
    218c:	80 95       	com	r24
    218e:	84 23       	and	r24, r20
    2190:	8c 93       	st	X, r24
    2192:	a2 c0       	rjmp	.+324    	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTC : CLR_BIT(PORTC,Copy_u8Pin); break;
    2194:	a5 e3       	ldi	r26, 0x35	; 53
    2196:	b0 e0       	ldi	r27, 0x00	; 0
    2198:	e5 e3       	ldi	r30, 0x35	; 53
    219a:	f0 e0       	ldi	r31, 0x00	; 0
    219c:	80 81       	ld	r24, Z
    219e:	48 2f       	mov	r20, r24
    21a0:	8b 81       	ldd	r24, Y+3	; 0x03
    21a2:	28 2f       	mov	r18, r24
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	02 2e       	mov	r0, r18
    21ac:	02 c0       	rjmp	.+4      	; 0x21b2 <MDIO_SetPinValue+0xe0>
    21ae:	88 0f       	add	r24, r24
    21b0:	99 1f       	adc	r25, r25
    21b2:	0a 94       	dec	r0
    21b4:	e2 f7       	brpl	.-8      	; 0x21ae <MDIO_SetPinValue+0xdc>
    21b6:	80 95       	com	r24
    21b8:	84 23       	and	r24, r20
    21ba:	8c 93       	st	X, r24
    21bc:	8d c0       	rjmp	.+282    	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTD : CLR_BIT(PORTD,Copy_u8Pin); break;
    21be:	a2 e3       	ldi	r26, 0x32	; 50
    21c0:	b0 e0       	ldi	r27, 0x00	; 0
    21c2:	e2 e3       	ldi	r30, 0x32	; 50
    21c4:	f0 e0       	ldi	r31, 0x00	; 0
    21c6:	80 81       	ld	r24, Z
    21c8:	48 2f       	mov	r20, r24
    21ca:	8b 81       	ldd	r24, Y+3	; 0x03
    21cc:	28 2f       	mov	r18, r24
    21ce:	30 e0       	ldi	r19, 0x00	; 0
    21d0:	81 e0       	ldi	r24, 0x01	; 1
    21d2:	90 e0       	ldi	r25, 0x00	; 0
    21d4:	02 2e       	mov	r0, r18
    21d6:	02 c0       	rjmp	.+4      	; 0x21dc <MDIO_SetPinValue+0x10a>
    21d8:	88 0f       	add	r24, r24
    21da:	99 1f       	adc	r25, r25
    21dc:	0a 94       	dec	r0
    21de:	e2 f7       	brpl	.-8      	; 0x21d8 <MDIO_SetPinValue+0x106>
    21e0:	80 95       	com	r24
    21e2:	84 23       	and	r24, r20
    21e4:	8c 93       	st	X, r24
    21e6:	78 c0       	rjmp	.+240    	; 0x22d8 <MDIO_SetPinValue+0x206>
			}

		}
		else if (Copy_Value == DIO_u8PIN_HIGH)
    21e8:	8c 81       	ldd	r24, Y+4	; 0x04
    21ea:	81 30       	cpi	r24, 0x01	; 1
    21ec:	09 f0       	breq	.+2      	; 0x21f0 <MDIO_SetPinValue+0x11e>
    21ee:	71 c0       	rjmp	.+226    	; 0x22d2 <MDIO_SetPinValue+0x200>
		{
			switch (Copy_u8Port)
    21f0:	8a 81       	ldd	r24, Y+2	; 0x02
    21f2:	28 2f       	mov	r18, r24
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	3e 83       	std	Y+6, r19	; 0x06
    21f8:	2d 83       	std	Y+5, r18	; 0x05
    21fa:	8d 81       	ldd	r24, Y+5	; 0x05
    21fc:	9e 81       	ldd	r25, Y+6	; 0x06
    21fe:	81 30       	cpi	r24, 0x01	; 1
    2200:	91 05       	cpc	r25, r1
    2202:	49 f1       	breq	.+82     	; 0x2256 <MDIO_SetPinValue+0x184>
    2204:	2d 81       	ldd	r18, Y+5	; 0x05
    2206:	3e 81       	ldd	r19, Y+6	; 0x06
    2208:	22 30       	cpi	r18, 0x02	; 2
    220a:	31 05       	cpc	r19, r1
    220c:	2c f4       	brge	.+10     	; 0x2218 <MDIO_SetPinValue+0x146>
    220e:	8d 81       	ldd	r24, Y+5	; 0x05
    2210:	9e 81       	ldd	r25, Y+6	; 0x06
    2212:	00 97       	sbiw	r24, 0x00	; 0
    2214:	61 f0       	breq	.+24     	; 0x222e <MDIO_SetPinValue+0x15c>
    2216:	5b c0       	rjmp	.+182    	; 0x22ce <MDIO_SetPinValue+0x1fc>
    2218:	2d 81       	ldd	r18, Y+5	; 0x05
    221a:	3e 81       	ldd	r19, Y+6	; 0x06
    221c:	22 30       	cpi	r18, 0x02	; 2
    221e:	31 05       	cpc	r19, r1
    2220:	71 f1       	breq	.+92     	; 0x227e <MDIO_SetPinValue+0x1ac>
    2222:	8d 81       	ldd	r24, Y+5	; 0x05
    2224:	9e 81       	ldd	r25, Y+6	; 0x06
    2226:	83 30       	cpi	r24, 0x03	; 3
    2228:	91 05       	cpc	r25, r1
    222a:	e9 f1       	breq	.+122    	; 0x22a6 <MDIO_SetPinValue+0x1d4>
    222c:	50 c0       	rjmp	.+160    	; 0x22ce <MDIO_SetPinValue+0x1fc>
			{
				case DIO_u8PORTA : SET_BIT(PORTA,Copy_u8Pin); break;
    222e:	ab e3       	ldi	r26, 0x3B	; 59
    2230:	b0 e0       	ldi	r27, 0x00	; 0
    2232:	eb e3       	ldi	r30, 0x3B	; 59
    2234:	f0 e0       	ldi	r31, 0x00	; 0
    2236:	80 81       	ld	r24, Z
    2238:	48 2f       	mov	r20, r24
    223a:	8b 81       	ldd	r24, Y+3	; 0x03
    223c:	28 2f       	mov	r18, r24
    223e:	30 e0       	ldi	r19, 0x00	; 0
    2240:	81 e0       	ldi	r24, 0x01	; 1
    2242:	90 e0       	ldi	r25, 0x00	; 0
    2244:	02 2e       	mov	r0, r18
    2246:	02 c0       	rjmp	.+4      	; 0x224c <MDIO_SetPinValue+0x17a>
    2248:	88 0f       	add	r24, r24
    224a:	99 1f       	adc	r25, r25
    224c:	0a 94       	dec	r0
    224e:	e2 f7       	brpl	.-8      	; 0x2248 <MDIO_SetPinValue+0x176>
    2250:	84 2b       	or	r24, r20
    2252:	8c 93       	st	X, r24
    2254:	41 c0       	rjmp	.+130    	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTB : SET_BIT(PORTB,Copy_u8Pin); break;
    2256:	a8 e3       	ldi	r26, 0x38	; 56
    2258:	b0 e0       	ldi	r27, 0x00	; 0
    225a:	e8 e3       	ldi	r30, 0x38	; 56
    225c:	f0 e0       	ldi	r31, 0x00	; 0
    225e:	80 81       	ld	r24, Z
    2260:	48 2f       	mov	r20, r24
    2262:	8b 81       	ldd	r24, Y+3	; 0x03
    2264:	28 2f       	mov	r18, r24
    2266:	30 e0       	ldi	r19, 0x00	; 0
    2268:	81 e0       	ldi	r24, 0x01	; 1
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	02 2e       	mov	r0, r18
    226e:	02 c0       	rjmp	.+4      	; 0x2274 <MDIO_SetPinValue+0x1a2>
    2270:	88 0f       	add	r24, r24
    2272:	99 1f       	adc	r25, r25
    2274:	0a 94       	dec	r0
    2276:	e2 f7       	brpl	.-8      	; 0x2270 <MDIO_SetPinValue+0x19e>
    2278:	84 2b       	or	r24, r20
    227a:	8c 93       	st	X, r24
    227c:	2d c0       	rjmp	.+90     	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTC : SET_BIT(PORTC,Copy_u8Pin); break;
    227e:	a5 e3       	ldi	r26, 0x35	; 53
    2280:	b0 e0       	ldi	r27, 0x00	; 0
    2282:	e5 e3       	ldi	r30, 0x35	; 53
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	80 81       	ld	r24, Z
    2288:	48 2f       	mov	r20, r24
    228a:	8b 81       	ldd	r24, Y+3	; 0x03
    228c:	28 2f       	mov	r18, r24
    228e:	30 e0       	ldi	r19, 0x00	; 0
    2290:	81 e0       	ldi	r24, 0x01	; 1
    2292:	90 e0       	ldi	r25, 0x00	; 0
    2294:	02 2e       	mov	r0, r18
    2296:	02 c0       	rjmp	.+4      	; 0x229c <MDIO_SetPinValue+0x1ca>
    2298:	88 0f       	add	r24, r24
    229a:	99 1f       	adc	r25, r25
    229c:	0a 94       	dec	r0
    229e:	e2 f7       	brpl	.-8      	; 0x2298 <MDIO_SetPinValue+0x1c6>
    22a0:	84 2b       	or	r24, r20
    22a2:	8c 93       	st	X, r24
    22a4:	19 c0       	rjmp	.+50     	; 0x22d8 <MDIO_SetPinValue+0x206>
				case DIO_u8PORTD : SET_BIT(PORTD,Copy_u8Pin); break;
    22a6:	a2 e3       	ldi	r26, 0x32	; 50
    22a8:	b0 e0       	ldi	r27, 0x00	; 0
    22aa:	e2 e3       	ldi	r30, 0x32	; 50
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
    22b0:	48 2f       	mov	r20, r24
    22b2:	8b 81       	ldd	r24, Y+3	; 0x03
    22b4:	28 2f       	mov	r18, r24
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	81 e0       	ldi	r24, 0x01	; 1
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	02 2e       	mov	r0, r18
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <MDIO_SetPinValue+0x1f2>
    22c0:	88 0f       	add	r24, r24
    22c2:	99 1f       	adc	r25, r25
    22c4:	0a 94       	dec	r0
    22c6:	e2 f7       	brpl	.-8      	; 0x22c0 <MDIO_SetPinValue+0x1ee>
    22c8:	84 2b       	or	r24, r20
    22ca:	8c 93       	st	X, r24
    22cc:	05 c0       	rjmp	.+10     	; 0x22d8 <MDIO_SetPinValue+0x206>
		    	default: Local_ErrorState = R_NOK; break;
    22ce:	19 82       	std	Y+1, r1	; 0x01
    22d0:	03 c0       	rjmp	.+6      	; 0x22d8 <MDIO_SetPinValue+0x206>
			}

		}
		else
		{
			Local_ErrorState = R_NOK;
    22d2:	19 82       	std	Y+1, r1	; 0x01
    22d4:	01 c0       	rjmp	.+2      	; 0x22d8 <MDIO_SetPinValue+0x206>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    22d6:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    22d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    22da:	28 96       	adiw	r28, 0x08	; 8
    22dc:	0f b6       	in	r0, 0x3f	; 63
    22de:	f8 94       	cli
    22e0:	de bf       	out	0x3e, r29	; 62
    22e2:	0f be       	out	0x3f, r0	; 63
    22e4:	cd bf       	out	0x3d, r28	; 61
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	08 95       	ret

000022ec <MDIO_SetPortValue>:


error_state_t	MDIO_SetPortValue (dio_u8port_t Copy_u8Port, dio_u8portvalue_t Copy_Value)
{
    22ec:	df 93       	push	r29
    22ee:	cf 93       	push	r28
    22f0:	00 d0       	rcall	.+0      	; 0x22f2 <MDIO_SetPortValue+0x6>
    22f2:	00 d0       	rcall	.+0      	; 0x22f4 <MDIO_SetPortValue+0x8>
    22f4:	0f 92       	push	r0
    22f6:	cd b7       	in	r28, 0x3d	; 61
    22f8:	de b7       	in	r29, 0x3e	; 62
    22fa:	8a 83       	std	Y+2, r24	; 0x02
    22fc:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    22fe:	81 e0       	ldi	r24, 0x01	; 1
    2300:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8Port <= DIO_u8PORTD)
    2302:	8a 81       	ldd	r24, Y+2	; 0x02
    2304:	84 30       	cpi	r24, 0x04	; 4
    2306:	a8 f5       	brcc	.+106    	; 0x2372 <MDIO_SetPortValue+0x86>
	{
		switch (Copy_u8Port)
    2308:	8a 81       	ldd	r24, Y+2	; 0x02
    230a:	28 2f       	mov	r18, r24
    230c:	30 e0       	ldi	r19, 0x00	; 0
    230e:	3d 83       	std	Y+5, r19	; 0x05
    2310:	2c 83       	std	Y+4, r18	; 0x04
    2312:	8c 81       	ldd	r24, Y+4	; 0x04
    2314:	9d 81       	ldd	r25, Y+5	; 0x05
    2316:	81 30       	cpi	r24, 0x01	; 1
    2318:	91 05       	cpc	r25, r1
    231a:	d1 f0       	breq	.+52     	; 0x2350 <MDIO_SetPortValue+0x64>
    231c:	2c 81       	ldd	r18, Y+4	; 0x04
    231e:	3d 81       	ldd	r19, Y+5	; 0x05
    2320:	22 30       	cpi	r18, 0x02	; 2
    2322:	31 05       	cpc	r19, r1
    2324:	2c f4       	brge	.+10     	; 0x2330 <MDIO_SetPortValue+0x44>
    2326:	8c 81       	ldd	r24, Y+4	; 0x04
    2328:	9d 81       	ldd	r25, Y+5	; 0x05
    232a:	00 97       	sbiw	r24, 0x00	; 0
    232c:	61 f0       	breq	.+24     	; 0x2346 <MDIO_SetPortValue+0x5a>
    232e:	1f c0       	rjmp	.+62     	; 0x236e <MDIO_SetPortValue+0x82>
    2330:	2c 81       	ldd	r18, Y+4	; 0x04
    2332:	3d 81       	ldd	r19, Y+5	; 0x05
    2334:	22 30       	cpi	r18, 0x02	; 2
    2336:	31 05       	cpc	r19, r1
    2338:	81 f0       	breq	.+32     	; 0x235a <MDIO_SetPortValue+0x6e>
    233a:	8c 81       	ldd	r24, Y+4	; 0x04
    233c:	9d 81       	ldd	r25, Y+5	; 0x05
    233e:	83 30       	cpi	r24, 0x03	; 3
    2340:	91 05       	cpc	r25, r1
    2342:	81 f0       	breq	.+32     	; 0x2364 <MDIO_SetPortValue+0x78>
    2344:	14 c0       	rjmp	.+40     	; 0x236e <MDIO_SetPortValue+0x82>
		{
			case DIO_u8PORTA : PORTA = Copy_Value; break;
    2346:	eb e3       	ldi	r30, 0x3B	; 59
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	8b 81       	ldd	r24, Y+3	; 0x03
    234c:	80 83       	st	Z, r24
    234e:	12 c0       	rjmp	.+36     	; 0x2374 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTB : PORTB = Copy_Value; break;
    2350:	e8 e3       	ldi	r30, 0x38	; 56
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	8b 81       	ldd	r24, Y+3	; 0x03
    2356:	80 83       	st	Z, r24
    2358:	0d c0       	rjmp	.+26     	; 0x2374 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTC : PORTC = Copy_Value; break;
    235a:	e5 e3       	ldi	r30, 0x35	; 53
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	8b 81       	ldd	r24, Y+3	; 0x03
    2360:	80 83       	st	Z, r24
    2362:	08 c0       	rjmp	.+16     	; 0x2374 <MDIO_SetPortValue+0x88>
			case DIO_u8PORTD : PORTD = Copy_Value; break;
    2364:	e2 e3       	ldi	r30, 0x32	; 50
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	8b 81       	ldd	r24, Y+3	; 0x03
    236a:	80 83       	st	Z, r24
    236c:	03 c0       	rjmp	.+6      	; 0x2374 <MDIO_SetPortValue+0x88>
			default: Local_ErrorState = R_NOK; break;
    236e:	19 82       	std	Y+1, r1	; 0x01
    2370:	01 c0       	rjmp	.+2      	; 0x2374 <MDIO_SetPortValue+0x88>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2372:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2374:	89 81       	ldd	r24, Y+1	; 0x01
}
    2376:	0f 90       	pop	r0
    2378:	0f 90       	pop	r0
    237a:	0f 90       	pop	r0
    237c:	0f 90       	pop	r0
    237e:	0f 90       	pop	r0
    2380:	cf 91       	pop	r28
    2382:	df 91       	pop	r29
    2384:	08 95       	ret

00002386 <MDIO_GetPinValue>:


error_state_t	MDIO_GetPinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin, u8* Copy_pu8Value)
{
    2386:	df 93       	push	r29
    2388:	cf 93       	push	r28
    238a:	cd b7       	in	r28, 0x3d	; 61
    238c:	de b7       	in	r29, 0x3e	; 62
    238e:	27 97       	sbiw	r28, 0x07	; 7
    2390:	0f b6       	in	r0, 0x3f	; 63
    2392:	f8 94       	cli
    2394:	de bf       	out	0x3e, r29	; 62
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	cd bf       	out	0x3d, r28	; 61
    239a:	8a 83       	std	Y+2, r24	; 0x02
    239c:	6b 83       	std	Y+3, r22	; 0x03
    239e:	5d 83       	std	Y+5, r21	; 0x05
    23a0:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_pu8Value != NULL) && (Copy_u8Pin <= DIO_u8PIN7))
    23a6:	8c 81       	ldd	r24, Y+4	; 0x04
    23a8:	9d 81       	ldd	r25, Y+5	; 0x05
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	09 f4       	brne	.+2      	; 0x23b0 <MDIO_GetPinValue+0x2a>
    23ae:	77 c0       	rjmp	.+238    	; 0x249e <MDIO_GetPinValue+0x118>
    23b0:	8b 81       	ldd	r24, Y+3	; 0x03
    23b2:	88 30       	cpi	r24, 0x08	; 8
    23b4:	08 f0       	brcs	.+2      	; 0x23b8 <MDIO_GetPinValue+0x32>
    23b6:	73 c0       	rjmp	.+230    	; 0x249e <MDIO_GetPinValue+0x118>
	{
		switch (Copy_u8Port)
    23b8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ba:	28 2f       	mov	r18, r24
    23bc:	30 e0       	ldi	r19, 0x00	; 0
    23be:	3f 83       	std	Y+7, r19	; 0x07
    23c0:	2e 83       	std	Y+6, r18	; 0x06
    23c2:	4e 81       	ldd	r20, Y+6	; 0x06
    23c4:	5f 81       	ldd	r21, Y+7	; 0x07
    23c6:	41 30       	cpi	r20, 0x01	; 1
    23c8:	51 05       	cpc	r21, r1
    23ca:	59 f1       	breq	.+86     	; 0x2422 <MDIO_GetPinValue+0x9c>
    23cc:	8e 81       	ldd	r24, Y+6	; 0x06
    23ce:	9f 81       	ldd	r25, Y+7	; 0x07
    23d0:	82 30       	cpi	r24, 0x02	; 2
    23d2:	91 05       	cpc	r25, r1
    23d4:	34 f4       	brge	.+12     	; 0x23e2 <MDIO_GetPinValue+0x5c>
    23d6:	2e 81       	ldd	r18, Y+6	; 0x06
    23d8:	3f 81       	ldd	r19, Y+7	; 0x07
    23da:	21 15       	cp	r18, r1
    23dc:	31 05       	cpc	r19, r1
    23de:	69 f0       	breq	.+26     	; 0x23fa <MDIO_GetPinValue+0x74>
    23e0:	5c c0       	rjmp	.+184    	; 0x249a <MDIO_GetPinValue+0x114>
    23e2:	4e 81       	ldd	r20, Y+6	; 0x06
    23e4:	5f 81       	ldd	r21, Y+7	; 0x07
    23e6:	42 30       	cpi	r20, 0x02	; 2
    23e8:	51 05       	cpc	r21, r1
    23ea:	79 f1       	breq	.+94     	; 0x244a <MDIO_GetPinValue+0xc4>
    23ec:	8e 81       	ldd	r24, Y+6	; 0x06
    23ee:	9f 81       	ldd	r25, Y+7	; 0x07
    23f0:	83 30       	cpi	r24, 0x03	; 3
    23f2:	91 05       	cpc	r25, r1
    23f4:	09 f4       	brne	.+2      	; 0x23f8 <MDIO_GetPinValue+0x72>
    23f6:	3d c0       	rjmp	.+122    	; 0x2472 <MDIO_GetPinValue+0xec>
    23f8:	50 c0       	rjmp	.+160    	; 0x249a <MDIO_GetPinValue+0x114>
		{
			case DIO_u8PORTA : * Copy_pu8Value = GET_BIT(PINA, Copy_u8Pin); break;
    23fa:	e9 e3       	ldi	r30, 0x39	; 57
    23fc:	f0 e0       	ldi	r31, 0x00	; 0
    23fe:	80 81       	ld	r24, Z
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	8b 81       	ldd	r24, Y+3	; 0x03
    2406:	88 2f       	mov	r24, r24
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	a9 01       	movw	r20, r18
    240c:	02 c0       	rjmp	.+4      	; 0x2412 <MDIO_GetPinValue+0x8c>
    240e:	55 95       	asr	r21
    2410:	47 95       	ror	r20
    2412:	8a 95       	dec	r24
    2414:	e2 f7       	brpl	.-8      	; 0x240e <MDIO_GetPinValue+0x88>
    2416:	ca 01       	movw	r24, r20
    2418:	81 70       	andi	r24, 0x01	; 1
    241a:	ec 81       	ldd	r30, Y+4	; 0x04
    241c:	fd 81       	ldd	r31, Y+5	; 0x05
    241e:	80 83       	st	Z, r24
    2420:	3f c0       	rjmp	.+126    	; 0x24a0 <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTB : * Copy_pu8Value = GET_BIT(PINB, Copy_u8Pin); break;
    2422:	e6 e3       	ldi	r30, 0x36	; 54
    2424:	f0 e0       	ldi	r31, 0x00	; 0
    2426:	80 81       	ld	r24, Z
    2428:	28 2f       	mov	r18, r24
    242a:	30 e0       	ldi	r19, 0x00	; 0
    242c:	8b 81       	ldd	r24, Y+3	; 0x03
    242e:	88 2f       	mov	r24, r24
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	a9 01       	movw	r20, r18
    2434:	02 c0       	rjmp	.+4      	; 0x243a <MDIO_GetPinValue+0xb4>
    2436:	55 95       	asr	r21
    2438:	47 95       	ror	r20
    243a:	8a 95       	dec	r24
    243c:	e2 f7       	brpl	.-8      	; 0x2436 <MDIO_GetPinValue+0xb0>
    243e:	ca 01       	movw	r24, r20
    2440:	81 70       	andi	r24, 0x01	; 1
    2442:	ec 81       	ldd	r30, Y+4	; 0x04
    2444:	fd 81       	ldd	r31, Y+5	; 0x05
    2446:	80 83       	st	Z, r24
    2448:	2b c0       	rjmp	.+86     	; 0x24a0 <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTC : * Copy_pu8Value = GET_BIT(PINC, Copy_u8Pin); break;
    244a:	e3 e3       	ldi	r30, 0x33	; 51
    244c:	f0 e0       	ldi	r31, 0x00	; 0
    244e:	80 81       	ld	r24, Z
    2450:	28 2f       	mov	r18, r24
    2452:	30 e0       	ldi	r19, 0x00	; 0
    2454:	8b 81       	ldd	r24, Y+3	; 0x03
    2456:	88 2f       	mov	r24, r24
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	a9 01       	movw	r20, r18
    245c:	02 c0       	rjmp	.+4      	; 0x2462 <MDIO_GetPinValue+0xdc>
    245e:	55 95       	asr	r21
    2460:	47 95       	ror	r20
    2462:	8a 95       	dec	r24
    2464:	e2 f7       	brpl	.-8      	; 0x245e <MDIO_GetPinValue+0xd8>
    2466:	ca 01       	movw	r24, r20
    2468:	81 70       	andi	r24, 0x01	; 1
    246a:	ec 81       	ldd	r30, Y+4	; 0x04
    246c:	fd 81       	ldd	r31, Y+5	; 0x05
    246e:	80 83       	st	Z, r24
    2470:	17 c0       	rjmp	.+46     	; 0x24a0 <MDIO_GetPinValue+0x11a>
			case DIO_u8PORTD : * Copy_pu8Value = GET_BIT(PIND, Copy_u8Pin); break;
    2472:	e0 e3       	ldi	r30, 0x30	; 48
    2474:	f0 e0       	ldi	r31, 0x00	; 0
    2476:	80 81       	ld	r24, Z
    2478:	28 2f       	mov	r18, r24
    247a:	30 e0       	ldi	r19, 0x00	; 0
    247c:	8b 81       	ldd	r24, Y+3	; 0x03
    247e:	88 2f       	mov	r24, r24
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	a9 01       	movw	r20, r18
    2484:	02 c0       	rjmp	.+4      	; 0x248a <MDIO_GetPinValue+0x104>
    2486:	55 95       	asr	r21
    2488:	47 95       	ror	r20
    248a:	8a 95       	dec	r24
    248c:	e2 f7       	brpl	.-8      	; 0x2486 <MDIO_GetPinValue+0x100>
    248e:	ca 01       	movw	r24, r20
    2490:	81 70       	andi	r24, 0x01	; 1
    2492:	ec 81       	ldd	r30, Y+4	; 0x04
    2494:	fd 81       	ldd	r31, Y+5	; 0x05
    2496:	80 83       	st	Z, r24
    2498:	03 c0       	rjmp	.+6      	; 0x24a0 <MDIO_GetPinValue+0x11a>
			default: Local_ErrorState = R_NOK; break;
    249a:	19 82       	std	Y+1, r1	; 0x01
    249c:	01 c0       	rjmp	.+2      	; 0x24a0 <MDIO_GetPinValue+0x11a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    249e:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    24a0:	89 81       	ldd	r24, Y+1	; 0x01
}
    24a2:	27 96       	adiw	r28, 0x07	; 7
    24a4:	0f b6       	in	r0, 0x3f	; 63
    24a6:	f8 94       	cli
    24a8:	de bf       	out	0x3e, r29	; 62
    24aa:	0f be       	out	0x3f, r0	; 63
    24ac:	cd bf       	out	0x3d, r28	; 61
    24ae:	cf 91       	pop	r28
    24b0:	df 91       	pop	r29
    24b2:	08 95       	ret

000024b4 <MDIO_GetPortValue>:
error_state_t	MDIO_GetPortValue (dio_u8port_t Copy_u8Port, u8* Copy_pu8Value)
{
    24b4:	df 93       	push	r29
    24b6:	cf 93       	push	r28
    24b8:	00 d0       	rcall	.+0      	; 0x24ba <MDIO_GetPortValue+0x6>
    24ba:	00 d0       	rcall	.+0      	; 0x24bc <MDIO_GetPortValue+0x8>
    24bc:	00 d0       	rcall	.+0      	; 0x24be <MDIO_GetPortValue+0xa>
    24be:	cd b7       	in	r28, 0x3d	; 61
    24c0:	de b7       	in	r29, 0x3e	; 62
    24c2:	8a 83       	std	Y+2, r24	; 0x02
    24c4:	7c 83       	std	Y+4, r23	; 0x04
    24c6:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    24c8:	81 e0       	ldi	r24, 0x01	; 1
    24ca:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_pu8Value != NULL) && (Copy_u8Port <= DIO_u8PORTD))
    24cc:	8b 81       	ldd	r24, Y+3	; 0x03
    24ce:	9c 81       	ldd	r25, Y+4	; 0x04
    24d0:	00 97       	sbiw	r24, 0x00	; 0
    24d2:	09 f4       	brne	.+2      	; 0x24d6 <MDIO_GetPortValue+0x22>
    24d4:	40 c0       	rjmp	.+128    	; 0x2556 <MDIO_GetPortValue+0xa2>
    24d6:	8a 81       	ldd	r24, Y+2	; 0x02
    24d8:	84 30       	cpi	r24, 0x04	; 4
    24da:	e8 f5       	brcc	.+122    	; 0x2556 <MDIO_GetPortValue+0xa2>
	{
		switch (Copy_u8Port)
    24dc:	8a 81       	ldd	r24, Y+2	; 0x02
    24de:	28 2f       	mov	r18, r24
    24e0:	30 e0       	ldi	r19, 0x00	; 0
    24e2:	3e 83       	std	Y+6, r19	; 0x06
    24e4:	2d 83       	std	Y+5, r18	; 0x05
    24e6:	8d 81       	ldd	r24, Y+5	; 0x05
    24e8:	9e 81       	ldd	r25, Y+6	; 0x06
    24ea:	81 30       	cpi	r24, 0x01	; 1
    24ec:	91 05       	cpc	r25, r1
    24ee:	e1 f0       	breq	.+56     	; 0x2528 <MDIO_GetPortValue+0x74>
    24f0:	2d 81       	ldd	r18, Y+5	; 0x05
    24f2:	3e 81       	ldd	r19, Y+6	; 0x06
    24f4:	22 30       	cpi	r18, 0x02	; 2
    24f6:	31 05       	cpc	r19, r1
    24f8:	2c f4       	brge	.+10     	; 0x2504 <MDIO_GetPortValue+0x50>
    24fa:	8d 81       	ldd	r24, Y+5	; 0x05
    24fc:	9e 81       	ldd	r25, Y+6	; 0x06
    24fe:	00 97       	sbiw	r24, 0x00	; 0
    2500:	61 f0       	breq	.+24     	; 0x251a <MDIO_GetPortValue+0x66>
    2502:	27 c0       	rjmp	.+78     	; 0x2552 <MDIO_GetPortValue+0x9e>
    2504:	2d 81       	ldd	r18, Y+5	; 0x05
    2506:	3e 81       	ldd	r19, Y+6	; 0x06
    2508:	22 30       	cpi	r18, 0x02	; 2
    250a:	31 05       	cpc	r19, r1
    250c:	a1 f0       	breq	.+40     	; 0x2536 <MDIO_GetPortValue+0x82>
    250e:	8d 81       	ldd	r24, Y+5	; 0x05
    2510:	9e 81       	ldd	r25, Y+6	; 0x06
    2512:	83 30       	cpi	r24, 0x03	; 3
    2514:	91 05       	cpc	r25, r1
    2516:	b1 f0       	breq	.+44     	; 0x2544 <MDIO_GetPortValue+0x90>
    2518:	1c c0       	rjmp	.+56     	; 0x2552 <MDIO_GetPortValue+0x9e>
		{
			case DIO_u8PORTA : * Copy_pu8Value = PINA; break;
    251a:	e9 e3       	ldi	r30, 0x39	; 57
    251c:	f0 e0       	ldi	r31, 0x00	; 0
    251e:	80 81       	ld	r24, Z
    2520:	eb 81       	ldd	r30, Y+3	; 0x03
    2522:	fc 81       	ldd	r31, Y+4	; 0x04
    2524:	80 83       	st	Z, r24
    2526:	18 c0       	rjmp	.+48     	; 0x2558 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTB : * Copy_pu8Value = PINB; break;
    2528:	e6 e3       	ldi	r30, 0x36	; 54
    252a:	f0 e0       	ldi	r31, 0x00	; 0
    252c:	80 81       	ld	r24, Z
    252e:	eb 81       	ldd	r30, Y+3	; 0x03
    2530:	fc 81       	ldd	r31, Y+4	; 0x04
    2532:	80 83       	st	Z, r24
    2534:	11 c0       	rjmp	.+34     	; 0x2558 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTC : * Copy_pu8Value = PINC; break;
    2536:	e3 e3       	ldi	r30, 0x33	; 51
    2538:	f0 e0       	ldi	r31, 0x00	; 0
    253a:	80 81       	ld	r24, Z
    253c:	eb 81       	ldd	r30, Y+3	; 0x03
    253e:	fc 81       	ldd	r31, Y+4	; 0x04
    2540:	80 83       	st	Z, r24
    2542:	0a c0       	rjmp	.+20     	; 0x2558 <MDIO_GetPortValue+0xa4>
			case DIO_u8PORTD : * Copy_pu8Value = PIND; break;
    2544:	e0 e3       	ldi	r30, 0x30	; 48
    2546:	f0 e0       	ldi	r31, 0x00	; 0
    2548:	80 81       	ld	r24, Z
    254a:	eb 81       	ldd	r30, Y+3	; 0x03
    254c:	fc 81       	ldd	r31, Y+4	; 0x04
    254e:	80 83       	st	Z, r24
    2550:	03 c0       	rjmp	.+6      	; 0x2558 <MDIO_GetPortValue+0xa4>
			default: Local_ErrorState = R_NOK; break;
    2552:	19 82       	std	Y+1, r1	; 0x01
    2554:	01 c0       	rjmp	.+2      	; 0x2558 <MDIO_GetPortValue+0xa4>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2556:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2558:	89 81       	ldd	r24, Y+1	; 0x01
}
    255a:	26 96       	adiw	r28, 0x06	; 6
    255c:	0f b6       	in	r0, 0x3f	; 63
    255e:	f8 94       	cli
    2560:	de bf       	out	0x3e, r29	; 62
    2562:	0f be       	out	0x3f, r0	; 63
    2564:	cd bf       	out	0x3d, r28	; 61
    2566:	cf 91       	pop	r28
    2568:	df 91       	pop	r29
    256a:	08 95       	ret

0000256c <MDIO_AndValueWithPort>:
error_state_t	MDIO_AndValueWithPort (dio_u8port_t Copy_u8Port, u8 Copy_u8Value, u8 *Copy_u8Result)
{
    256c:	df 93       	push	r29
    256e:	cf 93       	push	r28
    2570:	cd b7       	in	r28, 0x3d	; 61
    2572:	de b7       	in	r29, 0x3e	; 62
    2574:	27 97       	sbiw	r28, 0x07	; 7
    2576:	0f b6       	in	r0, 0x3f	; 63
    2578:	f8 94       	cli
    257a:	de bf       	out	0x3e, r29	; 62
    257c:	0f be       	out	0x3f, r0	; 63
    257e:	cd bf       	out	0x3d, r28	; 61
    2580:	8a 83       	std	Y+2, r24	; 0x02
    2582:	6b 83       	std	Y+3, r22	; 0x03
    2584:	5d 83       	std	Y+5, r21	; 0x05
    2586:	4c 83       	std	Y+4, r20	; 0x04
	error_state_t Local_ErrorState = R_OK;
    2588:	81 e0       	ldi	r24, 0x01	; 1
    258a:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8Result != NULL) && (Copy_u8Port <= DIO_u8PORTD))
    258c:	8c 81       	ldd	r24, Y+4	; 0x04
    258e:	9d 81       	ldd	r25, Y+5	; 0x05
    2590:	00 97       	sbiw	r24, 0x00	; 0
    2592:	09 f4       	brne	.+2      	; 0x2596 <MDIO_AndValueWithPort+0x2a>
    2594:	49 c0       	rjmp	.+146    	; 0x2628 <MDIO_AndValueWithPort+0xbc>
    2596:	8a 81       	ldd	r24, Y+2	; 0x02
    2598:	84 30       	cpi	r24, 0x04	; 4
    259a:	08 f0       	brcs	.+2      	; 0x259e <MDIO_AndValueWithPort+0x32>
    259c:	45 c0       	rjmp	.+138    	; 0x2628 <MDIO_AndValueWithPort+0xbc>
	{
		switch (Copy_u8Port)
    259e:	8a 81       	ldd	r24, Y+2	; 0x02
    25a0:	28 2f       	mov	r18, r24
    25a2:	30 e0       	ldi	r19, 0x00	; 0
    25a4:	3f 83       	std	Y+7, r19	; 0x07
    25a6:	2e 83       	std	Y+6, r18	; 0x06
    25a8:	8e 81       	ldd	r24, Y+6	; 0x06
    25aa:	9f 81       	ldd	r25, Y+7	; 0x07
    25ac:	81 30       	cpi	r24, 0x01	; 1
    25ae:	91 05       	cpc	r25, r1
    25b0:	f1 f0       	breq	.+60     	; 0x25ee <MDIO_AndValueWithPort+0x82>
    25b2:	2e 81       	ldd	r18, Y+6	; 0x06
    25b4:	3f 81       	ldd	r19, Y+7	; 0x07
    25b6:	22 30       	cpi	r18, 0x02	; 2
    25b8:	31 05       	cpc	r19, r1
    25ba:	2c f4       	brge	.+10     	; 0x25c6 <MDIO_AndValueWithPort+0x5a>
    25bc:	8e 81       	ldd	r24, Y+6	; 0x06
    25be:	9f 81       	ldd	r25, Y+7	; 0x07
    25c0:	00 97       	sbiw	r24, 0x00	; 0
    25c2:	61 f0       	breq	.+24     	; 0x25dc <MDIO_AndValueWithPort+0x70>
    25c4:	2f c0       	rjmp	.+94     	; 0x2624 <MDIO_AndValueWithPort+0xb8>
    25c6:	2e 81       	ldd	r18, Y+6	; 0x06
    25c8:	3f 81       	ldd	r19, Y+7	; 0x07
    25ca:	22 30       	cpi	r18, 0x02	; 2
    25cc:	31 05       	cpc	r19, r1
    25ce:	c1 f0       	breq	.+48     	; 0x2600 <MDIO_AndValueWithPort+0x94>
    25d0:	8e 81       	ldd	r24, Y+6	; 0x06
    25d2:	9f 81       	ldd	r25, Y+7	; 0x07
    25d4:	83 30       	cpi	r24, 0x03	; 3
    25d6:	91 05       	cpc	r25, r1
    25d8:	e1 f0       	breq	.+56     	; 0x2612 <MDIO_AndValueWithPort+0xa6>
    25da:	24 c0       	rjmp	.+72     	; 0x2624 <MDIO_AndValueWithPort+0xb8>
		{
			case DIO_u8PORTA : * Copy_u8Result = PORTA & Copy_u8Value; break;
    25dc:	eb e3       	ldi	r30, 0x3B	; 59
    25de:	f0 e0       	ldi	r31, 0x00	; 0
    25e0:	90 81       	ld	r25, Z
    25e2:	8b 81       	ldd	r24, Y+3	; 0x03
    25e4:	89 23       	and	r24, r25
    25e6:	ec 81       	ldd	r30, Y+4	; 0x04
    25e8:	fd 81       	ldd	r31, Y+5	; 0x05
    25ea:	80 83       	st	Z, r24
    25ec:	1e c0       	rjmp	.+60     	; 0x262a <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTB : * Copy_u8Result = PORTB & Copy_u8Value; break;
    25ee:	e8 e3       	ldi	r30, 0x38	; 56
    25f0:	f0 e0       	ldi	r31, 0x00	; 0
    25f2:	90 81       	ld	r25, Z
    25f4:	8b 81       	ldd	r24, Y+3	; 0x03
    25f6:	89 23       	and	r24, r25
    25f8:	ec 81       	ldd	r30, Y+4	; 0x04
    25fa:	fd 81       	ldd	r31, Y+5	; 0x05
    25fc:	80 83       	st	Z, r24
    25fe:	15 c0       	rjmp	.+42     	; 0x262a <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTC : * Copy_u8Result = PORTC & Copy_u8Value; break;
    2600:	e5 e3       	ldi	r30, 0x35	; 53
    2602:	f0 e0       	ldi	r31, 0x00	; 0
    2604:	90 81       	ld	r25, Z
    2606:	8b 81       	ldd	r24, Y+3	; 0x03
    2608:	89 23       	and	r24, r25
    260a:	ec 81       	ldd	r30, Y+4	; 0x04
    260c:	fd 81       	ldd	r31, Y+5	; 0x05
    260e:	80 83       	st	Z, r24
    2610:	0c c0       	rjmp	.+24     	; 0x262a <MDIO_AndValueWithPort+0xbe>
			case DIO_u8PORTD : * Copy_u8Result = PORTD & Copy_u8Value; break;
    2612:	e2 e3       	ldi	r30, 0x32	; 50
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	90 81       	ld	r25, Z
    2618:	8b 81       	ldd	r24, Y+3	; 0x03
    261a:	89 23       	and	r24, r25
    261c:	ec 81       	ldd	r30, Y+4	; 0x04
    261e:	fd 81       	ldd	r31, Y+5	; 0x05
    2620:	80 83       	st	Z, r24
    2622:	03 c0       	rjmp	.+6      	; 0x262a <MDIO_AndValueWithPort+0xbe>
			default: Local_ErrorState = R_NOK; break;
    2624:	19 82       	std	Y+1, r1	; 0x01
    2626:	01 c0       	rjmp	.+2      	; 0x262a <MDIO_AndValueWithPort+0xbe>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2628:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    262a:	89 81       	ldd	r24, Y+1	; 0x01
}
    262c:	27 96       	adiw	r28, 0x07	; 7
    262e:	0f b6       	in	r0, 0x3f	; 63
    2630:	f8 94       	cli
    2632:	de bf       	out	0x3e, r29	; 62
    2634:	0f be       	out	0x3f, r0	; 63
    2636:	cd bf       	out	0x3d, r28	; 61
    2638:	cf 91       	pop	r28
    263a:	df 91       	pop	r29
    263c:	08 95       	ret

0000263e <MDIO_TogglePinValue>:

error_state_t	MDIO_TogglePinValue (dio_u8port_t Copy_u8Port, dio_u8pin_t Copy_u8Pin)
{
    263e:	df 93       	push	r29
    2640:	cf 93       	push	r28
    2642:	00 d0       	rcall	.+0      	; 0x2644 <MDIO_TogglePinValue+0x6>
    2644:	00 d0       	rcall	.+0      	; 0x2646 <MDIO_TogglePinValue+0x8>
    2646:	0f 92       	push	r0
    2648:	cd b7       	in	r28, 0x3d	; 61
    264a:	de b7       	in	r29, 0x3e	; 62
    264c:	8a 83       	std	Y+2, r24	; 0x02
    264e:	6b 83       	std	Y+3, r22	; 0x03
	error_state_t Local_ErrorState = R_OK;
    2650:	81 e0       	ldi	r24, 0x01	; 1
    2652:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8Port <= DIO_u8PORTD) && (Copy_u8Pin <= DIO_u8PIN7))
    2654:	8a 81       	ldd	r24, Y+2	; 0x02
    2656:	84 30       	cpi	r24, 0x04	; 4
    2658:	08 f0       	brcs	.+2      	; 0x265c <MDIO_TogglePinValue+0x1e>
    265a:	75 c0       	rjmp	.+234    	; 0x2746 <MDIO_TogglePinValue+0x108>
    265c:	8b 81       	ldd	r24, Y+3	; 0x03
    265e:	88 30       	cpi	r24, 0x08	; 8
    2660:	08 f0       	brcs	.+2      	; 0x2664 <MDIO_TogglePinValue+0x26>
    2662:	71 c0       	rjmp	.+226    	; 0x2746 <MDIO_TogglePinValue+0x108>
	{
		switch (Copy_u8Port)
    2664:	8a 81       	ldd	r24, Y+2	; 0x02
    2666:	28 2f       	mov	r18, r24
    2668:	30 e0       	ldi	r19, 0x00	; 0
    266a:	3d 83       	std	Y+5, r19	; 0x05
    266c:	2c 83       	std	Y+4, r18	; 0x04
    266e:	8c 81       	ldd	r24, Y+4	; 0x04
    2670:	9d 81       	ldd	r25, Y+5	; 0x05
    2672:	81 30       	cpi	r24, 0x01	; 1
    2674:	91 05       	cpc	r25, r1
    2676:	49 f1       	breq	.+82     	; 0x26ca <MDIO_TogglePinValue+0x8c>
    2678:	2c 81       	ldd	r18, Y+4	; 0x04
    267a:	3d 81       	ldd	r19, Y+5	; 0x05
    267c:	22 30       	cpi	r18, 0x02	; 2
    267e:	31 05       	cpc	r19, r1
    2680:	2c f4       	brge	.+10     	; 0x268c <MDIO_TogglePinValue+0x4e>
    2682:	8c 81       	ldd	r24, Y+4	; 0x04
    2684:	9d 81       	ldd	r25, Y+5	; 0x05
    2686:	00 97       	sbiw	r24, 0x00	; 0
    2688:	61 f0       	breq	.+24     	; 0x26a2 <MDIO_TogglePinValue+0x64>
    268a:	5b c0       	rjmp	.+182    	; 0x2742 <MDIO_TogglePinValue+0x104>
    268c:	2c 81       	ldd	r18, Y+4	; 0x04
    268e:	3d 81       	ldd	r19, Y+5	; 0x05
    2690:	22 30       	cpi	r18, 0x02	; 2
    2692:	31 05       	cpc	r19, r1
    2694:	71 f1       	breq	.+92     	; 0x26f2 <MDIO_TogglePinValue+0xb4>
    2696:	8c 81       	ldd	r24, Y+4	; 0x04
    2698:	9d 81       	ldd	r25, Y+5	; 0x05
    269a:	83 30       	cpi	r24, 0x03	; 3
    269c:	91 05       	cpc	r25, r1
    269e:	e9 f1       	breq	.+122    	; 0x271a <MDIO_TogglePinValue+0xdc>
    26a0:	50 c0       	rjmp	.+160    	; 0x2742 <MDIO_TogglePinValue+0x104>
		{
			case DIO_u8PORTA : TOG_BIT(PORTA, Copy_u8Pin); break;
    26a2:	ab e3       	ldi	r26, 0x3B	; 59
    26a4:	b0 e0       	ldi	r27, 0x00	; 0
    26a6:	eb e3       	ldi	r30, 0x3B	; 59
    26a8:	f0 e0       	ldi	r31, 0x00	; 0
    26aa:	80 81       	ld	r24, Z
    26ac:	48 2f       	mov	r20, r24
    26ae:	8b 81       	ldd	r24, Y+3	; 0x03
    26b0:	28 2f       	mov	r18, r24
    26b2:	30 e0       	ldi	r19, 0x00	; 0
    26b4:	81 e0       	ldi	r24, 0x01	; 1
    26b6:	90 e0       	ldi	r25, 0x00	; 0
    26b8:	02 2e       	mov	r0, r18
    26ba:	02 c0       	rjmp	.+4      	; 0x26c0 <MDIO_TogglePinValue+0x82>
    26bc:	88 0f       	add	r24, r24
    26be:	99 1f       	adc	r25, r25
    26c0:	0a 94       	dec	r0
    26c2:	e2 f7       	brpl	.-8      	; 0x26bc <MDIO_TogglePinValue+0x7e>
    26c4:	84 27       	eor	r24, r20
    26c6:	8c 93       	st	X, r24
    26c8:	3f c0       	rjmp	.+126    	; 0x2748 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTB : TOG_BIT(PORTB, Copy_u8Pin); break;
    26ca:	a8 e3       	ldi	r26, 0x38	; 56
    26cc:	b0 e0       	ldi	r27, 0x00	; 0
    26ce:	e8 e3       	ldi	r30, 0x38	; 56
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	80 81       	ld	r24, Z
    26d4:	48 2f       	mov	r20, r24
    26d6:	8b 81       	ldd	r24, Y+3	; 0x03
    26d8:	28 2f       	mov	r18, r24
    26da:	30 e0       	ldi	r19, 0x00	; 0
    26dc:	81 e0       	ldi	r24, 0x01	; 1
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	02 2e       	mov	r0, r18
    26e2:	02 c0       	rjmp	.+4      	; 0x26e8 <MDIO_TogglePinValue+0xaa>
    26e4:	88 0f       	add	r24, r24
    26e6:	99 1f       	adc	r25, r25
    26e8:	0a 94       	dec	r0
    26ea:	e2 f7       	brpl	.-8      	; 0x26e4 <MDIO_TogglePinValue+0xa6>
    26ec:	84 27       	eor	r24, r20
    26ee:	8c 93       	st	X, r24
    26f0:	2b c0       	rjmp	.+86     	; 0x2748 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTC : TOG_BIT(PORTC, Copy_u8Pin); break;
    26f2:	a5 e3       	ldi	r26, 0x35	; 53
    26f4:	b0 e0       	ldi	r27, 0x00	; 0
    26f6:	e5 e3       	ldi	r30, 0x35	; 53
    26f8:	f0 e0       	ldi	r31, 0x00	; 0
    26fa:	80 81       	ld	r24, Z
    26fc:	48 2f       	mov	r20, r24
    26fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2700:	28 2f       	mov	r18, r24
    2702:	30 e0       	ldi	r19, 0x00	; 0
    2704:	81 e0       	ldi	r24, 0x01	; 1
    2706:	90 e0       	ldi	r25, 0x00	; 0
    2708:	02 2e       	mov	r0, r18
    270a:	02 c0       	rjmp	.+4      	; 0x2710 <MDIO_TogglePinValue+0xd2>
    270c:	88 0f       	add	r24, r24
    270e:	99 1f       	adc	r25, r25
    2710:	0a 94       	dec	r0
    2712:	e2 f7       	brpl	.-8      	; 0x270c <MDIO_TogglePinValue+0xce>
    2714:	84 27       	eor	r24, r20
    2716:	8c 93       	st	X, r24
    2718:	17 c0       	rjmp	.+46     	; 0x2748 <MDIO_TogglePinValue+0x10a>
			case DIO_u8PORTD : TOG_BIT(PORTD, Copy_u8Pin); break;
    271a:	a2 e3       	ldi	r26, 0x32	; 50
    271c:	b0 e0       	ldi	r27, 0x00	; 0
    271e:	e2 e3       	ldi	r30, 0x32	; 50
    2720:	f0 e0       	ldi	r31, 0x00	; 0
    2722:	80 81       	ld	r24, Z
    2724:	48 2f       	mov	r20, r24
    2726:	8b 81       	ldd	r24, Y+3	; 0x03
    2728:	28 2f       	mov	r18, r24
    272a:	30 e0       	ldi	r19, 0x00	; 0
    272c:	81 e0       	ldi	r24, 0x01	; 1
    272e:	90 e0       	ldi	r25, 0x00	; 0
    2730:	02 2e       	mov	r0, r18
    2732:	02 c0       	rjmp	.+4      	; 0x2738 <MDIO_TogglePinValue+0xfa>
    2734:	88 0f       	add	r24, r24
    2736:	99 1f       	adc	r25, r25
    2738:	0a 94       	dec	r0
    273a:	e2 f7       	brpl	.-8      	; 0x2734 <MDIO_TogglePinValue+0xf6>
    273c:	84 27       	eor	r24, r20
    273e:	8c 93       	st	X, r24
    2740:	03 c0       	rjmp	.+6      	; 0x2748 <MDIO_TogglePinValue+0x10a>
			default: Local_ErrorState = R_NOK; break;
    2742:	19 82       	std	Y+1, r1	; 0x01
    2744:	01 c0       	rjmp	.+2      	; 0x2748 <MDIO_TogglePinValue+0x10a>
		}
	}
	else
	{
		Local_ErrorState = R_NOK;
    2746:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_ErrorState;
    2748:	89 81       	ldd	r24, Y+1	; 0x01
}
    274a:	0f 90       	pop	r0
    274c:	0f 90       	pop	r0
    274e:	0f 90       	pop	r0
    2750:	0f 90       	pop	r0
    2752:	0f 90       	pop	r0
    2754:	cf 91       	pop	r28
    2756:	df 91       	pop	r29
    2758:	08 95       	ret

0000275a <MADC_voidInit>:
/**************************** Function Implementation **************************/
/*******************************************************************************/

/***************************** ADC Initialization ******************************/
void MADC_voidInit(void)
{
    275a:	df 93       	push	r29
    275c:	cf 93       	push	r28
    275e:	cd b7       	in	r28, 0x3d	; 61
    2760:	de b7       	in	r29, 0x3e	; 62
	/* 1. Select Voltage Reference */
	ADMUX &= ADC_VOLT_REF_SELEC_MASK;
    2762:	a7 e2       	ldi	r26, 0x27	; 39
    2764:	b0 e0       	ldi	r27, 0x00	; 0
    2766:	e7 e2       	ldi	r30, 0x27	; 39
    2768:	f0 e0       	ldi	r31, 0x00	; 0
    276a:	80 81       	ld	r24, Z
    276c:	8f 73       	andi	r24, 0x3F	; 63
    276e:	8c 93       	st	X, r24
	ADMUX |= ADC_VOLT_REF_SELEC;
    2770:	a7 e2       	ldi	r26, 0x27	; 39
    2772:	b0 e0       	ldi	r27, 0x00	; 0
    2774:	e7 e2       	ldi	r30, 0x27	; 39
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	80 81       	ld	r24, Z
    277a:	80 64       	ori	r24, 0x40	; 64
    277c:	8c 93       	st	X, r24
	/* 2. Select ADC Adjust */
	ADMUX &= ADC_Data_Register_MASK;
    277e:	a7 e2       	ldi	r26, 0x27	; 39
    2780:	b0 e0       	ldi	r27, 0x00	; 0
    2782:	e7 e2       	ldi	r30, 0x27	; 39
    2784:	f0 e0       	ldi	r31, 0x00	; 0
    2786:	80 81       	ld	r24, Z
    2788:	8f 7d       	andi	r24, 0xDF	; 223
    278a:	8c 93       	st	X, r24
	ADMUX |= ADC_Data_Register;
    278c:	a7 e2       	ldi	r26, 0x27	; 39
    278e:	b0 e0       	ldi	r27, 0x00	; 0
    2790:	e7 e2       	ldi	r30, 0x27	; 39
    2792:	f0 e0       	ldi	r31, 0x00	; 0
    2794:	80 81       	ld	r24, Z
    2796:	8c 93       	st	X, r24
	/* 3. Single Or Auto Trigger Conversion Mode */
	#if ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_ENABLE
	/* Enable Auto Trigger */
	SET_BIT(ADCSRA, ADCSRA_ADATE);
    2798:	a6 e2       	ldi	r26, 0x26	; 38
    279a:	b0 e0       	ldi	r27, 0x00	; 0
    279c:	e6 e2       	ldi	r30, 0x26	; 38
    279e:	f0 e0       	ldi	r31, 0x00	; 0
    27a0:	80 81       	ld	r24, Z
    27a2:	80 62       	ori	r24, 0x20	; 32
    27a4:	8c 93       	st	X, r24
	/* Select ADC Auto Trigger Source */
	SFIOR &= ADC_Auto_Trigger_Source_MASK;
    27a6:	a0 e5       	ldi	r26, 0x50	; 80
    27a8:	b0 e0       	ldi	r27, 0x00	; 0
    27aa:	e0 e5       	ldi	r30, 0x50	; 80
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	80 81       	ld	r24, Z
    27b0:	8f 71       	andi	r24, 0x1F	; 31
    27b2:	8c 93       	st	X, r24
	SFIOR |= ADC_Auto_Trigger_Source;
    27b4:	a0 e5       	ldi	r26, 0x50	; 80
    27b6:	b0 e0       	ldi	r27, 0x00	; 0
    27b8:	e0 e5       	ldi	r30, 0x50	; 80
    27ba:	f0 e0       	ldi	r31, 0x00	; 0
    27bc:	80 81       	ld	r24, Z
    27be:	8c 93       	st	X, r24
	#elif ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_DISABLE
	CLR_BIT(ADCSRA, ADCSRA_ADATE);
	#endif
	/* 4. Prescaler Selection*/
	ADCSRA &= ADC_PRESC_MASK;
    27c0:	a6 e2       	ldi	r26, 0x26	; 38
    27c2:	b0 e0       	ldi	r27, 0x00	; 0
    27c4:	e6 e2       	ldi	r30, 0x26	; 38
    27c6:	f0 e0       	ldi	r31, 0x00	; 0
    27c8:	80 81       	ld	r24, Z
    27ca:	88 7f       	andi	r24, 0xF8	; 248
    27cc:	8c 93       	st	X, r24
	ADCSRA |= ADC_PRESC_SELEC;
    27ce:	a6 e2       	ldi	r26, 0x26	; 38
    27d0:	b0 e0       	ldi	r27, 0x00	; 0
    27d2:	e6 e2       	ldi	r30, 0x26	; 38
    27d4:	f0 e0       	ldi	r31, 0x00	; 0
    27d6:	80 81       	ld	r24, Z
    27d8:	87 60       	ori	r24, 0x07	; 7
    27da:	8c 93       	st	X, r24
	/* 5. Enable ADC*/
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    27dc:	a6 e2       	ldi	r26, 0x26	; 38
    27de:	b0 e0       	ldi	r27, 0x00	; 0
    27e0:	e6 e2       	ldi	r30, 0x26	; 38
    27e2:	f0 e0       	ldi	r31, 0x00	; 0
    27e4:	80 81       	ld	r24, Z
    27e6:	80 68       	ori	r24, 0x80	; 128
    27e8:	8c 93       	st	X, r24
}
    27ea:	cf 91       	pop	r28
    27ec:	df 91       	pop	r29
    27ee:	08 95       	ret

000027f0 <MADC_StartConversionSynch>:
/*************************** End ADC Initialization ****************************/

/********************* ADC Start Conversion Synch ******************************/
error_state_t MADC_StartConversionSynch(Channel_t Copy_Channel, u16 *Copy_pu16Reading)
{
    27f0:	df 93       	push	r29
    27f2:	cf 93       	push	r28
    27f4:	cd b7       	in	r28, 0x3d	; 61
    27f6:	de b7       	in	r29, 0x3e	; 62
    27f8:	28 97       	sbiw	r28, 0x08	; 8
    27fa:	0f b6       	in	r0, 0x3f	; 63
    27fc:	f8 94       	cli
    27fe:	de bf       	out	0x3e, r29	; 62
    2800:	0f be       	out	0x3f, r0	; 63
    2802:	cd bf       	out	0x3d, r28	; 61
    2804:	8e 83       	std	Y+6, r24	; 0x06
    2806:	78 87       	std	Y+8, r23	; 0x08
    2808:	6f 83       	std	Y+7, r22	; 0x07
	error_state_t Local_ErrorState = R_OK;
    280a:	81 e0       	ldi	r24, 0x01	; 1
    280c:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32TimeOutCounter = 0;
    280e:	19 82       	std	Y+1, r1	; 0x01
    2810:	1a 82       	std	Y+2, r1	; 0x02
    2812:	1b 82       	std	Y+3, r1	; 0x03
    2814:	1c 82       	std	Y+4, r1	; 0x04
	
	if (ADC_u8BusyState == IDLE)
    2816:	80 91 c6 01 	lds	r24, 0x01C6
    281a:	88 23       	and	r24, r24
    281c:	09 f0       	breq	.+2      	; 0x2820 <MADC_StartConversionSynch+0x30>
    281e:	54 c0       	rjmp	.+168    	; 0x28c8 <MADC_StartConversionSynch+0xd8>
	{
		/* ADC Now Is Busy */
		ADC_u8BusyState = BUSY;
    2820:	81 e0       	ldi	r24, 0x01	; 1
    2822:	80 93 c6 01 	sts	0x01C6, r24
		/* Select Channel */
		ADMUX &= ADC_SELEC_CHANNEL_MASK; 	/* Clear the MUX bits in ADMUX register*/
    2826:	a7 e2       	ldi	r26, 0x27	; 39
    2828:	b0 e0       	ldi	r27, 0x00	; 0
    282a:	e7 e2       	ldi	r30, 0x27	; 39
    282c:	f0 e0       	ldi	r31, 0x00	; 0
    282e:	80 81       	ld	r24, Z
    2830:	80 7e       	andi	r24, 0xE0	; 224
    2832:	8c 93       	st	X, r24
		ADMUX |= Copy_Channel;              /*Set the required channel into the MUX bits*/
    2834:	a7 e2       	ldi	r26, 0x27	; 39
    2836:	b0 e0       	ldi	r27, 0x00	; 0
    2838:	e7 e2       	ldi	r30, 0x27	; 39
    283a:	f0 e0       	ldi	r31, 0x00	; 0
    283c:	90 81       	ld	r25, Z
    283e:	8e 81       	ldd	r24, Y+6	; 0x06
    2840:	89 2b       	or	r24, r25
    2842:	8c 93       	st	X, r24
    2844:	0b c0       	rjmp	.+22     	; 0x285c <MADC_StartConversionSynch+0x6c>

		 /* Polling (Busy Wait) until the conversion complete flag is set 
		   or counter reaching TimeOut value */
		 while ((GET_BIT(ADCSRA, ADCSRA_ADIF) == 0) && ( Local_u32TimeOutCounter != ADC_u32TIMEOUT))
		 {
			 Local_u32TimeOutCounter ++;
    2846:	89 81       	ldd	r24, Y+1	; 0x01
    2848:	9a 81       	ldd	r25, Y+2	; 0x02
    284a:	ab 81       	ldd	r26, Y+3	; 0x03
    284c:	bc 81       	ldd	r27, Y+4	; 0x04
    284e:	01 96       	adiw	r24, 0x01	; 1
    2850:	a1 1d       	adc	r26, r1
    2852:	b1 1d       	adc	r27, r1
    2854:	89 83       	std	Y+1, r24	; 0x01
    2856:	9a 83       	std	Y+2, r25	; 0x02
    2858:	ab 83       	std	Y+3, r26	; 0x03
    285a:	bc 83       	std	Y+4, r27	; 0x04
		SET_BIT(ADCSRA, ADCSRA_ADSC);
		#endif

		 /* Polling (Busy Wait) until the conversion complete flag is set 
		   or counter reaching TimeOut value */
		 while ((GET_BIT(ADCSRA, ADCSRA_ADIF) == 0) && ( Local_u32TimeOutCounter != ADC_u32TIMEOUT))
    285c:	e6 e2       	ldi	r30, 0x26	; 38
    285e:	f0 e0       	ldi	r31, 0x00	; 0
    2860:	80 81       	ld	r24, Z
    2862:	82 95       	swap	r24
    2864:	8f 70       	andi	r24, 0x0F	; 15
    2866:	88 2f       	mov	r24, r24
    2868:	90 e0       	ldi	r25, 0x00	; 0
    286a:	81 70       	andi	r24, 0x01	; 1
    286c:	90 70       	andi	r25, 0x00	; 0
    286e:	00 97       	sbiw	r24, 0x00	; 0
    2870:	61 f4       	brne	.+24     	; 0x288a <MADC_StartConversionSynch+0x9a>
    2872:	89 81       	ldd	r24, Y+1	; 0x01
    2874:	9a 81       	ldd	r25, Y+2	; 0x02
    2876:	ab 81       	ldd	r26, Y+3	; 0x03
    2878:	bc 81       	ldd	r27, Y+4	; 0x04
    287a:	80 35       	cpi	r24, 0x50	; 80
    287c:	23 ec       	ldi	r18, 0xC3	; 195
    287e:	92 07       	cpc	r25, r18
    2880:	20 e0       	ldi	r18, 0x00	; 0
    2882:	a2 07       	cpc	r26, r18
    2884:	20 e0       	ldi	r18, 0x00	; 0
    2886:	b2 07       	cpc	r27, r18
    2888:	f1 f6       	brne	.-68     	; 0x2846 <MADC_StartConversionSynch+0x56>
		 {
			 Local_u32TimeOutCounter ++;
		 } 
		 if (GET_BIT(ADCSRA, ADCSRA_ADIF) == 1)
    288a:	e6 e2       	ldi	r30, 0x26	; 38
    288c:	f0 e0       	ldi	r31, 0x00	; 0
    288e:	80 81       	ld	r24, Z
    2890:	82 95       	swap	r24
    2892:	8f 70       	andi	r24, 0x0F	; 15
    2894:	88 2f       	mov	r24, r24
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	81 70       	andi	r24, 0x01	; 1
    289a:	90 70       	andi	r25, 0x00	; 0
    289c:	88 23       	and	r24, r24
    289e:	81 f0       	breq	.+32     	; 0x28c0 <MADC_StartConversionSynch+0xd0>
		 {
			 /* Loop is broken because flag is raised */
			 /* Clear conversion complete Flag */
			 SET_BIT(ADCSRA, ADCSRA_ADIF);
    28a0:	a6 e2       	ldi	r26, 0x26	; 38
    28a2:	b0 e0       	ldi	r27, 0x00	; 0
    28a4:	e6 e2       	ldi	r30, 0x26	; 38
    28a6:	f0 e0       	ldi	r31, 0x00	; 0
    28a8:	80 81       	ld	r24, Z
    28aa:	80 61       	ori	r24, 0x10	; 16
    28ac:	8c 93       	st	X, r24
			 
			 /* Return Value Of Conversion */
			 *Copy_pu16Reading = ADC;
    28ae:	e4 e2       	ldi	r30, 0x24	; 36
    28b0:	f0 e0       	ldi	r31, 0x00	; 0
    28b2:	80 81       	ld	r24, Z
    28b4:	91 81       	ldd	r25, Z+1	; 0x01
    28b6:	ef 81       	ldd	r30, Y+7	; 0x07
    28b8:	f8 85       	ldd	r31, Y+8	; 0x08
    28ba:	91 83       	std	Z+1, r25	; 0x01
    28bc:	80 83       	st	Z, r24
    28be:	01 c0       	rjmp	.+2      	; 0x28c2 <MADC_StartConversionSynch+0xd2>
			 
		 } 
		 else
		 {
			 /* Loop is broken because the time out is reached */
			 Local_ErrorState = R_NOK; 
    28c0:	1d 82       	std	Y+5, r1	; 0x05
		 }
		ADC_u8BusyState = IDLE;
    28c2:	10 92 c6 01 	sts	0x01C6, r1
    28c6:	02 c0       	rjmp	.+4      	; 0x28cc <MADC_StartConversionSynch+0xdc>
	}
	else
	{
		Local_ErrorState = BUSY_FUNC;
    28c8:	87 e0       	ldi	r24, 0x07	; 7
    28ca:	8d 83       	std	Y+5, r24	; 0x05
	}
	
	return Local_ErrorState;
    28cc:	8d 81       	ldd	r24, Y+5	; 0x05
}
    28ce:	28 96       	adiw	r28, 0x08	; 8
    28d0:	0f b6       	in	r0, 0x3f	; 63
    28d2:	f8 94       	cli
    28d4:	de bf       	out	0x3e, r29	; 62
    28d6:	0f be       	out	0x3f, r0	; 63
    28d8:	cd bf       	out	0x3d, r28	; 61
    28da:	cf 91       	pop	r28
    28dc:	df 91       	pop	r29
    28de:	08 95       	ret

000028e0 <MADC_StartConversionAsynch>:
/******************** End ADC Start Conversion Synch ***************************/

/************************* ADC Start Conversion Asynch *************************/
error_state_t MADC_StartConversionAsynch(Channel_t Copy_Channel, u16 *Copy_pu16Reading, void(*Copy_pvNotificationFunc)(void))
{
    28e0:	df 93       	push	r29
    28e2:	cf 93       	push	r28
    28e4:	00 d0       	rcall	.+0      	; 0x28e6 <MADC_StartConversionAsynch+0x6>
    28e6:	00 d0       	rcall	.+0      	; 0x28e8 <MADC_StartConversionAsynch+0x8>
    28e8:	00 d0       	rcall	.+0      	; 0x28ea <MADC_StartConversionAsynch+0xa>
    28ea:	cd b7       	in	r28, 0x3d	; 61
    28ec:	de b7       	in	r29, 0x3e	; 62
    28ee:	8a 83       	std	Y+2, r24	; 0x02
    28f0:	7c 83       	std	Y+4, r23	; 0x04
    28f2:	6b 83       	std	Y+3, r22	; 0x03
    28f4:	5e 83       	std	Y+6, r21	; 0x06
    28f6:	4d 83       	std	Y+5, r20	; 0x05
	error_state_t Local_ErrorState = R_OK;
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	89 83       	std	Y+1, r24	; 0x01
	if(ADC_u8BusyState == IDLE)
    28fc:	80 91 c6 01 	lds	r24, 0x01C6
    2900:	88 23       	and	r24, r24
    2902:	51 f5       	brne	.+84     	; 0x2958 <MADC_StartConversionAsynch+0x78>
	{
		/* make ADC BUSY in order not  work until being idle  */
		ADC_u8BusyState = BUSY;
    2904:	81 e0       	ldi	r24, 0x01	; 1
    2906:	80 93 c6 01 	sts	0x01C6, r24
		
		/* Make ISR source single channel Asynchronous */
		ADC_u8ISRSourse = SINGLE_CHANNEL_ASYNCH;
    290a:	10 92 d1 01 	sts	0x01D1, r1
		
		/* Initialize the reading variable globally */
		ADC_pu16Reading = Copy_pu16Reading;
    290e:	8b 81       	ldd	r24, Y+3	; 0x03
    2910:	9c 81       	ldd	r25, Y+4	; 0x04
    2912:	90 93 ca 01 	sts	0x01CA, r25
    2916:	80 93 c9 01 	sts	0x01C9, r24
		
		/* Initialize The Callback Notification Function Globally*/
		ADC_pvCallBackNotificationFunc = Copy_pvNotificationFunc;
    291a:	8d 81       	ldd	r24, Y+5	; 0x05
    291c:	9e 81       	ldd	r25, Y+6	; 0x06
    291e:	90 93 c8 01 	sts	0x01C8, r25
    2922:	80 93 c7 01 	sts	0x01C7, r24
		
		/* Select Channel */
		ADMUX &= ADC_SELEC_CHANNEL_MASK; 	/* Clear the MUX bits in ADMUX register*/
    2926:	a7 e2       	ldi	r26, 0x27	; 39
    2928:	b0 e0       	ldi	r27, 0x00	; 0
    292a:	e7 e2       	ldi	r30, 0x27	; 39
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	80 81       	ld	r24, Z
    2930:	80 7e       	andi	r24, 0xE0	; 224
    2932:	8c 93       	st	X, r24
		ADMUX |= Copy_Channel;              /*Set the required channel into the MUX bits*/
    2934:	a7 e2       	ldi	r26, 0x27	; 39
    2936:	b0 e0       	ldi	r27, 0x00	; 0
    2938:	e7 e2       	ldi	r30, 0x27	; 39
    293a:	f0 e0       	ldi	r31, 0x00	; 0
    293c:	90 81       	ld	r25, Z
    293e:	8a 81       	ldd	r24, Y+2	; 0x02
    2940:	89 2b       	or	r24, r25
    2942:	8c 93       	st	X, r24
		#if ADC_AUTO_TRIGGER_MODE == AUTO_TRIGGER_DISABLE 
		/* Start Conversion */
		SET_BIT(ADCSRA, ADCSRA_ADSC);
		#endif		
			
		SET_BIT(ADCSRA, ADCSRA_ADSC);
    2944:	a6 e2       	ldi	r26, 0x26	; 38
    2946:	b0 e0       	ldi	r27, 0x00	; 0
    2948:	e6 e2       	ldi	r30, 0x26	; 38
    294a:	f0 e0       	ldi	r31, 0x00	; 0
    294c:	80 81       	ld	r24, Z
    294e:	80 64       	ori	r24, 0x40	; 64
    2950:	8c 93       	st	X, r24

		/* Enable INT */
		MADC_voidInterruptEnable();
    2952:	0e 94 19 15 	call	0x2a32	; 0x2a32 <MADC_voidInterruptEnable>
    2956:	02 c0       	rjmp	.+4      	; 0x295c <MADC_StartConversionAsynch+0x7c>

	}
	else
	{
		Local_ErrorState = BUSY_FUNC;
    2958:	87 e0       	ldi	r24, 0x07	; 7
    295a:	89 83       	std	Y+1, r24	; 0x01
	}
	
	
	
	return Local_ErrorState;
    295c:	89 81       	ldd	r24, Y+1	; 0x01
}
    295e:	26 96       	adiw	r28, 0x06	; 6
    2960:	0f b6       	in	r0, 0x3f	; 63
    2962:	f8 94       	cli
    2964:	de bf       	out	0x3e, r29	; 62
    2966:	0f be       	out	0x3f, r0	; 63
    2968:	cd bf       	out	0x3d, r28	; 61
    296a:	cf 91       	pop	r28
    296c:	df 91       	pop	r29
    296e:	08 95       	ret

00002970 <MADC_StartChainConversionAsynch>:
/*********************** End ADC Start Conversion Asynch ***********************/

/********************** ADC Start Chain Conversion Asynch***********************/
error_state_t MADC_StartChainConversionAsynch(Chain_t *Copy_Chain)
{
    2970:	df 93       	push	r29
    2972:	cf 93       	push	r28
    2974:	00 d0       	rcall	.+0      	; 0x2976 <MADC_StartChainConversionAsynch+0x6>
    2976:	0f 92       	push	r0
    2978:	cd b7       	in	r28, 0x3d	; 61
    297a:	de b7       	in	r29, 0x3e	; 62
    297c:	9b 83       	std	Y+3, r25	; 0x03
    297e:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    2980:	81 e0       	ldi	r24, 0x01	; 1
    2982:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_Chain == NULL)
    2984:	8a 81       	ldd	r24, Y+2	; 0x02
    2986:	9b 81       	ldd	r25, Y+3	; 0x03
    2988:	00 97       	sbiw	r24, 0x00	; 0
    298a:	19 f4       	brne	.+6      	; 0x2992 <MADC_StartChainConversionAsynch+0x22>
	{
		Local_ErrorState = NULL_POINTER;
    298c:	86 e0       	ldi	r24, 0x06	; 6
    298e:	89 83       	std	Y+1, r24	; 0x01
    2990:	49 c0       	rjmp	.+146    	; 0x2a24 <MADC_StartChainConversionAsynch+0xb4>
	} 
	else
	{
		if(ADC_u8BusyState == IDLE)
    2992:	80 91 c6 01 	lds	r24, 0x01C6
    2996:	88 23       	and	r24, r24
    2998:	09 f0       	breq	.+2      	; 0x299c <MADC_StartChainConversionAsynch+0x2c>
    299a:	42 c0       	rjmp	.+132    	; 0x2a20 <MADC_StartChainConversionAsynch+0xb0>
		{
			/* make ADC BUSY in order not  work until being idle  */
			ADC_u8BusyState = BUSY;
    299c:	81 e0       	ldi	r24, 0x01	; 1
    299e:	80 93 c6 01 	sts	0x01C6, r24
			
			/* Make ISR source Chain channel Asynchronous */
			ADC_u8ISRSourse = CHAIN_ASYNCH;
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	80 93 d1 01 	sts	0x01D1, r24
			
			/* initialize Chain Channel array globally  */
			ADC_pu8ChainChannelArr = Copy_Chain->ADC_Channels;
    29a8:	ea 81       	ldd	r30, Y+2	; 0x02
    29aa:	fb 81       	ldd	r31, Y+3	; 0x03
    29ac:	82 81       	ldd	r24, Z+2	; 0x02
    29ae:	93 81       	ldd	r25, Z+3	; 0x03
    29b0:	90 93 ce 01 	sts	0x01CE, r25
    29b4:	80 93 cd 01 	sts	0x01CD, r24
			
			/* Initialize the reading variable globally */
			ADC_pu16ChainResultArr = Copy_Chain->Reading;
    29b8:	ea 81       	ldd	r30, Y+2	; 0x02
    29ba:	fb 81       	ldd	r31, Y+3	; 0x03
    29bc:	80 81       	ld	r24, Z
    29be:	91 81       	ldd	r25, Z+1	; 0x01
    29c0:	90 93 cc 01 	sts	0x01CC, r25
    29c4:	80 93 cb 01 	sts	0x01CB, r24
			
			/* initialize Chain Size globally */
			ADC_u8ChainSize = Copy_Chain->Size;
    29c8:	ea 81       	ldd	r30, Y+2	; 0x02
    29ca:	fb 81       	ldd	r31, Y+3	; 0x03
    29cc:	84 81       	ldd	r24, Z+4	; 0x04
    29ce:	80 93 cf 01 	sts	0x01CF, r24

			/* Initialize The Callback Notification Function Globally*/
			ADC_pvCallBackNotificationFunc = Copy_Chain->ADC_pvNotificationFunc;
    29d2:	ea 81       	ldd	r30, Y+2	; 0x02
    29d4:	fb 81       	ldd	r31, Y+3	; 0x03
    29d6:	85 81       	ldd	r24, Z+5	; 0x05
    29d8:	96 81       	ldd	r25, Z+6	; 0x06
    29da:	90 93 c8 01 	sts	0x01C8, r25
    29de:	80 93 c7 01 	sts	0x01C7, r24
			
			/* Initialize current conversion Index*/
			ADC_u8ChainConversionIndex = 0;
    29e2:	10 92 d0 01 	sts	0x01D0, r1
			
			/* Select Channel */
			ADMUX &= ADC_SELEC_CHANNEL_MASK; 	   /* Clear the MUX bits in ADMUX register*/
    29e6:	a7 e2       	ldi	r26, 0x27	; 39
    29e8:	b0 e0       	ldi	r27, 0x00	; 0
    29ea:	e7 e2       	ldi	r30, 0x27	; 39
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 81       	ld	r24, Z
    29f0:	80 7e       	andi	r24, 0xE0	; 224
    29f2:	8c 93       	st	X, r24
			ADMUX |= Copy_Chain->ADC_Channels[ADC_u8ChainConversionIndex];  /*Set the required channel into the MUX bits*/
    29f4:	a7 e2       	ldi	r26, 0x27	; 39
    29f6:	b0 e0       	ldi	r27, 0x00	; 0
    29f8:	e7 e2       	ldi	r30, 0x27	; 39
    29fa:	f0 e0       	ldi	r31, 0x00	; 0
    29fc:	40 81       	ld	r20, Z
    29fe:	ea 81       	ldd	r30, Y+2	; 0x02
    2a00:	fb 81       	ldd	r31, Y+3	; 0x03
    2a02:	22 81       	ldd	r18, Z+2	; 0x02
    2a04:	33 81       	ldd	r19, Z+3	; 0x03
    2a06:	80 91 d0 01 	lds	r24, 0x01D0
    2a0a:	88 2f       	mov	r24, r24
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	f9 01       	movw	r30, r18
    2a10:	e8 0f       	add	r30, r24
    2a12:	f9 1f       	adc	r31, r25
    2a14:	80 81       	ld	r24, Z
    2a16:	84 2b       	or	r24, r20
    2a18:	8c 93       	st	X, r24
			/* Start Conversion */
			SET_BIT(ADCSRA, ADCSRA_ADSC);
			#endif

			/* Enable INT */
			MADC_voidInterruptEnable();
    2a1a:	0e 94 19 15 	call	0x2a32	; 0x2a32 <MADC_voidInterruptEnable>
    2a1e:	02 c0       	rjmp	.+4      	; 0x2a24 <MADC_StartChainConversionAsynch+0xb4>
		}
		else
		{
			Local_ErrorState = BUSY_FUNC;
    2a20:	87 e0       	ldi	r24, 0x07	; 7
    2a22:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_ErrorState;
    2a24:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a26:	0f 90       	pop	r0
    2a28:	0f 90       	pop	r0
    2a2a:	0f 90       	pop	r0
    2a2c:	cf 91       	pop	r28
    2a2e:	df 91       	pop	r29
    2a30:	08 95       	ret

00002a32 <MADC_voidInterruptEnable>:
/******************* End ADC Start Chain Conversion Asynch *********************/

/***************************** ADC Interrupt Enable ****************************/
void MADC_voidInterruptEnable(void)
{
    2a32:	df 93       	push	r29
    2a34:	cf 93       	push	r28
    2a36:	cd b7       	in	r28, 0x3d	; 61
    2a38:	de b7       	in	r29, 0x3e	; 62
	/* Enable INT for ADC  */
	SET_BIT(ADCSRA,ADCSRA_ADIE);
    2a3a:	a6 e2       	ldi	r26, 0x26	; 38
    2a3c:	b0 e0       	ldi	r27, 0x00	; 0
    2a3e:	e6 e2       	ldi	r30, 0x26	; 38
    2a40:	f0 e0       	ldi	r31, 0x00	; 0
    2a42:	80 81       	ld	r24, Z
    2a44:	88 60       	ori	r24, 0x08	; 8
    2a46:	8c 93       	st	X, r24
}
    2a48:	cf 91       	pop	r28
    2a4a:	df 91       	pop	r29
    2a4c:	08 95       	ret

00002a4e <MADC_voidInterruptDisable>:
/************************* End ADC Interrupt Enable ****************************/

/***************************** ADC Interrupt Disable ***************************/
void MADC_voidInterruptDisable(void)
{
    2a4e:	df 93       	push	r29
    2a50:	cf 93       	push	r28
    2a52:	cd b7       	in	r28, 0x3d	; 61
    2a54:	de b7       	in	r29, 0x3e	; 62
	/* Disable INT for ADC  */
	CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2a56:	a6 e2       	ldi	r26, 0x26	; 38
    2a58:	b0 e0       	ldi	r27, 0x00	; 0
    2a5a:	e6 e2       	ldi	r30, 0x26	; 38
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	80 81       	ld	r24, Z
    2a60:	87 7f       	andi	r24, 0xF7	; 247
    2a62:	8c 93       	st	X, r24
}
    2a64:	cf 91       	pop	r28
    2a66:	df 91       	pop	r29
    2a68:	08 95       	ret

00002a6a <__vector_16>:



/************** ISR ***************/
ISR_(ADC_VECTOR)
{
    2a6a:	1f 92       	push	r1
    2a6c:	0f 92       	push	r0
    2a6e:	0f b6       	in	r0, 0x3f	; 63
    2a70:	0f 92       	push	r0
    2a72:	11 24       	eor	r1, r1
    2a74:	2f 93       	push	r18
    2a76:	3f 93       	push	r19
    2a78:	4f 93       	push	r20
    2a7a:	5f 93       	push	r21
    2a7c:	6f 93       	push	r22
    2a7e:	7f 93       	push	r23
    2a80:	8f 93       	push	r24
    2a82:	9f 93       	push	r25
    2a84:	af 93       	push	r26
    2a86:	bf 93       	push	r27
    2a88:	ef 93       	push	r30
    2a8a:	ff 93       	push	r31
    2a8c:	df 93       	push	r29
    2a8e:	cf 93       	push	r28
    2a90:	cd b7       	in	r28, 0x3d	; 61
    2a92:	de b7       	in	r29, 0x3e	; 62
	if (ADC_u8ISRSourse == SINGLE_CHANNEL_ASYNCH)
    2a94:	80 91 d1 01 	lds	r24, 0x01D1
    2a98:	88 23       	and	r24, r24
    2a9a:	91 f4       	brne	.+36     	; 0x2ac0 <__vector_16+0x56>
	{		
		/* Read ADC Result */
		*ADC_pu16Reading = ADC;
    2a9c:	a0 91 c9 01 	lds	r26, 0x01C9
    2aa0:	b0 91 ca 01 	lds	r27, 0x01CA
    2aa4:	e4 e2       	ldi	r30, 0x24	; 36
    2aa6:	f0 e0       	ldi	r31, 0x00	; 0
    2aa8:	80 81       	ld	r24, Z
    2aaa:	91 81       	ldd	r25, Z+1	; 0x01
    2aac:	8d 93       	st	X+, r24
    2aae:	9c 93       	st	X, r25
		/* Make ADC state be IDLE because it finished*/
		ADC_u8BusyState = IDLE;
    2ab0:	10 92 c6 01 	sts	0x01C6, r1
		/* Invoke the callback notification function */
		ADC_pvCallBackNotificationFunc();
    2ab4:	e0 91 c7 01 	lds	r30, 0x01C7
    2ab8:	f0 91 c8 01 	lds	r31, 0x01C8
    2abc:	09 95       	icall
    2abe:	4f c0       	rjmp	.+158    	; 0x2b5e <__vector_16+0xf4>
		/* Disable ADC Conversion complete interrupt */
		//MADC_voidInterruptDisable();
		
	} 
	else if (ADC_u8ISRSourse == CHAIN_ASYNCH)
    2ac0:	80 91 d1 01 	lds	r24, 0x01D1
    2ac4:	81 30       	cpi	r24, 0x01	; 1
    2ac6:	09 f0       	breq	.+2      	; 0x2aca <__vector_16+0x60>
    2ac8:	4a c0       	rjmp	.+148    	; 0x2b5e <__vector_16+0xf4>
	{
		/* Read ADC Result */
		 ADC_pu16Reading[ADC_u8ChainConversionIndex] = ADC;
    2aca:	20 91 c9 01 	lds	r18, 0x01C9
    2ace:	30 91 ca 01 	lds	r19, 0x01CA
    2ad2:	80 91 d0 01 	lds	r24, 0x01D0
    2ad6:	88 2f       	mov	r24, r24
    2ad8:	90 e0       	ldi	r25, 0x00	; 0
    2ada:	88 0f       	add	r24, r24
    2adc:	99 1f       	adc	r25, r25
    2ade:	d9 01       	movw	r26, r18
    2ae0:	a8 0f       	add	r26, r24
    2ae2:	b9 1f       	adc	r27, r25
    2ae4:	e4 e2       	ldi	r30, 0x24	; 36
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	91 81       	ldd	r25, Z+1	; 0x01
    2aec:	11 96       	adiw	r26, 0x01	; 1
    2aee:	9c 93       	st	X, r25
    2af0:	8e 93       	st	-X, r24
		 /* Increment ADC Chain Conversion Index */
		 ADC_u8ChainConversionIndex ++;
    2af2:	80 91 d0 01 	lds	r24, 0x01D0
    2af6:	8f 5f       	subi	r24, 0xFF	; 255
    2af8:	80 93 d0 01 	sts	0x01D0, r24
		
		/* check chain is finished or not */
		if (ADC_u8ChainConversionIndex == ADC_u8ChainSize)
    2afc:	90 91 d0 01 	lds	r25, 0x01D0
    2b00:	80 91 cf 01 	lds	r24, 0x01CF
    2b04:	98 17       	cp	r25, r24
    2b06:	51 f4       	brne	.+20     	; 0x2b1c <__vector_16+0xb2>
		{
			/* Make ADC state be IDLE because it finished*/
			ADC_u8BusyState = IDLE;
    2b08:	10 92 c6 01 	sts	0x01C6, r1
			
			/* Invoke the callback notification function */
			ADC_pvCallBackNotificationFunc();
    2b0c:	e0 91 c7 01 	lds	r30, 0x01C7
    2b10:	f0 91 c8 01 	lds	r31, 0x01C8
    2b14:	09 95       	icall
			
			/* Disable ADC Conversion complete interrupt */
			MADC_voidInterruptDisable();
    2b16:	0e 94 27 15 	call	0x2a4e	; 0x2a4e <MADC_voidInterruptDisable>
    2b1a:	21 c0       	rjmp	.+66     	; 0x2b5e <__vector_16+0xf4>
		} 
		else
		{
			/* Select Channel*/
			ADMUX &= ADC_SELEC_CHANNEL_MASK; 	                          /* Clear the MUX bits in ADMUX register*/
    2b1c:	a7 e2       	ldi	r26, 0x27	; 39
    2b1e:	b0 e0       	ldi	r27, 0x00	; 0
    2b20:	e7 e2       	ldi	r30, 0x27	; 39
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	80 81       	ld	r24, Z
    2b26:	80 7e       	andi	r24, 0xE0	; 224
    2b28:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannelArr[ADC_u8ChainConversionIndex];  /*Set the required channel into the MUX bits*/
    2b2a:	a7 e2       	ldi	r26, 0x27	; 39
    2b2c:	b0 e0       	ldi	r27, 0x00	; 0
    2b2e:	e7 e2       	ldi	r30, 0x27	; 39
    2b30:	f0 e0       	ldi	r31, 0x00	; 0
    2b32:	40 81       	ld	r20, Z
    2b34:	20 91 cd 01 	lds	r18, 0x01CD
    2b38:	30 91 ce 01 	lds	r19, 0x01CE
    2b3c:	80 91 d0 01 	lds	r24, 0x01D0
    2b40:	88 2f       	mov	r24, r24
    2b42:	90 e0       	ldi	r25, 0x00	; 0
    2b44:	f9 01       	movw	r30, r18
    2b46:	e8 0f       	add	r30, r24
    2b48:	f9 1f       	adc	r31, r25
    2b4a:	80 81       	ld	r24, Z
    2b4c:	84 2b       	or	r24, r20
    2b4e:	8c 93       	st	X, r24
			
			/* Start Conversion */
			SET_BIT(ADCSRA, ADCSRA_ADSC);
    2b50:	a6 e2       	ldi	r26, 0x26	; 38
    2b52:	b0 e0       	ldi	r27, 0x00	; 0
    2b54:	e6 e2       	ldi	r30, 0x26	; 38
    2b56:	f0 e0       	ldi	r31, 0x00	; 0
    2b58:	80 81       	ld	r24, Z
    2b5a:	80 64       	ori	r24, 0x40	; 64
    2b5c:	8c 93       	st	X, r24
		}
		
		
	}
	
}
    2b5e:	cf 91       	pop	r28
    2b60:	df 91       	pop	r29
    2b62:	ff 91       	pop	r31
    2b64:	ef 91       	pop	r30
    2b66:	bf 91       	pop	r27
    2b68:	af 91       	pop	r26
    2b6a:	9f 91       	pop	r25
    2b6c:	8f 91       	pop	r24
    2b6e:	7f 91       	pop	r23
    2b70:	6f 91       	pop	r22
    2b72:	5f 91       	pop	r21
    2b74:	4f 91       	pop	r20
    2b76:	3f 91       	pop	r19
    2b78:	2f 91       	pop	r18
    2b7a:	0f 90       	pop	r0
    2b7c:	0f be       	out	0x3f, r0	; 63
    2b7e:	0f 90       	pop	r0
    2b80:	1f 90       	pop	r1
    2b82:	18 95       	reti

00002b84 <HSSD_Init>:
#include "../HSSD/HSSD_interface.h"
#include "../HSSD/HSSD_config.h"
#include "../HSSD/HSSD_private.h"

error_state_t HSSD_Init(void)
{
    2b84:	df 93       	push	r29
    2b86:	cf 93       	push	r28
    2b88:	0f 92       	push	r0
    2b8a:	cd b7       	in	r28, 0x3d	; 61
    2b8c:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = R_OK;
    2b8e:	81 e0       	ldi	r24, 0x01	; 1
    2b90:	89 83       	std	Y+1, r24	; 0x01

	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_A, DIO_u8PIN_OUTPUT);
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	60 e0       	ldi	r22, 0x00	; 0
    2b96:	41 e0       	ldi	r20, 0x01	; 1
    2b98:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_B, DIO_u8PIN_OUTPUT);
    2b9c:	81 e0       	ldi	r24, 0x01	; 1
    2b9e:	61 e0       	ldi	r22, 0x01	; 1
    2ba0:	41 e0       	ldi	r20, 0x01	; 1
    2ba2:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_C, DIO_u8PIN_OUTPUT);
    2ba6:	81 e0       	ldi	r24, 0x01	; 1
    2ba8:	62 e0       	ldi	r22, 0x02	; 2
    2baa:	41 e0       	ldi	r20, 0x01	; 1
    2bac:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_DATA_PORT,DATA_PIN_D, DIO_u8PIN_OUTPUT);
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	64 e0       	ldi	r22, 0x04	; 4
    2bb4:	41 e0       	ldi	r20, 0x01	; 1
    2bb6:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>

	MDIO_SetPinDirection(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_OUTPUT);
    2bba:	80 e0       	ldi	r24, 0x00	; 0
    2bbc:	63 e0       	ldi	r22, 0x03	; 3
    2bbe:	41 e0       	ldi	r20, 0x01	; 1
    2bc0:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_OUTPUT);
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	62 e0       	ldi	r22, 0x02	; 2
    2bc8:	41 e0       	ldi	r20, 0x01	; 1
    2bca:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_OUTPUT);
    2bce:	81 e0       	ldi	r24, 0x01	; 1
    2bd0:	65 e0       	ldi	r22, 0x05	; 5
    2bd2:	41 e0       	ldi	r20, 0x01	; 1
    2bd4:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_OUTPUT);
    2bd8:	81 e0       	ldi	r24, 0x01	; 1
    2bda:	66 e0       	ldi	r22, 0x06	; 6
    2bdc:	41 e0       	ldi	r20, 0x01	; 1
    2bde:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>


	return Local_ErrorState;
    2be2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2be4:	0f 90       	pop	r0
    2be6:	cf 91       	pop	r28
    2be8:	df 91       	pop	r29
    2bea:	08 95       	ret

00002bec <HSSD_WriteData>:
error_state_t HSSD_WriteData(u8 Copy_u8Num)
{
    2bec:	df 93       	push	r29
    2bee:	cf 93       	push	r28
    2bf0:	00 d0       	rcall	.+0      	; 0x2bf2 <HSSD_WriteData+0x6>
    2bf2:	cd b7       	in	r28, 0x3d	; 61
    2bf4:	de b7       	in	r29, 0x3e	; 62
    2bf6:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    2bf8:	81 e0       	ldi	r24, 0x01	; 1
    2bfa:	89 83       	std	Y+1, r24	; 0x01

	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_A,GET_BIT(Copy_u8Num,PIN_0));
    2bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2bfe:	98 2f       	mov	r25, r24
    2c00:	91 70       	andi	r25, 0x01	; 1
    2c02:	81 e0       	ldi	r24, 0x01	; 1
    2c04:	60 e0       	ldi	r22, 0x00	; 0
    2c06:	49 2f       	mov	r20, r25
    2c08:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_B,GET_BIT(Copy_u8Num,PIN_1));
    2c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c0e:	86 95       	lsr	r24
    2c10:	98 2f       	mov	r25, r24
    2c12:	91 70       	andi	r25, 0x01	; 1
    2c14:	81 e0       	ldi	r24, 0x01	; 1
    2c16:	61 e0       	ldi	r22, 0x01	; 1
    2c18:	49 2f       	mov	r20, r25
    2c1a:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_C,GET_BIT(Copy_u8Num,PIN_2));
    2c1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c20:	86 95       	lsr	r24
    2c22:	86 95       	lsr	r24
    2c24:	98 2f       	mov	r25, r24
    2c26:	91 70       	andi	r25, 0x01	; 1
    2c28:	81 e0       	ldi	r24, 0x01	; 1
    2c2a:	62 e0       	ldi	r22, 0x02	; 2
    2c2c:	49 2f       	mov	r20, r25
    2c2e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(SSD_DATA_PORT,DATA_PIN_D,GET_BIT(Copy_u8Num,PIN_3));
    2c32:	8a 81       	ldd	r24, Y+2	; 0x02
    2c34:	86 95       	lsr	r24
    2c36:	86 95       	lsr	r24
    2c38:	86 95       	lsr	r24
    2c3a:	98 2f       	mov	r25, r24
    2c3c:	91 70       	andi	r25, 0x01	; 1
    2c3e:	81 e0       	ldi	r24, 0x01	; 1
    2c40:	64 e0       	ldi	r22, 0x04	; 4
    2c42:	49 2f       	mov	r20, r25
    2c44:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

	return Local_ErrorState;
    2c48:	89 81       	ldd	r24, Y+1	; 0x01

}
    2c4a:	0f 90       	pop	r0
    2c4c:	0f 90       	pop	r0
    2c4e:	cf 91       	pop	r28
    2c50:	df 91       	pop	r29
    2c52:	08 95       	ret

00002c54 <HSSD_DisplayBlink>:

error_state_t HSSD_DisplayBlink(u32 Copy_u8Num)
{
    2c54:	0f 93       	push	r16
    2c56:	1f 93       	push	r17
    2c58:	df 93       	push	r29
    2c5a:	cf 93       	push	r28
    2c5c:	cd b7       	in	r28, 0x3d	; 61
    2c5e:	de b7       	in	r29, 0x3e	; 62
    2c60:	c2 54       	subi	r28, 0x42	; 66
    2c62:	d0 40       	sbci	r29, 0x00	; 0
    2c64:	0f b6       	in	r0, 0x3f	; 63
    2c66:	f8 94       	cli
    2c68:	de bf       	out	0x3e, r29	; 62
    2c6a:	0f be       	out	0x3f, r0	; 63
    2c6c:	cd bf       	out	0x3d, r28	; 61
    2c6e:	fe 01       	movw	r30, r28
    2c70:	ff 96       	adiw	r30, 0x3f	; 63
    2c72:	60 83       	st	Z, r22
    2c74:	71 83       	std	Z+1, r23	; 0x01
    2c76:	82 83       	std	Z+2, r24	; 0x02
    2c78:	93 83       	std	Z+3, r25	; 0x03
	error_state_t Local_ErrorState = R_OK;
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	8e af       	std	Y+62, r24	; 0x3e
	// there other way to use array instead
	//u8 copy_u8Digit [4];

	u8 Local_u8Ones = Copy_u8Num%10;
    2c7e:	fe 01       	movw	r30, r28
    2c80:	ff 96       	adiw	r30, 0x3f	; 63
    2c82:	80 81       	ld	r24, Z
    2c84:	91 81       	ldd	r25, Z+1	; 0x01
    2c86:	a2 81       	ldd	r26, Z+2	; 0x02
    2c88:	b3 81       	ldd	r27, Z+3	; 0x03
    2c8a:	2a e0       	ldi	r18, 0x0A	; 10
    2c8c:	30 e0       	ldi	r19, 0x00	; 0
    2c8e:	40 e0       	ldi	r20, 0x00	; 0
    2c90:	50 e0       	ldi	r21, 0x00	; 0
    2c92:	bc 01       	movw	r22, r24
    2c94:	cd 01       	movw	r24, r26
    2c96:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2c9a:	dc 01       	movw	r26, r24
    2c9c:	cb 01       	movw	r24, r22
    2c9e:	8d af       	std	Y+61, r24	; 0x3d
	Copy_u8Num/=10;
    2ca0:	8e 01       	movw	r16, r28
    2ca2:	01 5c       	subi	r16, 0xC1	; 193
    2ca4:	1f 4f       	sbci	r17, 0xFF	; 255
    2ca6:	fe 01       	movw	r30, r28
    2ca8:	ff 96       	adiw	r30, 0x3f	; 63
    2caa:	80 81       	ld	r24, Z
    2cac:	91 81       	ldd	r25, Z+1	; 0x01
    2cae:	a2 81       	ldd	r26, Z+2	; 0x02
    2cb0:	b3 81       	ldd	r27, Z+3	; 0x03
    2cb2:	2a e0       	ldi	r18, 0x0A	; 10
    2cb4:	30 e0       	ldi	r19, 0x00	; 0
    2cb6:	40 e0       	ldi	r20, 0x00	; 0
    2cb8:	50 e0       	ldi	r21, 0x00	; 0
    2cba:	bc 01       	movw	r22, r24
    2cbc:	cd 01       	movw	r24, r26
    2cbe:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2cc2:	da 01       	movw	r26, r20
    2cc4:	c9 01       	movw	r24, r18
    2cc6:	f8 01       	movw	r30, r16
    2cc8:	80 83       	st	Z, r24
    2cca:	91 83       	std	Z+1, r25	; 0x01
    2ccc:	a2 83       	std	Z+2, r26	; 0x02
    2cce:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Tens = Copy_u8Num%10;
    2cd0:	fe 01       	movw	r30, r28
    2cd2:	ff 96       	adiw	r30, 0x3f	; 63
    2cd4:	80 81       	ld	r24, Z
    2cd6:	91 81       	ldd	r25, Z+1	; 0x01
    2cd8:	a2 81       	ldd	r26, Z+2	; 0x02
    2cda:	b3 81       	ldd	r27, Z+3	; 0x03
    2cdc:	2a e0       	ldi	r18, 0x0A	; 10
    2cde:	30 e0       	ldi	r19, 0x00	; 0
    2ce0:	40 e0       	ldi	r20, 0x00	; 0
    2ce2:	50 e0       	ldi	r21, 0x00	; 0
    2ce4:	bc 01       	movw	r22, r24
    2ce6:	cd 01       	movw	r24, r26
    2ce8:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2cec:	dc 01       	movw	r26, r24
    2cee:	cb 01       	movw	r24, r22
    2cf0:	8c af       	std	Y+60, r24	; 0x3c
	Copy_u8Num/=10;
    2cf2:	8e 01       	movw	r16, r28
    2cf4:	01 5c       	subi	r16, 0xC1	; 193
    2cf6:	1f 4f       	sbci	r17, 0xFF	; 255
    2cf8:	fe 01       	movw	r30, r28
    2cfa:	ff 96       	adiw	r30, 0x3f	; 63
    2cfc:	80 81       	ld	r24, Z
    2cfe:	91 81       	ldd	r25, Z+1	; 0x01
    2d00:	a2 81       	ldd	r26, Z+2	; 0x02
    2d02:	b3 81       	ldd	r27, Z+3	; 0x03
    2d04:	2a e0       	ldi	r18, 0x0A	; 10
    2d06:	30 e0       	ldi	r19, 0x00	; 0
    2d08:	40 e0       	ldi	r20, 0x00	; 0
    2d0a:	50 e0       	ldi	r21, 0x00	; 0
    2d0c:	bc 01       	movw	r22, r24
    2d0e:	cd 01       	movw	r24, r26
    2d10:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2d14:	da 01       	movw	r26, r20
    2d16:	c9 01       	movw	r24, r18
    2d18:	f8 01       	movw	r30, r16
    2d1a:	80 83       	st	Z, r24
    2d1c:	91 83       	std	Z+1, r25	; 0x01
    2d1e:	a2 83       	std	Z+2, r26	; 0x02
    2d20:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Hundred = Copy_u8Num%10;
    2d22:	fe 01       	movw	r30, r28
    2d24:	ff 96       	adiw	r30, 0x3f	; 63
    2d26:	80 81       	ld	r24, Z
    2d28:	91 81       	ldd	r25, Z+1	; 0x01
    2d2a:	a2 81       	ldd	r26, Z+2	; 0x02
    2d2c:	b3 81       	ldd	r27, Z+3	; 0x03
    2d2e:	2a e0       	ldi	r18, 0x0A	; 10
    2d30:	30 e0       	ldi	r19, 0x00	; 0
    2d32:	40 e0       	ldi	r20, 0x00	; 0
    2d34:	50 e0       	ldi	r21, 0x00	; 0
    2d36:	bc 01       	movw	r22, r24
    2d38:	cd 01       	movw	r24, r26
    2d3a:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2d3e:	dc 01       	movw	r26, r24
    2d40:	cb 01       	movw	r24, r22
    2d42:	8b af       	std	Y+59, r24	; 0x3b
	Copy_u8Num/=10;
    2d44:	8e 01       	movw	r16, r28
    2d46:	01 5c       	subi	r16, 0xC1	; 193
    2d48:	1f 4f       	sbci	r17, 0xFF	; 255
    2d4a:	fe 01       	movw	r30, r28
    2d4c:	ff 96       	adiw	r30, 0x3f	; 63
    2d4e:	80 81       	ld	r24, Z
    2d50:	91 81       	ldd	r25, Z+1	; 0x01
    2d52:	a2 81       	ldd	r26, Z+2	; 0x02
    2d54:	b3 81       	ldd	r27, Z+3	; 0x03
    2d56:	2a e0       	ldi	r18, 0x0A	; 10
    2d58:	30 e0       	ldi	r19, 0x00	; 0
    2d5a:	40 e0       	ldi	r20, 0x00	; 0
    2d5c:	50 e0       	ldi	r21, 0x00	; 0
    2d5e:	bc 01       	movw	r22, r24
    2d60:	cd 01       	movw	r24, r26
    2d62:	0e 94 c6 23 	call	0x478c	; 0x478c <__udivmodsi4>
    2d66:	da 01       	movw	r26, r20
    2d68:	c9 01       	movw	r24, r18
    2d6a:	f8 01       	movw	r30, r16
    2d6c:	80 83       	st	Z, r24
    2d6e:	91 83       	std	Z+1, r25	; 0x01
    2d70:	a2 83       	std	Z+2, r26	; 0x02
    2d72:	b3 83       	std	Z+3, r27	; 0x03
	u8 Local_u8Thousand = Copy_u8Num;
    2d74:	fe 01       	movw	r30, r28
    2d76:	ff 96       	adiw	r30, 0x3f	; 63
    2d78:	80 81       	ld	r24, Z
    2d7a:	8a af       	std	Y+58, r24	; 0x3a

	u8 Local_u8BlinkCounter = 0;
    2d7c:	19 ae       	std	Y+57, r1	; 0x39
	for (Local_u8BlinkCounter = 0; Local_u8BlinkCounter<60; Local_u8BlinkCounter++)
    2d7e:	19 ae       	std	Y+57, r1	; 0x39
    2d80:	3b c2       	rjmp	.+1142   	; 0x31f8 <HSSD_DisplayBlink+0x5a4>
	{
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_LOW);
    2d82:	80 e0       	ldi	r24, 0x00	; 0
    2d84:	63 e0       	ldi	r22, 0x03	; 3
    2d86:	40 e0       	ldi	r20, 0x00	; 0
    2d88:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    2d8c:	80 e0       	ldi	r24, 0x00	; 0
    2d8e:	62 e0       	ldi	r22, 0x02	; 2
    2d90:	41 e0       	ldi	r20, 0x01	; 1
    2d92:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	65 e0       	ldi	r22, 0x05	; 5
    2d9a:	41 e0       	ldi	r20, 0x01	; 1
    2d9c:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    2da0:	81 e0       	ldi	r24, 0x01	; 1
    2da2:	66 e0       	ldi	r22, 0x06	; 6
    2da4:	41 e0       	ldi	r20, 0x01	; 1
    2da6:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Ones);
    2daa:	8d ad       	ldd	r24, Y+61	; 0x3d
    2dac:	0e 94 f6 15 	call	0x2bec	; 0x2bec <HSSD_WriteData>
    2db0:	80 e0       	ldi	r24, 0x00	; 0
    2db2:	90 e0       	ldi	r25, 0x00	; 0
    2db4:	a0 ea       	ldi	r26, 0xA0	; 160
    2db6:	b0 e4       	ldi	r27, 0x40	; 64
    2db8:	8d ab       	std	Y+53, r24	; 0x35
    2dba:	9e ab       	std	Y+54, r25	; 0x36
    2dbc:	af ab       	std	Y+55, r26	; 0x37
    2dbe:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2dc0:	6d a9       	ldd	r22, Y+53	; 0x35
    2dc2:	7e a9       	ldd	r23, Y+54	; 0x36
    2dc4:	8f a9       	ldd	r24, Y+55	; 0x37
    2dc6:	98 ad       	ldd	r25, Y+56	; 0x38
    2dc8:	20 e0       	ldi	r18, 0x00	; 0
    2dca:	30 e0       	ldi	r19, 0x00	; 0
    2dcc:	4a e7       	ldi	r20, 0x7A	; 122
    2dce:	55 e4       	ldi	r21, 0x45	; 69
    2dd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dd4:	dc 01       	movw	r26, r24
    2dd6:	cb 01       	movw	r24, r22
    2dd8:	89 ab       	std	Y+49, r24	; 0x31
    2dda:	9a ab       	std	Y+50, r25	; 0x32
    2ddc:	ab ab       	std	Y+51, r26	; 0x33
    2dde:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2de0:	69 a9       	ldd	r22, Y+49	; 0x31
    2de2:	7a a9       	ldd	r23, Y+50	; 0x32
    2de4:	8b a9       	ldd	r24, Y+51	; 0x33
    2de6:	9c a9       	ldd	r25, Y+52	; 0x34
    2de8:	20 e0       	ldi	r18, 0x00	; 0
    2dea:	30 e0       	ldi	r19, 0x00	; 0
    2dec:	40 e8       	ldi	r20, 0x80	; 128
    2dee:	5f e3       	ldi	r21, 0x3F	; 63
    2df0:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    2df4:	88 23       	and	r24, r24
    2df6:	2c f4       	brge	.+10     	; 0x2e02 <HSSD_DisplayBlink+0x1ae>
		__ticks = 1;
    2df8:	81 e0       	ldi	r24, 0x01	; 1
    2dfa:	90 e0       	ldi	r25, 0x00	; 0
    2dfc:	98 ab       	std	Y+48, r25	; 0x30
    2dfe:	8f a7       	std	Y+47, r24	; 0x2f
    2e00:	3f c0       	rjmp	.+126    	; 0x2e80 <HSSD_DisplayBlink+0x22c>
	else if (__tmp > 65535)
    2e02:	69 a9       	ldd	r22, Y+49	; 0x31
    2e04:	7a a9       	ldd	r23, Y+50	; 0x32
    2e06:	8b a9       	ldd	r24, Y+51	; 0x33
    2e08:	9c a9       	ldd	r25, Y+52	; 0x34
    2e0a:	20 e0       	ldi	r18, 0x00	; 0
    2e0c:	3f ef       	ldi	r19, 0xFF	; 255
    2e0e:	4f e7       	ldi	r20, 0x7F	; 127
    2e10:	57 e4       	ldi	r21, 0x47	; 71
    2e12:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    2e16:	18 16       	cp	r1, r24
    2e18:	4c f5       	brge	.+82     	; 0x2e6c <HSSD_DisplayBlink+0x218>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e1a:	6d a9       	ldd	r22, Y+53	; 0x35
    2e1c:	7e a9       	ldd	r23, Y+54	; 0x36
    2e1e:	8f a9       	ldd	r24, Y+55	; 0x37
    2e20:	98 ad       	ldd	r25, Y+56	; 0x38
    2e22:	20 e0       	ldi	r18, 0x00	; 0
    2e24:	30 e0       	ldi	r19, 0x00	; 0
    2e26:	40 e2       	ldi	r20, 0x20	; 32
    2e28:	51 e4       	ldi	r21, 0x41	; 65
    2e2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2e:	dc 01       	movw	r26, r24
    2e30:	cb 01       	movw	r24, r22
    2e32:	bc 01       	movw	r22, r24
    2e34:	cd 01       	movw	r24, r26
    2e36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e3a:	dc 01       	movw	r26, r24
    2e3c:	cb 01       	movw	r24, r22
    2e3e:	98 ab       	std	Y+48, r25	; 0x30
    2e40:	8f a7       	std	Y+47, r24	; 0x2f
    2e42:	0f c0       	rjmp	.+30     	; 0x2e62 <HSSD_DisplayBlink+0x20e>
    2e44:	80 e9       	ldi	r24, 0x90	; 144
    2e46:	91 e0       	ldi	r25, 0x01	; 1
    2e48:	9e a7       	std	Y+46, r25	; 0x2e
    2e4a:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2e4c:	8d a5       	ldd	r24, Y+45	; 0x2d
    2e4e:	9e a5       	ldd	r25, Y+46	; 0x2e
    2e50:	01 97       	sbiw	r24, 0x01	; 1
    2e52:	f1 f7       	brne	.-4      	; 0x2e50 <HSSD_DisplayBlink+0x1fc>
    2e54:	9e a7       	std	Y+46, r25	; 0x2e
    2e56:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e58:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e5a:	98 a9       	ldd	r25, Y+48	; 0x30
    2e5c:	01 97       	sbiw	r24, 0x01	; 1
    2e5e:	98 ab       	std	Y+48, r25	; 0x30
    2e60:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e62:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e64:	98 a9       	ldd	r25, Y+48	; 0x30
    2e66:	00 97       	sbiw	r24, 0x00	; 0
    2e68:	69 f7       	brne	.-38     	; 0x2e44 <HSSD_DisplayBlink+0x1f0>
    2e6a:	14 c0       	rjmp	.+40     	; 0x2e94 <HSSD_DisplayBlink+0x240>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e6c:	69 a9       	ldd	r22, Y+49	; 0x31
    2e6e:	7a a9       	ldd	r23, Y+50	; 0x32
    2e70:	8b a9       	ldd	r24, Y+51	; 0x33
    2e72:	9c a9       	ldd	r25, Y+52	; 0x34
    2e74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e78:	dc 01       	movw	r26, r24
    2e7a:	cb 01       	movw	r24, r22
    2e7c:	98 ab       	std	Y+48, r25	; 0x30
    2e7e:	8f a7       	std	Y+47, r24	; 0x2f
    2e80:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e82:	98 a9       	ldd	r25, Y+48	; 0x30
    2e84:	9c a7       	std	Y+44, r25	; 0x2c
    2e86:	8b a7       	std	Y+43, r24	; 0x2b
    2e88:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e8a:	9c a5       	ldd	r25, Y+44	; 0x2c
    2e8c:	01 97       	sbiw	r24, 0x01	; 1
    2e8e:	f1 f7       	brne	.-4      	; 0x2e8c <HSSD_DisplayBlink+0x238>
    2e90:	9c a7       	std	Y+44, r25	; 0x2c
    2e92:	8b a7       	std	Y+43, r24	; 0x2b

		_delay_ms(5);

		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    2e94:	80 e0       	ldi	r24, 0x00	; 0
    2e96:	63 e0       	ldi	r22, 0x03	; 3
    2e98:	41 e0       	ldi	r20, 0x01	; 1
    2e9a:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_LOW);
    2e9e:	80 e0       	ldi	r24, 0x00	; 0
    2ea0:	62 e0       	ldi	r22, 0x02	; 2
    2ea2:	40 e0       	ldi	r20, 0x00	; 0
    2ea4:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    2ea8:	81 e0       	ldi	r24, 0x01	; 1
    2eaa:	65 e0       	ldi	r22, 0x05	; 5
    2eac:	41 e0       	ldi	r20, 0x01	; 1
    2eae:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    2eb2:	81 e0       	ldi	r24, 0x01	; 1
    2eb4:	66 e0       	ldi	r22, 0x06	; 6
    2eb6:	41 e0       	ldi	r20, 0x01	; 1
    2eb8:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Tens);
    2ebc:	8c ad       	ldd	r24, Y+60	; 0x3c
    2ebe:	0e 94 f6 15 	call	0x2bec	; 0x2bec <HSSD_WriteData>
    2ec2:	80 e0       	ldi	r24, 0x00	; 0
    2ec4:	90 e0       	ldi	r25, 0x00	; 0
    2ec6:	a0 ea       	ldi	r26, 0xA0	; 160
    2ec8:	b0 e4       	ldi	r27, 0x40	; 64
    2eca:	8f a3       	std	Y+39, r24	; 0x27
    2ecc:	98 a7       	std	Y+40, r25	; 0x28
    2ece:	a9 a7       	std	Y+41, r26	; 0x29
    2ed0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ed2:	6f a1       	ldd	r22, Y+39	; 0x27
    2ed4:	78 a5       	ldd	r23, Y+40	; 0x28
    2ed6:	89 a5       	ldd	r24, Y+41	; 0x29
    2ed8:	9a a5       	ldd	r25, Y+42	; 0x2a
    2eda:	20 e0       	ldi	r18, 0x00	; 0
    2edc:	30 e0       	ldi	r19, 0x00	; 0
    2ede:	4a e7       	ldi	r20, 0x7A	; 122
    2ee0:	55 e4       	ldi	r21, 0x45	; 69
    2ee2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ee6:	dc 01       	movw	r26, r24
    2ee8:	cb 01       	movw	r24, r22
    2eea:	8b a3       	std	Y+35, r24	; 0x23
    2eec:	9c a3       	std	Y+36, r25	; 0x24
    2eee:	ad a3       	std	Y+37, r26	; 0x25
    2ef0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2ef2:	6b a1       	ldd	r22, Y+35	; 0x23
    2ef4:	7c a1       	ldd	r23, Y+36	; 0x24
    2ef6:	8d a1       	ldd	r24, Y+37	; 0x25
    2ef8:	9e a1       	ldd	r25, Y+38	; 0x26
    2efa:	20 e0       	ldi	r18, 0x00	; 0
    2efc:	30 e0       	ldi	r19, 0x00	; 0
    2efe:	40 e8       	ldi	r20, 0x80	; 128
    2f00:	5f e3       	ldi	r21, 0x3F	; 63
    2f02:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    2f06:	88 23       	and	r24, r24
    2f08:	2c f4       	brge	.+10     	; 0x2f14 <HSSD_DisplayBlink+0x2c0>
		__ticks = 1;
    2f0a:	81 e0       	ldi	r24, 0x01	; 1
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	9a a3       	std	Y+34, r25	; 0x22
    2f10:	89 a3       	std	Y+33, r24	; 0x21
    2f12:	3f c0       	rjmp	.+126    	; 0x2f92 <HSSD_DisplayBlink+0x33e>
	else if (__tmp > 65535)
    2f14:	6b a1       	ldd	r22, Y+35	; 0x23
    2f16:	7c a1       	ldd	r23, Y+36	; 0x24
    2f18:	8d a1       	ldd	r24, Y+37	; 0x25
    2f1a:	9e a1       	ldd	r25, Y+38	; 0x26
    2f1c:	20 e0       	ldi	r18, 0x00	; 0
    2f1e:	3f ef       	ldi	r19, 0xFF	; 255
    2f20:	4f e7       	ldi	r20, 0x7F	; 127
    2f22:	57 e4       	ldi	r21, 0x47	; 71
    2f24:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    2f28:	18 16       	cp	r1, r24
    2f2a:	4c f5       	brge	.+82     	; 0x2f7e <HSSD_DisplayBlink+0x32a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f2c:	6f a1       	ldd	r22, Y+39	; 0x27
    2f2e:	78 a5       	ldd	r23, Y+40	; 0x28
    2f30:	89 a5       	ldd	r24, Y+41	; 0x29
    2f32:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f34:	20 e0       	ldi	r18, 0x00	; 0
    2f36:	30 e0       	ldi	r19, 0x00	; 0
    2f38:	40 e2       	ldi	r20, 0x20	; 32
    2f3a:	51 e4       	ldi	r21, 0x41	; 65
    2f3c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f40:	dc 01       	movw	r26, r24
    2f42:	cb 01       	movw	r24, r22
    2f44:	bc 01       	movw	r22, r24
    2f46:	cd 01       	movw	r24, r26
    2f48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f4c:	dc 01       	movw	r26, r24
    2f4e:	cb 01       	movw	r24, r22
    2f50:	9a a3       	std	Y+34, r25	; 0x22
    2f52:	89 a3       	std	Y+33, r24	; 0x21
    2f54:	0f c0       	rjmp	.+30     	; 0x2f74 <HSSD_DisplayBlink+0x320>
    2f56:	80 e9       	ldi	r24, 0x90	; 144
    2f58:	91 e0       	ldi	r25, 0x01	; 1
    2f5a:	98 a3       	std	Y+32, r25	; 0x20
    2f5c:	8f 8f       	std	Y+31, r24	; 0x1f
    2f5e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2f60:	98 a1       	ldd	r25, Y+32	; 0x20
    2f62:	01 97       	sbiw	r24, 0x01	; 1
    2f64:	f1 f7       	brne	.-4      	; 0x2f62 <HSSD_DisplayBlink+0x30e>
    2f66:	98 a3       	std	Y+32, r25	; 0x20
    2f68:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f6a:	89 a1       	ldd	r24, Y+33	; 0x21
    2f6c:	9a a1       	ldd	r25, Y+34	; 0x22
    2f6e:	01 97       	sbiw	r24, 0x01	; 1
    2f70:	9a a3       	std	Y+34, r25	; 0x22
    2f72:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f74:	89 a1       	ldd	r24, Y+33	; 0x21
    2f76:	9a a1       	ldd	r25, Y+34	; 0x22
    2f78:	00 97       	sbiw	r24, 0x00	; 0
    2f7a:	69 f7       	brne	.-38     	; 0x2f56 <HSSD_DisplayBlink+0x302>
    2f7c:	14 c0       	rjmp	.+40     	; 0x2fa6 <HSSD_DisplayBlink+0x352>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f7e:	6b a1       	ldd	r22, Y+35	; 0x23
    2f80:	7c a1       	ldd	r23, Y+36	; 0x24
    2f82:	8d a1       	ldd	r24, Y+37	; 0x25
    2f84:	9e a1       	ldd	r25, Y+38	; 0x26
    2f86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f8a:	dc 01       	movw	r26, r24
    2f8c:	cb 01       	movw	r24, r22
    2f8e:	9a a3       	std	Y+34, r25	; 0x22
    2f90:	89 a3       	std	Y+33, r24	; 0x21
    2f92:	89 a1       	ldd	r24, Y+33	; 0x21
    2f94:	9a a1       	ldd	r25, Y+34	; 0x22
    2f96:	9e 8f       	std	Y+30, r25	; 0x1e
    2f98:	8d 8f       	std	Y+29, r24	; 0x1d
    2f9a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f9c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2f9e:	01 97       	sbiw	r24, 0x01	; 1
    2fa0:	f1 f7       	brne	.-4      	; 0x2f9e <HSSD_DisplayBlink+0x34a>
    2fa2:	9e 8f       	std	Y+30, r25	; 0x1e
    2fa4:	8d 8f       	std	Y+29, r24	; 0x1d

		_delay_ms(5);

		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    2fa6:	80 e0       	ldi	r24, 0x00	; 0
    2fa8:	63 e0       	ldi	r22, 0x03	; 3
    2faa:	41 e0       	ldi	r20, 0x01	; 1
    2fac:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    2fb0:	80 e0       	ldi	r24, 0x00	; 0
    2fb2:	62 e0       	ldi	r22, 0x02	; 2
    2fb4:	41 e0       	ldi	r20, 0x01	; 1
    2fb6:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_LOW);
    2fba:	81 e0       	ldi	r24, 0x01	; 1
    2fbc:	65 e0       	ldi	r22, 0x05	; 5
    2fbe:	40 e0       	ldi	r20, 0x00	; 0
    2fc0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    2fc4:	81 e0       	ldi	r24, 0x01	; 1
    2fc6:	66 e0       	ldi	r22, 0x06	; 6
    2fc8:	41 e0       	ldi	r20, 0x01	; 1
    2fca:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Hundred);
    2fce:	8b ad       	ldd	r24, Y+59	; 0x3b
    2fd0:	0e 94 f6 15 	call	0x2bec	; 0x2bec <HSSD_WriteData>
    2fd4:	80 e0       	ldi	r24, 0x00	; 0
    2fd6:	90 e0       	ldi	r25, 0x00	; 0
    2fd8:	a0 ea       	ldi	r26, 0xA0	; 160
    2fda:	b0 e4       	ldi	r27, 0x40	; 64
    2fdc:	89 8f       	std	Y+25, r24	; 0x19
    2fde:	9a 8f       	std	Y+26, r25	; 0x1a
    2fe0:	ab 8f       	std	Y+27, r26	; 0x1b
    2fe2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fe4:	69 8d       	ldd	r22, Y+25	; 0x19
    2fe6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fe8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2fea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2fec:	20 e0       	ldi	r18, 0x00	; 0
    2fee:	30 e0       	ldi	r19, 0x00	; 0
    2ff0:	4a e7       	ldi	r20, 0x7A	; 122
    2ff2:	55 e4       	ldi	r21, 0x45	; 69
    2ff4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ff8:	dc 01       	movw	r26, r24
    2ffa:	cb 01       	movw	r24, r22
    2ffc:	8d 8b       	std	Y+21, r24	; 0x15
    2ffe:	9e 8b       	std	Y+22, r25	; 0x16
    3000:	af 8b       	std	Y+23, r26	; 0x17
    3002:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3004:	6d 89       	ldd	r22, Y+21	; 0x15
    3006:	7e 89       	ldd	r23, Y+22	; 0x16
    3008:	8f 89       	ldd	r24, Y+23	; 0x17
    300a:	98 8d       	ldd	r25, Y+24	; 0x18
    300c:	20 e0       	ldi	r18, 0x00	; 0
    300e:	30 e0       	ldi	r19, 0x00	; 0
    3010:	40 e8       	ldi	r20, 0x80	; 128
    3012:	5f e3       	ldi	r21, 0x3F	; 63
    3014:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3018:	88 23       	and	r24, r24
    301a:	2c f4       	brge	.+10     	; 0x3026 <HSSD_DisplayBlink+0x3d2>
		__ticks = 1;
    301c:	81 e0       	ldi	r24, 0x01	; 1
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	9c 8b       	std	Y+20, r25	; 0x14
    3022:	8b 8b       	std	Y+19, r24	; 0x13
    3024:	3f c0       	rjmp	.+126    	; 0x30a4 <HSSD_DisplayBlink+0x450>
	else if (__tmp > 65535)
    3026:	6d 89       	ldd	r22, Y+21	; 0x15
    3028:	7e 89       	ldd	r23, Y+22	; 0x16
    302a:	8f 89       	ldd	r24, Y+23	; 0x17
    302c:	98 8d       	ldd	r25, Y+24	; 0x18
    302e:	20 e0       	ldi	r18, 0x00	; 0
    3030:	3f ef       	ldi	r19, 0xFF	; 255
    3032:	4f e7       	ldi	r20, 0x7F	; 127
    3034:	57 e4       	ldi	r21, 0x47	; 71
    3036:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    303a:	18 16       	cp	r1, r24
    303c:	4c f5       	brge	.+82     	; 0x3090 <HSSD_DisplayBlink+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    303e:	69 8d       	ldd	r22, Y+25	; 0x19
    3040:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3042:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3044:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3046:	20 e0       	ldi	r18, 0x00	; 0
    3048:	30 e0       	ldi	r19, 0x00	; 0
    304a:	40 e2       	ldi	r20, 0x20	; 32
    304c:	51 e4       	ldi	r21, 0x41	; 65
    304e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3052:	dc 01       	movw	r26, r24
    3054:	cb 01       	movw	r24, r22
    3056:	bc 01       	movw	r22, r24
    3058:	cd 01       	movw	r24, r26
    305a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    305e:	dc 01       	movw	r26, r24
    3060:	cb 01       	movw	r24, r22
    3062:	9c 8b       	std	Y+20, r25	; 0x14
    3064:	8b 8b       	std	Y+19, r24	; 0x13
    3066:	0f c0       	rjmp	.+30     	; 0x3086 <HSSD_DisplayBlink+0x432>
    3068:	80 e9       	ldi	r24, 0x90	; 144
    306a:	91 e0       	ldi	r25, 0x01	; 1
    306c:	9a 8b       	std	Y+18, r25	; 0x12
    306e:	89 8b       	std	Y+17, r24	; 0x11
    3070:	89 89       	ldd	r24, Y+17	; 0x11
    3072:	9a 89       	ldd	r25, Y+18	; 0x12
    3074:	01 97       	sbiw	r24, 0x01	; 1
    3076:	f1 f7       	brne	.-4      	; 0x3074 <HSSD_DisplayBlink+0x420>
    3078:	9a 8b       	std	Y+18, r25	; 0x12
    307a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    307c:	8b 89       	ldd	r24, Y+19	; 0x13
    307e:	9c 89       	ldd	r25, Y+20	; 0x14
    3080:	01 97       	sbiw	r24, 0x01	; 1
    3082:	9c 8b       	std	Y+20, r25	; 0x14
    3084:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3086:	8b 89       	ldd	r24, Y+19	; 0x13
    3088:	9c 89       	ldd	r25, Y+20	; 0x14
    308a:	00 97       	sbiw	r24, 0x00	; 0
    308c:	69 f7       	brne	.-38     	; 0x3068 <HSSD_DisplayBlink+0x414>
    308e:	14 c0       	rjmp	.+40     	; 0x30b8 <HSSD_DisplayBlink+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3090:	6d 89       	ldd	r22, Y+21	; 0x15
    3092:	7e 89       	ldd	r23, Y+22	; 0x16
    3094:	8f 89       	ldd	r24, Y+23	; 0x17
    3096:	98 8d       	ldd	r25, Y+24	; 0x18
    3098:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    309c:	dc 01       	movw	r26, r24
    309e:	cb 01       	movw	r24, r22
    30a0:	9c 8b       	std	Y+20, r25	; 0x14
    30a2:	8b 8b       	std	Y+19, r24	; 0x13
    30a4:	8b 89       	ldd	r24, Y+19	; 0x13
    30a6:	9c 89       	ldd	r25, Y+20	; 0x14
    30a8:	98 8b       	std	Y+16, r25	; 0x10
    30aa:	8f 87       	std	Y+15, r24	; 0x0f
    30ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    30ae:	98 89       	ldd	r25, Y+16	; 0x10
    30b0:	01 97       	sbiw	r24, 0x01	; 1
    30b2:	f1 f7       	brne	.-4      	; 0x30b0 <HSSD_DisplayBlink+0x45c>
    30b4:	98 8b       	std	Y+16, r25	; 0x10
    30b6:	8f 87       	std	Y+15, r24	; 0x0f
		
		_delay_ms(5);
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    30b8:	80 e0       	ldi	r24, 0x00	; 0
    30ba:	63 e0       	ldi	r22, 0x03	; 3
    30bc:	41 e0       	ldi	r20, 0x01	; 1
    30be:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    30c2:	80 e0       	ldi	r24, 0x00	; 0
    30c4:	62 e0       	ldi	r22, 0x02	; 2
    30c6:	41 e0       	ldi	r20, 0x01	; 1
    30c8:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    30cc:	81 e0       	ldi	r24, 0x01	; 1
    30ce:	65 e0       	ldi	r22, 0x05	; 5
    30d0:	41 e0       	ldi	r20, 0x01	; 1
    30d2:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_LOW);
    30d6:	81 e0       	ldi	r24, 0x01	; 1
    30d8:	66 e0       	ldi	r22, 0x06	; 6
    30da:	40 e0       	ldi	r20, 0x00	; 0
    30dc:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		HSSD_WriteData(Local_u8Thousand);
    30e0:	8a ad       	ldd	r24, Y+58	; 0x3a
    30e2:	0e 94 f6 15 	call	0x2bec	; 0x2bec <HSSD_WriteData>
    30e6:	80 e0       	ldi	r24, 0x00	; 0
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	a0 ea       	ldi	r26, 0xA0	; 160
    30ec:	b0 e4       	ldi	r27, 0x40	; 64
    30ee:	8b 87       	std	Y+11, r24	; 0x0b
    30f0:	9c 87       	std	Y+12, r25	; 0x0c
    30f2:	ad 87       	std	Y+13, r26	; 0x0d
    30f4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30f6:	6b 85       	ldd	r22, Y+11	; 0x0b
    30f8:	7c 85       	ldd	r23, Y+12	; 0x0c
    30fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    30fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    30fe:	20 e0       	ldi	r18, 0x00	; 0
    3100:	30 e0       	ldi	r19, 0x00	; 0
    3102:	4a e7       	ldi	r20, 0x7A	; 122
    3104:	55 e4       	ldi	r21, 0x45	; 69
    3106:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    310a:	dc 01       	movw	r26, r24
    310c:	cb 01       	movw	r24, r22
    310e:	8f 83       	std	Y+7, r24	; 0x07
    3110:	98 87       	std	Y+8, r25	; 0x08
    3112:	a9 87       	std	Y+9, r26	; 0x09
    3114:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3116:	6f 81       	ldd	r22, Y+7	; 0x07
    3118:	78 85       	ldd	r23, Y+8	; 0x08
    311a:	89 85       	ldd	r24, Y+9	; 0x09
    311c:	9a 85       	ldd	r25, Y+10	; 0x0a
    311e:	20 e0       	ldi	r18, 0x00	; 0
    3120:	30 e0       	ldi	r19, 0x00	; 0
    3122:	40 e8       	ldi	r20, 0x80	; 128
    3124:	5f e3       	ldi	r21, 0x3F	; 63
    3126:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    312a:	88 23       	and	r24, r24
    312c:	2c f4       	brge	.+10     	; 0x3138 <HSSD_DisplayBlink+0x4e4>
		__ticks = 1;
    312e:	81 e0       	ldi	r24, 0x01	; 1
    3130:	90 e0       	ldi	r25, 0x00	; 0
    3132:	9e 83       	std	Y+6, r25	; 0x06
    3134:	8d 83       	std	Y+5, r24	; 0x05
    3136:	3f c0       	rjmp	.+126    	; 0x31b6 <HSSD_DisplayBlink+0x562>
	else if (__tmp > 65535)
    3138:	6f 81       	ldd	r22, Y+7	; 0x07
    313a:	78 85       	ldd	r23, Y+8	; 0x08
    313c:	89 85       	ldd	r24, Y+9	; 0x09
    313e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3140:	20 e0       	ldi	r18, 0x00	; 0
    3142:	3f ef       	ldi	r19, 0xFF	; 255
    3144:	4f e7       	ldi	r20, 0x7F	; 127
    3146:	57 e4       	ldi	r21, 0x47	; 71
    3148:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    314c:	18 16       	cp	r1, r24
    314e:	4c f5       	brge	.+82     	; 0x31a2 <HSSD_DisplayBlink+0x54e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3150:	6b 85       	ldd	r22, Y+11	; 0x0b
    3152:	7c 85       	ldd	r23, Y+12	; 0x0c
    3154:	8d 85       	ldd	r24, Y+13	; 0x0d
    3156:	9e 85       	ldd	r25, Y+14	; 0x0e
    3158:	20 e0       	ldi	r18, 0x00	; 0
    315a:	30 e0       	ldi	r19, 0x00	; 0
    315c:	40 e2       	ldi	r20, 0x20	; 32
    315e:	51 e4       	ldi	r21, 0x41	; 65
    3160:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3164:	dc 01       	movw	r26, r24
    3166:	cb 01       	movw	r24, r22
    3168:	bc 01       	movw	r22, r24
    316a:	cd 01       	movw	r24, r26
    316c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3170:	dc 01       	movw	r26, r24
    3172:	cb 01       	movw	r24, r22
    3174:	9e 83       	std	Y+6, r25	; 0x06
    3176:	8d 83       	std	Y+5, r24	; 0x05
    3178:	0f c0       	rjmp	.+30     	; 0x3198 <HSSD_DisplayBlink+0x544>
    317a:	80 e9       	ldi	r24, 0x90	; 144
    317c:	91 e0       	ldi	r25, 0x01	; 1
    317e:	9c 83       	std	Y+4, r25	; 0x04
    3180:	8b 83       	std	Y+3, r24	; 0x03
    3182:	8b 81       	ldd	r24, Y+3	; 0x03
    3184:	9c 81       	ldd	r25, Y+4	; 0x04
    3186:	01 97       	sbiw	r24, 0x01	; 1
    3188:	f1 f7       	brne	.-4      	; 0x3186 <HSSD_DisplayBlink+0x532>
    318a:	9c 83       	std	Y+4, r25	; 0x04
    318c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    318e:	8d 81       	ldd	r24, Y+5	; 0x05
    3190:	9e 81       	ldd	r25, Y+6	; 0x06
    3192:	01 97       	sbiw	r24, 0x01	; 1
    3194:	9e 83       	std	Y+6, r25	; 0x06
    3196:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3198:	8d 81       	ldd	r24, Y+5	; 0x05
    319a:	9e 81       	ldd	r25, Y+6	; 0x06
    319c:	00 97       	sbiw	r24, 0x00	; 0
    319e:	69 f7       	brne	.-38     	; 0x317a <HSSD_DisplayBlink+0x526>
    31a0:	14 c0       	rjmp	.+40     	; 0x31ca <HSSD_DisplayBlink+0x576>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31a2:	6f 81       	ldd	r22, Y+7	; 0x07
    31a4:	78 85       	ldd	r23, Y+8	; 0x08
    31a6:	89 85       	ldd	r24, Y+9	; 0x09
    31a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    31aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31ae:	dc 01       	movw	r26, r24
    31b0:	cb 01       	movw	r24, r22
    31b2:	9e 83       	std	Y+6, r25	; 0x06
    31b4:	8d 83       	std	Y+5, r24	; 0x05
    31b6:	8d 81       	ldd	r24, Y+5	; 0x05
    31b8:	9e 81       	ldd	r25, Y+6	; 0x06
    31ba:	9a 83       	std	Y+2, r25	; 0x02
    31bc:	89 83       	std	Y+1, r24	; 0x01
    31be:	89 81       	ldd	r24, Y+1	; 0x01
    31c0:	9a 81       	ldd	r25, Y+2	; 0x02
    31c2:	01 97       	sbiw	r24, 0x01	; 1
    31c4:	f1 f7       	brne	.-4      	; 0x31c2 <HSSD_DisplayBlink+0x56e>
    31c6:	9a 83       	std	Y+2, r25	; 0x02
    31c8:	89 83       	std	Y+1, r24	; 0x01
		
		_delay_ms(5);
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_1_EN_PIN, DIO_u8PIN_HIGH);
    31ca:	80 e0       	ldi	r24, 0x00	; 0
    31cc:	63 e0       	ldi	r22, 0x03	; 3
    31ce:	41 e0       	ldi	r20, 0x01	; 1
    31d0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_1, SSD_2_EN_PIN, DIO_u8PIN_HIGH);
    31d4:	80 e0       	ldi	r24, 0x00	; 0
    31d6:	62 e0       	ldi	r22, 0x02	; 2
    31d8:	41 e0       	ldi	r20, 0x01	; 1
    31da:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
    31de:	81 e0       	ldi	r24, 0x01	; 1
    31e0:	65 e0       	ldi	r22, 0x05	; 5
    31e2:	41 e0       	ldi	r20, 0x01	; 1
    31e4:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
    31e8:	81 e0       	ldi	r24, 0x01	; 1
    31ea:	66 e0       	ldi	r22, 0x06	; 6
    31ec:	41 e0       	ldi	r20, 0x01	; 1
    31ee:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	u8 Local_u8Hundred = Copy_u8Num%10;
	Copy_u8Num/=10;
	u8 Local_u8Thousand = Copy_u8Num;

	u8 Local_u8BlinkCounter = 0;
	for (Local_u8BlinkCounter = 0; Local_u8BlinkCounter<60; Local_u8BlinkCounter++)
    31f2:	89 ad       	ldd	r24, Y+57	; 0x39
    31f4:	8f 5f       	subi	r24, 0xFF	; 255
    31f6:	89 af       	std	Y+57, r24	; 0x39
    31f8:	89 ad       	ldd	r24, Y+57	; 0x39
    31fa:	8c 33       	cpi	r24, 0x3C	; 60
    31fc:	08 f4       	brcc	.+2      	; 0x3200 <HSSD_DisplayBlink+0x5ac>
    31fe:	c1 cd       	rjmp	.-1150   	; 0x2d82 <HSSD_DisplayBlink+0x12e>
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_3_EN_PIN, DIO_u8PIN_HIGH);
		MDIO_SetPinValue(SSD_CTRL_PORT_2, SSD_4_EN_PIN, DIO_u8PIN_HIGH);
		
	}
	
	return Local_ErrorState;
    3200:	8e ad       	ldd	r24, Y+62	; 0x3e
}
    3202:	ce 5b       	subi	r28, 0xBE	; 190
    3204:	df 4f       	sbci	r29, 0xFF	; 255
    3206:	0f b6       	in	r0, 0x3f	; 63
    3208:	f8 94       	cli
    320a:	de bf       	out	0x3e, r29	; 62
    320c:	0f be       	out	0x3f, r0	; 63
    320e:	cd bf       	out	0x3d, r28	; 61
    3210:	cf 91       	pop	r28
    3212:	df 91       	pop	r29
    3214:	1f 91       	pop	r17
    3216:	0f 91       	pop	r16
    3218:	08 95       	ret

0000321a <PB_voidInit>:
#include "HPB_private.h"
#include "HPB_config.h"
#include "HPB_interface.h"

void PB_voidInit(const PB_t* ptr_PB)
{
    321a:	df 93       	push	r29
    321c:	cf 93       	push	r28
    321e:	00 d0       	rcall	.+0      	; 0x3220 <PB_voidInit+0x6>
    3220:	cd b7       	in	r28, 0x3d	; 61
    3222:	de b7       	in	r29, 0x3e	; 62
    3224:	9a 83       	std	Y+2, r25	; 0x02
    3226:	89 83       	std	Y+1, r24	; 0x01
	MDIO_SetPinDirection(ptr_PB->PB_port, ptr_PB->PB_Pin, DIO_u8PIN_INPUT);
    3228:	e9 81       	ldd	r30, Y+1	; 0x01
    322a:	fa 81       	ldd	r31, Y+2	; 0x02
    322c:	80 81       	ld	r24, Z
    322e:	e9 81       	ldd	r30, Y+1	; 0x01
    3230:	fa 81       	ldd	r31, Y+2	; 0x02
    3232:	91 81       	ldd	r25, Z+1	; 0x01
    3234:	69 2f       	mov	r22, r25
    3236:	40 e0       	ldi	r20, 0x00	; 0
    3238:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>


}
    323c:	0f 90       	pop	r0
    323e:	0f 90       	pop	r0
    3240:	cf 91       	pop	r28
    3242:	df 91       	pop	r29
    3244:	08 95       	ret

00003246 <PB_voidReadState>:
	}

}
#endif
void PB_voidReadState(const PB_t* ptr_PB, State_t* pstate)
{
    3246:	df 93       	push	r29
    3248:	cf 93       	push	r28
    324a:	cd b7       	in	r28, 0x3d	; 61
    324c:	de b7       	in	r29, 0x3e	; 62
    324e:	63 97       	sbiw	r28, 0x13	; 19
    3250:	0f b6       	in	r0, 0x3f	; 63
    3252:	f8 94       	cli
    3254:	de bf       	out	0x3e, r29	; 62
    3256:	0f be       	out	0x3f, r0	; 63
    3258:	cd bf       	out	0x3d, r28	; 61
    325a:	99 8b       	std	Y+17, r25	; 0x11
    325c:	88 8b       	std	Y+16, r24	; 0x10
    325e:	7b 8b       	std	Y+19, r23	; 0x13
    3260:	6a 8b       	std	Y+18, r22	; 0x12
	static State_t copy_u8state = NOT_PRESSED;

	u8 copy_u8PinVal;
	MDIO_GetPinValue(ptr_PB->PB_port, ptr_PB->PB_Pin, &copy_u8PinVal);
    3262:	e8 89       	ldd	r30, Y+16	; 0x10
    3264:	f9 89       	ldd	r31, Y+17	; 0x11
    3266:	80 81       	ld	r24, Z
    3268:	e8 89       	ldd	r30, Y+16	; 0x10
    326a:	f9 89       	ldd	r31, Y+17	; 0x11
    326c:	91 81       	ldd	r25, Z+1	; 0x01
    326e:	9e 01       	movw	r18, r28
    3270:	21 5f       	subi	r18, 0xF1	; 241
    3272:	3f 4f       	sbci	r19, 0xFF	; 255
    3274:	69 2f       	mov	r22, r25
    3276:	a9 01       	movw	r20, r18
    3278:	0e 94 c3 11 	call	0x2386	; 0x2386 <MDIO_GetPinValue>

	if(copy_u8PinVal == ptr_PB->PB_mode)   // in this case the button is pressed
    327c:	e8 89       	ldd	r30, Y+16	; 0x10
    327e:	f9 89       	ldd	r31, Y+17	; 0x11
    3280:	92 81       	ldd	r25, Z+2	; 0x02
    3282:	8f 85       	ldd	r24, Y+15	; 0x0f
    3284:	98 17       	cp	r25, r24
    3286:	09 f0       	breq	.+2      	; 0x328a <PB_voidReadState+0x44>
    3288:	9f c0       	rjmp	.+318    	; 0x33c8 <PB_voidReadState+0x182>
    328a:	80 e0       	ldi	r24, 0x00	; 0
    328c:	90 e0       	ldi	r25, 0x00	; 0
    328e:	a0 ea       	ldi	r26, 0xA0	; 160
    3290:	b1 e4       	ldi	r27, 0x41	; 65
    3292:	8b 87       	std	Y+11, r24	; 0x0b
    3294:	9c 87       	std	Y+12, r25	; 0x0c
    3296:	ad 87       	std	Y+13, r26	; 0x0d
    3298:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    329a:	6b 85       	ldd	r22, Y+11	; 0x0b
    329c:	7c 85       	ldd	r23, Y+12	; 0x0c
    329e:	8d 85       	ldd	r24, Y+13	; 0x0d
    32a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    32a2:	20 e0       	ldi	r18, 0x00	; 0
    32a4:	30 e0       	ldi	r19, 0x00	; 0
    32a6:	4a e7       	ldi	r20, 0x7A	; 122
    32a8:	55 e4       	ldi	r21, 0x45	; 69
    32aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32ae:	dc 01       	movw	r26, r24
    32b0:	cb 01       	movw	r24, r22
    32b2:	8f 83       	std	Y+7, r24	; 0x07
    32b4:	98 87       	std	Y+8, r25	; 0x08
    32b6:	a9 87       	std	Y+9, r26	; 0x09
    32b8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    32ba:	6f 81       	ldd	r22, Y+7	; 0x07
    32bc:	78 85       	ldd	r23, Y+8	; 0x08
    32be:	89 85       	ldd	r24, Y+9	; 0x09
    32c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    32c2:	20 e0       	ldi	r18, 0x00	; 0
    32c4:	30 e0       	ldi	r19, 0x00	; 0
    32c6:	40 e8       	ldi	r20, 0x80	; 128
    32c8:	5f e3       	ldi	r21, 0x3F	; 63
    32ca:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    32ce:	88 23       	and	r24, r24
    32d0:	2c f4       	brge	.+10     	; 0x32dc <PB_voidReadState+0x96>
		__ticks = 1;
    32d2:	81 e0       	ldi	r24, 0x01	; 1
    32d4:	90 e0       	ldi	r25, 0x00	; 0
    32d6:	9e 83       	std	Y+6, r25	; 0x06
    32d8:	8d 83       	std	Y+5, r24	; 0x05
    32da:	3f c0       	rjmp	.+126    	; 0x335a <PB_voidReadState+0x114>
	else if (__tmp > 65535)
    32dc:	6f 81       	ldd	r22, Y+7	; 0x07
    32de:	78 85       	ldd	r23, Y+8	; 0x08
    32e0:	89 85       	ldd	r24, Y+9	; 0x09
    32e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    32e4:	20 e0       	ldi	r18, 0x00	; 0
    32e6:	3f ef       	ldi	r19, 0xFF	; 255
    32e8:	4f e7       	ldi	r20, 0x7F	; 127
    32ea:	57 e4       	ldi	r21, 0x47	; 71
    32ec:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    32f0:	18 16       	cp	r1, r24
    32f2:	4c f5       	brge	.+82     	; 0x3346 <PB_voidReadState+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    32f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    32f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    32fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    32fc:	20 e0       	ldi	r18, 0x00	; 0
    32fe:	30 e0       	ldi	r19, 0x00	; 0
    3300:	40 e2       	ldi	r20, 0x20	; 32
    3302:	51 e4       	ldi	r21, 0x41	; 65
    3304:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3308:	dc 01       	movw	r26, r24
    330a:	cb 01       	movw	r24, r22
    330c:	bc 01       	movw	r22, r24
    330e:	cd 01       	movw	r24, r26
    3310:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3314:	dc 01       	movw	r26, r24
    3316:	cb 01       	movw	r24, r22
    3318:	9e 83       	std	Y+6, r25	; 0x06
    331a:	8d 83       	std	Y+5, r24	; 0x05
    331c:	0f c0       	rjmp	.+30     	; 0x333c <PB_voidReadState+0xf6>
    331e:	80 e9       	ldi	r24, 0x90	; 144
    3320:	91 e0       	ldi	r25, 0x01	; 1
    3322:	9c 83       	std	Y+4, r25	; 0x04
    3324:	8b 83       	std	Y+3, r24	; 0x03
    3326:	8b 81       	ldd	r24, Y+3	; 0x03
    3328:	9c 81       	ldd	r25, Y+4	; 0x04
    332a:	01 97       	sbiw	r24, 0x01	; 1
    332c:	f1 f7       	brne	.-4      	; 0x332a <PB_voidReadState+0xe4>
    332e:	9c 83       	std	Y+4, r25	; 0x04
    3330:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3332:	8d 81       	ldd	r24, Y+5	; 0x05
    3334:	9e 81       	ldd	r25, Y+6	; 0x06
    3336:	01 97       	sbiw	r24, 0x01	; 1
    3338:	9e 83       	std	Y+6, r25	; 0x06
    333a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    333c:	8d 81       	ldd	r24, Y+5	; 0x05
    333e:	9e 81       	ldd	r25, Y+6	; 0x06
    3340:	00 97       	sbiw	r24, 0x00	; 0
    3342:	69 f7       	brne	.-38     	; 0x331e <PB_voidReadState+0xd8>
    3344:	14 c0       	rjmp	.+40     	; 0x336e <PB_voidReadState+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3346:	6f 81       	ldd	r22, Y+7	; 0x07
    3348:	78 85       	ldd	r23, Y+8	; 0x08
    334a:	89 85       	ldd	r24, Y+9	; 0x09
    334c:	9a 85       	ldd	r25, Y+10	; 0x0a
    334e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3352:	dc 01       	movw	r26, r24
    3354:	cb 01       	movw	r24, r22
    3356:	9e 83       	std	Y+6, r25	; 0x06
    3358:	8d 83       	std	Y+5, r24	; 0x05
    335a:	8d 81       	ldd	r24, Y+5	; 0x05
    335c:	9e 81       	ldd	r25, Y+6	; 0x06
    335e:	9a 83       	std	Y+2, r25	; 0x02
    3360:	89 83       	std	Y+1, r24	; 0x01
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	9a 81       	ldd	r25, Y+2	; 0x02
    3366:	01 97       	sbiw	r24, 0x01	; 1
    3368:	f1 f7       	brne	.-4      	; 0x3366 <PB_voidReadState+0x120>
    336a:	9a 83       	std	Y+2, r25	; 0x02
    336c:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(20);
		MDIO_GetPinValue(ptr_PB->PB_port, ptr_PB->PB_Pin, &copy_u8PinVal);
    336e:	e8 89       	ldd	r30, Y+16	; 0x10
    3370:	f9 89       	ldd	r31, Y+17	; 0x11
    3372:	80 81       	ld	r24, Z
    3374:	e8 89       	ldd	r30, Y+16	; 0x10
    3376:	f9 89       	ldd	r31, Y+17	; 0x11
    3378:	91 81       	ldd	r25, Z+1	; 0x01
    337a:	9e 01       	movw	r18, r28
    337c:	21 5f       	subi	r18, 0xF1	; 241
    337e:	3f 4f       	sbci	r19, 0xFF	; 255
    3380:	69 2f       	mov	r22, r25
    3382:	a9 01       	movw	r20, r18
    3384:	0e 94 c3 11 	call	0x2386	; 0x2386 <MDIO_GetPinValue>
		if(copy_u8PinVal == ptr_PB->PB_mode)
    3388:	e8 89       	ldd	r30, Y+16	; 0x10
    338a:	f9 89       	ldd	r31, Y+17	; 0x11
    338c:	92 81       	ldd	r25, Z+2	; 0x02
    338e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3390:	98 17       	cp	r25, r24
    3392:	a1 f4       	brne	.+40     	; 0x33bc <PB_voidReadState+0x176>
		{
			// check button previous state
			if(copy_u8state == NOT_PRESSED) // 1st press
    3394:	80 91 d2 01 	lds	r24, 0x01D2
    3398:	88 23       	and	r24, r24
    339a:	41 f4       	brne	.+16     	; 0x33ac <PB_voidReadState+0x166>
			{
				copy_u8state = PRESSED;
    339c:	81 e0       	ldi	r24, 0x01	; 1
    339e:	80 93 d2 01 	sts	0x01D2, r24
				* pstate = PRESSED;
    33a2:	ea 89       	ldd	r30, Y+18	; 0x12
    33a4:	fb 89       	ldd	r31, Y+19	; 0x13
    33a6:	81 e0       	ldi	r24, 0x01	; 1
    33a8:	80 83       	st	Z, r24
    33aa:	13 c0       	rjmp	.+38     	; 0x33d2 <PB_voidReadState+0x18c>

			}
			else if(copy_u8state == PRESSED)// trapped (long press)
    33ac:	80 91 d2 01 	lds	r24, 0x01D2
    33b0:	81 30       	cpi	r24, 0x01	; 1
    33b2:	79 f4       	brne	.+30     	; 0x33d2 <PB_voidReadState+0x18c>
			{
				* pstate = NOT_PRESSED;
    33b4:	ea 89       	ldd	r30, Y+18	; 0x12
    33b6:	fb 89       	ldd	r31, Y+19	; 0x13
    33b8:	10 82       	st	Z, r1
    33ba:	0b c0       	rjmp	.+22     	; 0x33d2 <PB_voidReadState+0x18c>
			{
				//nothing
			}
		}// 2nd read after delay
		else {//Noise
			* pstate = NOT_PRESSED;
    33bc:	ea 89       	ldd	r30, Y+18	; 0x12
    33be:	fb 89       	ldd	r31, Y+19	; 0x13
    33c0:	10 82       	st	Z, r1
			copy_u8state = NOT_PRESSED;
    33c2:	10 92 d2 01 	sts	0x01D2, r1
    33c6:	05 c0       	rjmp	.+10     	; 0x33d2 <PB_voidReadState+0x18c>
		}

	}// 1st read befor delay
	else
	{
		* pstate = NOT_PRESSED;
    33c8:	ea 89       	ldd	r30, Y+18	; 0x12
    33ca:	fb 89       	ldd	r31, Y+19	; 0x13
    33cc:	10 82       	st	Z, r1
		copy_u8state = NOT_PRESSED;
    33ce:	10 92 d2 01 	sts	0x01D2, r1
	}

}
    33d2:	63 96       	adiw	r28, 0x13	; 19
    33d4:	0f b6       	in	r0, 0x3f	; 63
    33d6:	f8 94       	cli
    33d8:	de bf       	out	0x3e, r29	; 62
    33da:	0f be       	out	0x3f, r0	; 63
    33dc:	cd bf       	out	0x3d, r28	; 61
    33de:	cf 91       	pop	r28
    33e0:	df 91       	pop	r29
    33e2:	08 95       	ret

000033e4 <HLED_voidInit>:
#include "HLED_private.h"
#include "HLED_config.h"
#include "HLED_interface.h"

void HLED_voidInit(Led_t copy_ledId)
{
    33e4:	df 93       	push	r29
    33e6:	cf 93       	push	r28
    33e8:	00 d0       	rcall	.+0      	; 0x33ea <HLED_voidInit+0x6>
    33ea:	0f 92       	push	r0
    33ec:	cd b7       	in	r28, 0x3d	; 61
    33ee:	de b7       	in	r29, 0x3e	; 62
    33f0:	89 83       	std	Y+1, r24	; 0x01

	switch(copy_ledId){
    33f2:	89 81       	ldd	r24, Y+1	; 0x01
    33f4:	28 2f       	mov	r18, r24
    33f6:	30 e0       	ldi	r19, 0x00	; 0
    33f8:	3b 83       	std	Y+3, r19	; 0x03
    33fa:	2a 83       	std	Y+2, r18	; 0x02
    33fc:	8a 81       	ldd	r24, Y+2	; 0x02
    33fe:	9b 81       	ldd	r25, Y+3	; 0x03
    3400:	81 30       	cpi	r24, 0x01	; 1
    3402:	91 05       	cpc	r25, r1
    3404:	d9 f0       	breq	.+54     	; 0x343c <HLED_voidInit+0x58>
    3406:	2a 81       	ldd	r18, Y+2	; 0x02
    3408:	3b 81       	ldd	r19, Y+3	; 0x03
    340a:	22 30       	cpi	r18, 0x02	; 2
    340c:	31 05       	cpc	r19, r1
    340e:	2c f4       	brge	.+10     	; 0x341a <HLED_voidInit+0x36>
    3410:	8a 81       	ldd	r24, Y+2	; 0x02
    3412:	9b 81       	ldd	r25, Y+3	; 0x03
    3414:	00 97       	sbiw	r24, 0x00	; 0
    3416:	61 f0       	breq	.+24     	; 0x3430 <HLED_voidInit+0x4c>
    3418:	22 c0       	rjmp	.+68     	; 0x345e <HLED_voidInit+0x7a>
    341a:	2a 81       	ldd	r18, Y+2	; 0x02
    341c:	3b 81       	ldd	r19, Y+3	; 0x03
    341e:	22 30       	cpi	r18, 0x02	; 2
    3420:	31 05       	cpc	r19, r1
    3422:	91 f0       	breq	.+36     	; 0x3448 <HLED_voidInit+0x64>
    3424:	8a 81       	ldd	r24, Y+2	; 0x02
    3426:	9b 81       	ldd	r25, Y+3	; 0x03
    3428:	83 30       	cpi	r24, 0x03	; 3
    342a:	91 05       	cpc	r25, r1
    342c:	99 f0       	breq	.+38     	; 0x3454 <HLED_voidInit+0x70>
    342e:	17 c0       	rjmp	.+46     	; 0x345e <HLED_voidInit+0x7a>
	case LED_YELLOW:
		MDIO_SetPinDirection (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_OUTPUT);
    3430:	80 e0       	ldi	r24, 0x00	; 0
    3432:	66 e0       	ldi	r22, 0x06	; 6
    3434:	41 e0       	ldi	r20, 0x01	; 1
    3436:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
    343a:	11 c0       	rjmp	.+34     	; 0x345e <HLED_voidInit+0x7a>
		break;
	case LED_GREEN:
		MDIO_SetPinDirection (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_OUTPUT);
    343c:	80 e0       	ldi	r24, 0x00	; 0
    343e:	64 e0       	ldi	r22, 0x04	; 4
    3440:	41 e0       	ldi	r20, 0x01	; 1
    3442:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
    3446:	0b c0       	rjmp	.+22     	; 0x345e <HLED_voidInit+0x7a>
		break;
	case LED_RED:
		MDIO_SetPinDirection (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_OUTPUT);
    3448:	81 e0       	ldi	r24, 0x01	; 1
    344a:	67 e0       	ldi	r22, 0x07	; 7
    344c:	41 e0       	ldi	r20, 0x01	; 1
    344e:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
    3452:	05 c0       	rjmp	.+10     	; 0x345e <HLED_voidInit+0x7a>

		break;
	case LED_BLUE:
		MDIO_SetPinDirection (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_OUTPUT);
    3454:	80 e0       	ldi	r24, 0x00	; 0
    3456:	65 e0       	ldi	r22, 0x05	; 5
    3458:	41 e0       	ldi	r20, 0x01	; 1
    345a:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>


	}


}
    345e:	0f 90       	pop	r0
    3460:	0f 90       	pop	r0
    3462:	0f 90       	pop	r0
    3464:	cf 91       	pop	r28
    3466:	df 91       	pop	r29
    3468:	08 95       	ret

0000346a <HLED_voidTurnOn>:
void HLED_voidTurnOn(Led_t copy_ledId)
{
    346a:	df 93       	push	r29
    346c:	cf 93       	push	r28
    346e:	00 d0       	rcall	.+0      	; 0x3470 <HLED_voidTurnOn+0x6>
    3470:	0f 92       	push	r0
    3472:	cd b7       	in	r28, 0x3d	; 61
    3474:	de b7       	in	r29, 0x3e	; 62
    3476:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    3478:	89 81       	ldd	r24, Y+1	; 0x01
    347a:	28 2f       	mov	r18, r24
    347c:	30 e0       	ldi	r19, 0x00	; 0
    347e:	3b 83       	std	Y+3, r19	; 0x03
    3480:	2a 83       	std	Y+2, r18	; 0x02
    3482:	8a 81       	ldd	r24, Y+2	; 0x02
    3484:	9b 81       	ldd	r25, Y+3	; 0x03
    3486:	81 30       	cpi	r24, 0x01	; 1
    3488:	91 05       	cpc	r25, r1
    348a:	d9 f0       	breq	.+54     	; 0x34c2 <HLED_voidTurnOn+0x58>
    348c:	2a 81       	ldd	r18, Y+2	; 0x02
    348e:	3b 81       	ldd	r19, Y+3	; 0x03
    3490:	22 30       	cpi	r18, 0x02	; 2
    3492:	31 05       	cpc	r19, r1
    3494:	2c f4       	brge	.+10     	; 0x34a0 <HLED_voidTurnOn+0x36>
    3496:	8a 81       	ldd	r24, Y+2	; 0x02
    3498:	9b 81       	ldd	r25, Y+3	; 0x03
    349a:	00 97       	sbiw	r24, 0x00	; 0
    349c:	61 f0       	breq	.+24     	; 0x34b6 <HLED_voidTurnOn+0x4c>
    349e:	22 c0       	rjmp	.+68     	; 0x34e4 <HLED_voidTurnOn+0x7a>
    34a0:	2a 81       	ldd	r18, Y+2	; 0x02
    34a2:	3b 81       	ldd	r19, Y+3	; 0x03
    34a4:	22 30       	cpi	r18, 0x02	; 2
    34a6:	31 05       	cpc	r19, r1
    34a8:	91 f0       	breq	.+36     	; 0x34ce <HLED_voidTurnOn+0x64>
    34aa:	8a 81       	ldd	r24, Y+2	; 0x02
    34ac:	9b 81       	ldd	r25, Y+3	; 0x03
    34ae:	83 30       	cpi	r24, 0x03	; 3
    34b0:	91 05       	cpc	r25, r1
    34b2:	99 f0       	breq	.+38     	; 0x34da <HLED_voidTurnOn+0x70>
    34b4:	17 c0       	rjmp	.+46     	; 0x34e4 <HLED_voidTurnOn+0x7a>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_HIGH);
    34b6:	80 e0       	ldi	r24, 0x00	; 0
    34b8:	66 e0       	ldi	r22, 0x06	; 6
    34ba:	41 e0       	ldi	r20, 0x01	; 1
    34bc:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    34c0:	11 c0       	rjmp	.+34     	; 0x34e4 <HLED_voidTurnOn+0x7a>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_HIGH);
    34c2:	80 e0       	ldi	r24, 0x00	; 0
    34c4:	64 e0       	ldi	r22, 0x04	; 4
    34c6:	41 e0       	ldi	r20, 0x01	; 1
    34c8:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    34cc:	0b c0       	rjmp	.+22     	; 0x34e4 <HLED_voidTurnOn+0x7a>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_HIGH);
    34ce:	81 e0       	ldi	r24, 0x01	; 1
    34d0:	67 e0       	ldi	r22, 0x07	; 7
    34d2:	41 e0       	ldi	r20, 0x01	; 1
    34d4:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    34d8:	05 c0       	rjmp	.+10     	; 0x34e4 <HLED_voidTurnOn+0x7a>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_HIGH);
    34da:	80 e0       	ldi	r24, 0x00	; 0
    34dc:	65 e0       	ldi	r22, 0x05	; 5
    34de:	41 e0       	ldi	r20, 0x01	; 1
    34e0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
			break;

	}


}
    34e4:	0f 90       	pop	r0
    34e6:	0f 90       	pop	r0
    34e8:	0f 90       	pop	r0
    34ea:	cf 91       	pop	r28
    34ec:	df 91       	pop	r29
    34ee:	08 95       	ret

000034f0 <HLED_voidTurnOff>:
void HLED_voidTurnOff(Led_t copy_ledId)
{
    34f0:	df 93       	push	r29
    34f2:	cf 93       	push	r28
    34f4:	00 d0       	rcall	.+0      	; 0x34f6 <HLED_voidTurnOff+0x6>
    34f6:	0f 92       	push	r0
    34f8:	cd b7       	in	r28, 0x3d	; 61
    34fa:	de b7       	in	r29, 0x3e	; 62
    34fc:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    34fe:	89 81       	ldd	r24, Y+1	; 0x01
    3500:	28 2f       	mov	r18, r24
    3502:	30 e0       	ldi	r19, 0x00	; 0
    3504:	3b 83       	std	Y+3, r19	; 0x03
    3506:	2a 83       	std	Y+2, r18	; 0x02
    3508:	8a 81       	ldd	r24, Y+2	; 0x02
    350a:	9b 81       	ldd	r25, Y+3	; 0x03
    350c:	81 30       	cpi	r24, 0x01	; 1
    350e:	91 05       	cpc	r25, r1
    3510:	d9 f0       	breq	.+54     	; 0x3548 <HLED_voidTurnOff+0x58>
    3512:	2a 81       	ldd	r18, Y+2	; 0x02
    3514:	3b 81       	ldd	r19, Y+3	; 0x03
    3516:	22 30       	cpi	r18, 0x02	; 2
    3518:	31 05       	cpc	r19, r1
    351a:	2c f4       	brge	.+10     	; 0x3526 <HLED_voidTurnOff+0x36>
    351c:	8a 81       	ldd	r24, Y+2	; 0x02
    351e:	9b 81       	ldd	r25, Y+3	; 0x03
    3520:	00 97       	sbiw	r24, 0x00	; 0
    3522:	61 f0       	breq	.+24     	; 0x353c <HLED_voidTurnOff+0x4c>
    3524:	22 c0       	rjmp	.+68     	; 0x356a <HLED_voidTurnOff+0x7a>
    3526:	2a 81       	ldd	r18, Y+2	; 0x02
    3528:	3b 81       	ldd	r19, Y+3	; 0x03
    352a:	22 30       	cpi	r18, 0x02	; 2
    352c:	31 05       	cpc	r19, r1
    352e:	91 f0       	breq	.+36     	; 0x3554 <HLED_voidTurnOff+0x64>
    3530:	8a 81       	ldd	r24, Y+2	; 0x02
    3532:	9b 81       	ldd	r25, Y+3	; 0x03
    3534:	83 30       	cpi	r24, 0x03	; 3
    3536:	91 05       	cpc	r25, r1
    3538:	99 f0       	breq	.+38     	; 0x3560 <HLED_voidTurnOff+0x70>
    353a:	17 c0       	rjmp	.+46     	; 0x356a <HLED_voidTurnOff+0x7a>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_YELLOW_PORT, LED_YELLOW_PIN, DIO_u8PIN_LOW);
    353c:	80 e0       	ldi	r24, 0x00	; 0
    353e:	66 e0       	ldi	r22, 0x06	; 6
    3540:	40 e0       	ldi	r20, 0x00	; 0
    3542:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    3546:	11 c0       	rjmp	.+34     	; 0x356a <HLED_voidTurnOff+0x7a>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_GREEN_PORT, LED_GREEN_PIN, DIO_u8PIN_LOW);
    3548:	80 e0       	ldi	r24, 0x00	; 0
    354a:	64 e0       	ldi	r22, 0x04	; 4
    354c:	40 e0       	ldi	r20, 0x00	; 0
    354e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    3552:	0b c0       	rjmp	.+22     	; 0x356a <HLED_voidTurnOff+0x7a>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_RED_PORT, LED_RED_PIN, DIO_u8PIN_LOW);
    3554:	81 e0       	ldi	r24, 0x01	; 1
    3556:	67 e0       	ldi	r22, 0x07	; 7
    3558:	40 e0       	ldi	r20, 0x00	; 0
    355a:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    355e:	05 c0       	rjmp	.+10     	; 0x356a <HLED_voidTurnOff+0x7a>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_SetPinValue (LED_BLUE_PORT, LED_BLUE_PIN, DIO_u8PIN_LOW);
    3560:	80 e0       	ldi	r24, 0x00	; 0
    3562:	65 e0       	ldi	r22, 0x05	; 5
    3564:	40 e0       	ldi	r20, 0x00	; 0
    3566:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
#endif
			break;

	}

}
    356a:	0f 90       	pop	r0
    356c:	0f 90       	pop	r0
    356e:	0f 90       	pop	r0
    3570:	cf 91       	pop	r28
    3572:	df 91       	pop	r29
    3574:	08 95       	ret

00003576 <HLED_voidToggle>:
void HLED_voidToggle(Led_t copy_ledId)
{
    3576:	df 93       	push	r29
    3578:	cf 93       	push	r28
    357a:	00 d0       	rcall	.+0      	; 0x357c <HLED_voidToggle+0x6>
    357c:	0f 92       	push	r0
    357e:	cd b7       	in	r28, 0x3d	; 61
    3580:	de b7       	in	r29, 0x3e	; 62
    3582:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_ledId){
    3584:	89 81       	ldd	r24, Y+1	; 0x01
    3586:	28 2f       	mov	r18, r24
    3588:	30 e0       	ldi	r19, 0x00	; 0
    358a:	3b 83       	std	Y+3, r19	; 0x03
    358c:	2a 83       	std	Y+2, r18	; 0x02
    358e:	8a 81       	ldd	r24, Y+2	; 0x02
    3590:	9b 81       	ldd	r25, Y+3	; 0x03
    3592:	81 30       	cpi	r24, 0x01	; 1
    3594:	91 05       	cpc	r25, r1
    3596:	d1 f0       	breq	.+52     	; 0x35cc <HLED_voidToggle+0x56>
    3598:	2a 81       	ldd	r18, Y+2	; 0x02
    359a:	3b 81       	ldd	r19, Y+3	; 0x03
    359c:	22 30       	cpi	r18, 0x02	; 2
    359e:	31 05       	cpc	r19, r1
    35a0:	2c f4       	brge	.+10     	; 0x35ac <HLED_voidToggle+0x36>
    35a2:	8a 81       	ldd	r24, Y+2	; 0x02
    35a4:	9b 81       	ldd	r25, Y+3	; 0x03
    35a6:	00 97       	sbiw	r24, 0x00	; 0
    35a8:	61 f0       	breq	.+24     	; 0x35c2 <HLED_voidToggle+0x4c>
    35aa:	1e c0       	rjmp	.+60     	; 0x35e8 <HLED_voidToggle+0x72>
    35ac:	2a 81       	ldd	r18, Y+2	; 0x02
    35ae:	3b 81       	ldd	r19, Y+3	; 0x03
    35b0:	22 30       	cpi	r18, 0x02	; 2
    35b2:	31 05       	cpc	r19, r1
    35b4:	81 f0       	breq	.+32     	; 0x35d6 <HLED_voidToggle+0x60>
    35b6:	8a 81       	ldd	r24, Y+2	; 0x02
    35b8:	9b 81       	ldd	r25, Y+3	; 0x03
    35ba:	83 30       	cpi	r24, 0x03	; 3
    35bc:	91 05       	cpc	r25, r1
    35be:	81 f0       	breq	.+32     	; 0x35e0 <HLED_voidToggle+0x6a>
    35c0:	13 c0       	rjmp	.+38     	; 0x35e8 <HLED_voidToggle+0x72>
		case LED_YELLOW:
#if LED_YELLOW_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_YELLOW_PORT, LED_YELLOW_PIN);
    35c2:	80 e0       	ldi	r24, 0x00	; 0
    35c4:	66 e0       	ldi	r22, 0x06	; 6
    35c6:	0e 94 1f 13 	call	0x263e	; 0x263e <MDIO_TogglePinValue>
    35ca:	0e c0       	rjmp	.+28     	; 0x35e8 <HLED_voidToggle+0x72>
#endif
			break;

		case LED_GREEN:
#if LED_GREEN_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_GREEN_PORT, LED_GREEN_PIN);
    35cc:	80 e0       	ldi	r24, 0x00	; 0
    35ce:	64 e0       	ldi	r22, 0x04	; 4
    35d0:	0e 94 1f 13 	call	0x263e	; 0x263e <MDIO_TogglePinValue>
    35d4:	09 c0       	rjmp	.+18     	; 0x35e8 <HLED_voidToggle+0x72>
#endif
			break;

		case LED_RED:
#if LED_RED_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_RED_PORT, LED_RED_PIN);
    35d6:	81 e0       	ldi	r24, 0x01	; 1
    35d8:	67 e0       	ldi	r22, 0x07	; 7
    35da:	0e 94 1f 13 	call	0x263e	; 0x263e <MDIO_TogglePinValue>
    35de:	04 c0       	rjmp	.+8      	; 0x35e8 <HLED_voidToggle+0x72>

#endif
			break;
		case LED_BLUE:
#if LED_BLUE_DIR == LED_DIR_FORWARD
			MDIO_TogglePinValue (LED_BLUE_PORT, LED_BLUE_PIN);
    35e0:	80 e0       	ldi	r24, 0x00	; 0
    35e2:	65 e0       	ldi	r22, 0x05	; 5
    35e4:	0e 94 1f 13 	call	0x263e	; 0x263e <MDIO_TogglePinValue>
#endif
			break;

	}

}
    35e8:	0f 90       	pop	r0
    35ea:	0f 90       	pop	r0
    35ec:	0f 90       	pop	r0
    35ee:	cf 91       	pop	r28
    35f0:	df 91       	pop	r29
    35f2:	08 95       	ret

000035f4 <HKPD_voidInit>:
#include "KEYPAD_private.h"

u8 KPD_u8ArrayValue[ROW_NUM][COL_NUM] = KP_MODE;

void HKPD_voidInit(void)
{
    35f4:	df 93       	push	r29
    35f6:	cf 93       	push	r28
    35f8:	cd b7       	in	r28, 0x3d	; 61
    35fa:	de b7       	in	r29, 0x3e	; 62
	//column input
	MDIO_SetPinDirection(KEYPAD_C0_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    35fc:	83 e0       	ldi	r24, 0x03	; 3
    35fe:	67 e0       	ldi	r22, 0x07	; 7
    3600:	40 e0       	ldi	r20, 0x00	; 0
    3602:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C1_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    3606:	83 e0       	ldi	r24, 0x03	; 3
    3608:	67 e0       	ldi	r22, 0x07	; 7
    360a:	40 e0       	ldi	r20, 0x00	; 0
    360c:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C2_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    3610:	83 e0       	ldi	r24, 0x03	; 3
    3612:	67 e0       	ldi	r22, 0x07	; 7
    3614:	40 e0       	ldi	r20, 0x00	; 0
    3616:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_C3_PORT, KEYPAD_C0_PIN, DIO_u8PIN_INPUT);
    361a:	83 e0       	ldi	r24, 0x03	; 3
    361c:	67 e0       	ldi	r22, 0x07	; 7
    361e:	40 e0       	ldi	r20, 0x00	; 0
    3620:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>

	MDIO_SetPinValue(KEYPAD_C0_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    3624:	83 e0       	ldi	r24, 0x03	; 3
    3626:	67 e0       	ldi	r22, 0x07	; 7
    3628:	41 e0       	ldi	r20, 0x01	; 1
    362a:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C1_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    362e:	83 e0       	ldi	r24, 0x03	; 3
    3630:	67 e0       	ldi	r22, 0x07	; 7
    3632:	41 e0       	ldi	r20, 0x01	; 1
    3634:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C2_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    3638:	83 e0       	ldi	r24, 0x03	; 3
    363a:	67 e0       	ldi	r22, 0x07	; 7
    363c:	41 e0       	ldi	r20, 0x01	; 1
    363e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(KEYPAD_C3_PORT, KEYPAD_C0_PIN, DIO_u8PIN_HIGH);
    3642:	83 e0       	ldi	r24, 0x03	; 3
    3644:	67 e0       	ldi	r22, 0x07	; 7
    3646:	41 e0       	ldi	r20, 0x01	; 1
    3648:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

	//row output
	MDIO_SetPinDirection(KEYPAD_R0_PORT, KEYPAD_R0_PIN, DIO_u8PIN_OUTPUT);
    364c:	82 e0       	ldi	r24, 0x02	; 2
    364e:	65 e0       	ldi	r22, 0x05	; 5
    3650:	41 e0       	ldi	r20, 0x01	; 1
    3652:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R1_PORT, KEYPAD_R1_PIN, DIO_u8PIN_OUTPUT);
    3656:	82 e0       	ldi	r24, 0x02	; 2
    3658:	64 e0       	ldi	r22, 0x04	; 4
    365a:	41 e0       	ldi	r20, 0x01	; 1
    365c:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R2_PORT, KEYPAD_R2_PIN, DIO_u8PIN_OUTPUT);
    3660:	82 e0       	ldi	r24, 0x02	; 2
    3662:	63 e0       	ldi	r22, 0x03	; 3
    3664:	41 e0       	ldi	r20, 0x01	; 1
    3666:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(KEYPAD_R3_PORT, KEYPAD_R3_PIN, DIO_u8PIN_OUTPUT);
    366a:	82 e0       	ldi	r24, 0x02	; 2
    366c:	62 e0       	ldi	r22, 0x02	; 2
    366e:	41 e0       	ldi	r20, 0x01	; 1
    3670:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>


}
    3674:	cf 91       	pop	r28
    3676:	df 91       	pop	r29
    3678:	08 95       	ret

0000367a <HKPD_u8GetPressedKey>:

void HKPD_u8GetPressedKey(u8 * pPressedKey)
{
    367a:	df 93       	push	r29
    367c:	cf 93       	push	r28
    367e:	cd b7       	in	r28, 0x3d	; 61
    3680:	de b7       	in	r29, 0x3e	; 62
    3682:	63 97       	sbiw	r28, 0x13	; 19
    3684:	0f b6       	in	r0, 0x3f	; 63
    3686:	f8 94       	cli
    3688:	de bf       	out	0x3e, r29	; 62
    368a:	0f be       	out	0x3f, r0	; 63
    368c:	cd bf       	out	0x3d, r28	; 61
    368e:	9b 8b       	std	Y+19, r25	; 0x13
    3690:	8a 8b       	std	Y+18, r24	; 0x12
	* pPressedKey = KPD_NO_PRESSED_KEY;
    3692:	ea 89       	ldd	r30, Y+18	; 0x12
    3694:	fb 89       	ldd	r31, Y+19	; 0x13
    3696:	8f ef       	ldi	r24, 0xFF	; 255
    3698:	80 83       	st	Z, r24
	//u8 copy_u8stateflag =
	u8 Local_u8ColCounter = COL_INIT;
    369a:	18 8a       	std	Y+16, r1	; 0x10
	u8 Local_u8RowCounter = ROW_INIT;
    369c:	1f 86       	std	Y+15, r1	; 0x0f

	u8 Local_u8PinValue = 1;
    369e:	81 e0       	ldi	r24, 0x01	; 1
    36a0:	89 8b       	std	Y+17, r24	; 0x11

	do
	{

		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
    36a2:	1f 86       	std	Y+15, r1	; 0x0f
    36a4:	05 c1       	rjmp	.+522    	; 0x38b0 <HKPD_u8GetPressedKey+0x236>
		{
			/* Activate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_LOW);
    36a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    36a8:	88 2f       	mov	r24, r24
    36aa:	90 e0       	ldi	r25, 0x00	; 0
    36ac:	fc 01       	movw	r30, r24
    36ae:	ea 57       	subi	r30, 0x7A	; 122
    36b0:	fe 4f       	sbci	r31, 0xFE	; 254
    36b2:	20 81       	ld	r18, Z
    36b4:	8f 85       	ldd	r24, Y+15	; 0x0f
    36b6:	88 2f       	mov	r24, r24
    36b8:	90 e0       	ldi	r25, 0x00	; 0
    36ba:	fc 01       	movw	r30, r24
    36bc:	e6 57       	subi	r30, 0x76	; 118
    36be:	fe 4f       	sbci	r31, 0xFE	; 254
    36c0:	90 81       	ld	r25, Z
    36c2:	82 2f       	mov	r24, r18
    36c4:	69 2f       	mov	r22, r25
    36c6:	40 e0       	ldi	r20, 0x00	; 0
    36c8:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

			for (Local_u8ColCounter = COL_INIT; Local_u8ColCounter <= COL_NUM; Local_u8ColCounter++)
    36cc:	18 8a       	std	Y+16, r1	; 0x10
    36ce:	d6 c0       	rjmp	.+428    	; 0x387c <HKPD_u8GetPressedKey+0x202>
			{
				/* Read Current Column */
				MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    36d0:	88 89       	ldd	r24, Y+16	; 0x10
    36d2:	88 2f       	mov	r24, r24
    36d4:	90 e0       	ldi	r25, 0x00	; 0
    36d6:	fc 01       	movw	r30, r24
    36d8:	e2 57       	subi	r30, 0x72	; 114
    36da:	fe 4f       	sbci	r31, 0xFE	; 254
    36dc:	40 81       	ld	r20, Z
    36de:	88 89       	ldd	r24, Y+16	; 0x10
    36e0:	88 2f       	mov	r24, r24
    36e2:	90 e0       	ldi	r25, 0x00	; 0
    36e4:	fc 01       	movw	r30, r24
    36e6:	ee 56       	subi	r30, 0x6E	; 110
    36e8:	fe 4f       	sbci	r31, 0xFE	; 254
    36ea:	90 81       	ld	r25, Z
    36ec:	9e 01       	movw	r18, r28
    36ee:	2f 5e       	subi	r18, 0xEF	; 239
    36f0:	3f 4f       	sbci	r19, 0xFF	; 255
    36f2:	84 2f       	mov	r24, r20
    36f4:	69 2f       	mov	r22, r25
    36f6:	a9 01       	movw	r20, r18
    36f8:	0e 94 c3 11 	call	0x2386	; 0x2386 <MDIO_GetPinValue>
				if (DIO_u8PIN_LOW == Local_u8PinValue)
    36fc:	89 89       	ldd	r24, Y+17	; 0x11
    36fe:	88 23       	and	r24, r24
    3700:	09 f0       	breq	.+2      	; 0x3704 <HKPD_u8GetPressedKey+0x8a>
    3702:	b9 c0       	rjmp	.+370    	; 0x3876 <HKPD_u8GetPressedKey+0x1fc>
    3704:	80 e0       	ldi	r24, 0x00	; 0
    3706:	90 e0       	ldi	r25, 0x00	; 0
    3708:	a8 ec       	ldi	r26, 0xC8	; 200
    370a:	b1 e4       	ldi	r27, 0x41	; 65
    370c:	8b 87       	std	Y+11, r24	; 0x0b
    370e:	9c 87       	std	Y+12, r25	; 0x0c
    3710:	ad 87       	std	Y+13, r26	; 0x0d
    3712:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3714:	6b 85       	ldd	r22, Y+11	; 0x0b
    3716:	7c 85       	ldd	r23, Y+12	; 0x0c
    3718:	8d 85       	ldd	r24, Y+13	; 0x0d
    371a:	9e 85       	ldd	r25, Y+14	; 0x0e
    371c:	20 e0       	ldi	r18, 0x00	; 0
    371e:	30 e0       	ldi	r19, 0x00	; 0
    3720:	4a e7       	ldi	r20, 0x7A	; 122
    3722:	55 e4       	ldi	r21, 0x45	; 69
    3724:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3728:	dc 01       	movw	r26, r24
    372a:	cb 01       	movw	r24, r22
    372c:	8f 83       	std	Y+7, r24	; 0x07
    372e:	98 87       	std	Y+8, r25	; 0x08
    3730:	a9 87       	std	Y+9, r26	; 0x09
    3732:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3734:	6f 81       	ldd	r22, Y+7	; 0x07
    3736:	78 85       	ldd	r23, Y+8	; 0x08
    3738:	89 85       	ldd	r24, Y+9	; 0x09
    373a:	9a 85       	ldd	r25, Y+10	; 0x0a
    373c:	20 e0       	ldi	r18, 0x00	; 0
    373e:	30 e0       	ldi	r19, 0x00	; 0
    3740:	40 e8       	ldi	r20, 0x80	; 128
    3742:	5f e3       	ldi	r21, 0x3F	; 63
    3744:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3748:	88 23       	and	r24, r24
    374a:	2c f4       	brge	.+10     	; 0x3756 <HKPD_u8GetPressedKey+0xdc>
		__ticks = 1;
    374c:	81 e0       	ldi	r24, 0x01	; 1
    374e:	90 e0       	ldi	r25, 0x00	; 0
    3750:	9e 83       	std	Y+6, r25	; 0x06
    3752:	8d 83       	std	Y+5, r24	; 0x05
    3754:	3f c0       	rjmp	.+126    	; 0x37d4 <HKPD_u8GetPressedKey+0x15a>
	else if (__tmp > 65535)
    3756:	6f 81       	ldd	r22, Y+7	; 0x07
    3758:	78 85       	ldd	r23, Y+8	; 0x08
    375a:	89 85       	ldd	r24, Y+9	; 0x09
    375c:	9a 85       	ldd	r25, Y+10	; 0x0a
    375e:	20 e0       	ldi	r18, 0x00	; 0
    3760:	3f ef       	ldi	r19, 0xFF	; 255
    3762:	4f e7       	ldi	r20, 0x7F	; 127
    3764:	57 e4       	ldi	r21, 0x47	; 71
    3766:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    376a:	18 16       	cp	r1, r24
    376c:	4c f5       	brge	.+82     	; 0x37c0 <HKPD_u8GetPressedKey+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    376e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3770:	7c 85       	ldd	r23, Y+12	; 0x0c
    3772:	8d 85       	ldd	r24, Y+13	; 0x0d
    3774:	9e 85       	ldd	r25, Y+14	; 0x0e
    3776:	20 e0       	ldi	r18, 0x00	; 0
    3778:	30 e0       	ldi	r19, 0x00	; 0
    377a:	40 e2       	ldi	r20, 0x20	; 32
    377c:	51 e4       	ldi	r21, 0x41	; 65
    377e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3782:	dc 01       	movw	r26, r24
    3784:	cb 01       	movw	r24, r22
    3786:	bc 01       	movw	r22, r24
    3788:	cd 01       	movw	r24, r26
    378a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    378e:	dc 01       	movw	r26, r24
    3790:	cb 01       	movw	r24, r22
    3792:	9e 83       	std	Y+6, r25	; 0x06
    3794:	8d 83       	std	Y+5, r24	; 0x05
    3796:	0f c0       	rjmp	.+30     	; 0x37b6 <HKPD_u8GetPressedKey+0x13c>
    3798:	80 e9       	ldi	r24, 0x90	; 144
    379a:	91 e0       	ldi	r25, 0x01	; 1
    379c:	9c 83       	std	Y+4, r25	; 0x04
    379e:	8b 83       	std	Y+3, r24	; 0x03
    37a0:	8b 81       	ldd	r24, Y+3	; 0x03
    37a2:	9c 81       	ldd	r25, Y+4	; 0x04
    37a4:	01 97       	sbiw	r24, 0x01	; 1
    37a6:	f1 f7       	brne	.-4      	; 0x37a4 <HKPD_u8GetPressedKey+0x12a>
    37a8:	9c 83       	std	Y+4, r25	; 0x04
    37aa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    37ac:	8d 81       	ldd	r24, Y+5	; 0x05
    37ae:	9e 81       	ldd	r25, Y+6	; 0x06
    37b0:	01 97       	sbiw	r24, 0x01	; 1
    37b2:	9e 83       	std	Y+6, r25	; 0x06
    37b4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37b6:	8d 81       	ldd	r24, Y+5	; 0x05
    37b8:	9e 81       	ldd	r25, Y+6	; 0x06
    37ba:	00 97       	sbiw	r24, 0x00	; 0
    37bc:	69 f7       	brne	.-38     	; 0x3798 <HKPD_u8GetPressedKey+0x11e>
    37be:	14 c0       	rjmp	.+40     	; 0x37e8 <HKPD_u8GetPressedKey+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37c0:	6f 81       	ldd	r22, Y+7	; 0x07
    37c2:	78 85       	ldd	r23, Y+8	; 0x08
    37c4:	89 85       	ldd	r24, Y+9	; 0x09
    37c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    37c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37cc:	dc 01       	movw	r26, r24
    37ce:	cb 01       	movw	r24, r22
    37d0:	9e 83       	std	Y+6, r25	; 0x06
    37d2:	8d 83       	std	Y+5, r24	; 0x05
    37d4:	8d 81       	ldd	r24, Y+5	; 0x05
    37d6:	9e 81       	ldd	r25, Y+6	; 0x06
    37d8:	9a 83       	std	Y+2, r25	; 0x02
    37da:	89 83       	std	Y+1, r24	; 0x01
    37dc:	89 81       	ldd	r24, Y+1	; 0x01
    37de:	9a 81       	ldd	r25, Y+2	; 0x02
    37e0:	01 97       	sbiw	r24, 0x01	; 1
    37e2:	f1 f7       	brne	.-4      	; 0x37e0 <HKPD_u8GetPressedKey+0x166>
    37e4:	9a 83       	std	Y+2, r25	; 0x02
    37e6:	89 83       	std	Y+1, r24	; 0x01
				{
					/* Delay To Prevent Bouncing */
					_delay_ms(25);
					MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    37e8:	88 89       	ldd	r24, Y+16	; 0x10
    37ea:	88 2f       	mov	r24, r24
    37ec:	90 e0       	ldi	r25, 0x00	; 0
    37ee:	fc 01       	movw	r30, r24
    37f0:	e2 57       	subi	r30, 0x72	; 114
    37f2:	fe 4f       	sbci	r31, 0xFE	; 254
    37f4:	40 81       	ld	r20, Z
    37f6:	88 89       	ldd	r24, Y+16	; 0x10
    37f8:	88 2f       	mov	r24, r24
    37fa:	90 e0       	ldi	r25, 0x00	; 0
    37fc:	fc 01       	movw	r30, r24
    37fe:	ee 56       	subi	r30, 0x6E	; 110
    3800:	fe 4f       	sbci	r31, 0xFE	; 254
    3802:	90 81       	ld	r25, Z
    3804:	9e 01       	movw	r18, r28
    3806:	2f 5e       	subi	r18, 0xEF	; 239
    3808:	3f 4f       	sbci	r19, 0xFF	; 255
    380a:	84 2f       	mov	r24, r20
    380c:	69 2f       	mov	r22, r25
    380e:	a9 01       	movw	r20, r18
    3810:	0e 94 c3 11 	call	0x2386	; 0x2386 <MDIO_GetPinValue>
					if (DIO_u8PIN_LOW == Local_u8PinValue )
    3814:	89 89       	ldd	r24, Y+17	; 0x11
    3816:	88 23       	and	r24, r24
    3818:	71 f5       	brne	.+92     	; 0x3876 <HKPD_u8GetPressedKey+0x1fc>
    381a:	16 c0       	rjmp	.+44     	; 0x3848 <HKPD_u8GetPressedKey+0x1ce>
					{
						/* Polling (busy waiting ) until the key is released */
						while(DIO_u8PIN_LOW == Local_u8PinValue )
						{
							MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
    381c:	88 89       	ldd	r24, Y+16	; 0x10
    381e:	88 2f       	mov	r24, r24
    3820:	90 e0       	ldi	r25, 0x00	; 0
    3822:	fc 01       	movw	r30, r24
    3824:	e2 57       	subi	r30, 0x72	; 114
    3826:	fe 4f       	sbci	r31, 0xFE	; 254
    3828:	40 81       	ld	r20, Z
    382a:	88 89       	ldd	r24, Y+16	; 0x10
    382c:	88 2f       	mov	r24, r24
    382e:	90 e0       	ldi	r25, 0x00	; 0
    3830:	fc 01       	movw	r30, r24
    3832:	ee 56       	subi	r30, 0x6E	; 110
    3834:	fe 4f       	sbci	r31, 0xFE	; 254
    3836:	90 81       	ld	r25, Z
    3838:	9e 01       	movw	r18, r28
    383a:	2f 5e       	subi	r18, 0xEF	; 239
    383c:	3f 4f       	sbci	r19, 0xFF	; 255
    383e:	84 2f       	mov	r24, r20
    3840:	69 2f       	mov	r22, r25
    3842:	a9 01       	movw	r20, r18
    3844:	0e 94 c3 11 	call	0x2386	; 0x2386 <MDIO_GetPinValue>
					_delay_ms(25);
					MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
					if (DIO_u8PIN_LOW == Local_u8PinValue )
					{
						/* Polling (busy waiting ) until the key is released */
						while(DIO_u8PIN_LOW == Local_u8PinValue )
    3848:	89 89       	ldd	r24, Y+17	; 0x11
    384a:	88 23       	and	r24, r24
    384c:	39 f3       	breq	.-50     	; 0x381c <HKPD_u8GetPressedKey+0x1a2>
						{
							MDIO_GetPinValue(Col_Port_Arr[Local_u8ColCounter], Col_Pin_Arr[Local_u8ColCounter],&Local_u8PinValue);
						}

						* pPressedKey = KPD_u8ArrayValue [Local_u8RowCounter][Local_u8ColCounter];
    384e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3850:	48 2f       	mov	r20, r24
    3852:	50 e0       	ldi	r21, 0x00	; 0
    3854:	88 89       	ldd	r24, Y+16	; 0x10
    3856:	28 2f       	mov	r18, r24
    3858:	30 e0       	ldi	r19, 0x00	; 0
    385a:	ca 01       	movw	r24, r20
    385c:	88 0f       	add	r24, r24
    385e:	99 1f       	adc	r25, r25
    3860:	88 0f       	add	r24, r24
    3862:	99 1f       	adc	r25, r25
    3864:	82 0f       	add	r24, r18
    3866:	93 1f       	adc	r25, r19
    3868:	fc 01       	movw	r30, r24
    386a:	ea 56       	subi	r30, 0x6A	; 106
    386c:	fe 4f       	sbci	r31, 0xFE	; 254
    386e:	80 81       	ld	r24, Z
    3870:	ea 89       	ldd	r30, Y+18	; 0x12
    3872:	fb 89       	ldd	r31, Y+19	; 0x13
    3874:	80 83       	st	Z, r24
		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
		{
			/* Activate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_LOW);

			for (Local_u8ColCounter = COL_INIT; Local_u8ColCounter <= COL_NUM; Local_u8ColCounter++)
    3876:	88 89       	ldd	r24, Y+16	; 0x10
    3878:	8f 5f       	subi	r24, 0xFF	; 255
    387a:	88 8b       	std	Y+16, r24	; 0x10
    387c:	88 89       	ldd	r24, Y+16	; 0x10
    387e:	85 30       	cpi	r24, 0x05	; 5
    3880:	08 f4       	brcc	.+2      	; 0x3884 <HKPD_u8GetPressedKey+0x20a>
    3882:	26 cf       	rjmp	.-436    	; 0x36d0 <HKPD_u8GetPressedKey+0x56>
						* pPressedKey = KPD_u8ArrayValue [Local_u8RowCounter][Local_u8ColCounter];
					}
				}
			}
			/* Deactivate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_HIGH);
    3884:	8f 85       	ldd	r24, Y+15	; 0x0f
    3886:	88 2f       	mov	r24, r24
    3888:	90 e0       	ldi	r25, 0x00	; 0
    388a:	fc 01       	movw	r30, r24
    388c:	ea 57       	subi	r30, 0x7A	; 122
    388e:	fe 4f       	sbci	r31, 0xFE	; 254
    3890:	20 81       	ld	r18, Z
    3892:	8f 85       	ldd	r24, Y+15	; 0x0f
    3894:	88 2f       	mov	r24, r24
    3896:	90 e0       	ldi	r25, 0x00	; 0
    3898:	fc 01       	movw	r30, r24
    389a:	e6 57       	subi	r30, 0x76	; 118
    389c:	fe 4f       	sbci	r31, 0xFE	; 254
    389e:	90 81       	ld	r25, Z
    38a0:	82 2f       	mov	r24, r18
    38a2:	69 2f       	mov	r22, r25
    38a4:	41 e0       	ldi	r20, 0x01	; 1
    38a6:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	u8 Local_u8PinValue = 1;

	do
	{

		for (Local_u8RowCounter = ROW_INIT; Local_u8RowCounter <= ROW_NUM; Local_u8RowCounter++)
    38aa:	8f 85       	ldd	r24, Y+15	; 0x0f
    38ac:	8f 5f       	subi	r24, 0xFF	; 255
    38ae:	8f 87       	std	Y+15, r24	; 0x0f
    38b0:	8f 85       	ldd	r24, Y+15	; 0x0f
    38b2:	85 30       	cpi	r24, 0x05	; 5
    38b4:	08 f4       	brcc	.+2      	; 0x38b8 <HKPD_u8GetPressedKey+0x23e>
    38b6:	f7 ce       	rjmp	.-530    	; 0x36a6 <HKPD_u8GetPressedKey+0x2c>
			}
			/* Deactivate current Row*/
			MDIO_SetPinValue(Row_Port_Arr[Local_u8RowCounter], Row_Pin_Arr[Local_u8RowCounter], DIO_u8PIN_HIGH);
		}

	} while (KPD_NO_PRESSED_KEY == * pPressedKey);
    38b8:	ea 89       	ldd	r30, Y+18	; 0x12
    38ba:	fb 89       	ldd	r31, Y+19	; 0x13
    38bc:	80 81       	ld	r24, Z
    38be:	8f 3f       	cpi	r24, 0xFF	; 255
    38c0:	09 f4       	brne	.+2      	; 0x38c4 <HKPD_u8GetPressedKey+0x24a>
    38c2:	ef ce       	rjmp	.-546    	; 0x36a2 <HKPD_u8GetPressedKey+0x28>
}
    38c4:	63 96       	adiw	r28, 0x13	; 19
    38c6:	0f b6       	in	r0, 0x3f	; 63
    38c8:	f8 94       	cli
    38ca:	de bf       	out	0x3e, r29	; 62
    38cc:	0f be       	out	0x3f, r0	; 63
    38ce:	cd bf       	out	0x3d, r28	; 61
    38d0:	cf 91       	pop	r28
    38d2:	df 91       	pop	r29
    38d4:	08 95       	ret

000038d6 <HDCMOTOR_voidInit>:
#include "HDCMOTOR_config.h"
#include "HDCMOTOR_interface.h"


error_state_t HDCMOTOR_voidInit(void)
{
    38d6:	df 93       	push	r29
    38d8:	cf 93       	push	r28
    38da:	0f 92       	push	r0
    38dc:	cd b7       	in	r28, 0x3d	; 61
    38de:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    38e0:	88 e0       	ldi	r24, 0x08	; 8
    38e2:	89 83       	std	Y+1, r24	; 0x01
	// init PWM0
	MPWM0_enumInit();
    38e4:	0e 94 3c 0c 	call	0x1878	; 0x1878 <MPWM0_enumInit>

	// set motor pin direction as output
	MDIO_SetPinDirection(DCMOTOR_PWM_PORT, DCMOTOR_PWM_PIN, DIO_u8PIN_OUTPUT);
    38e8:	81 e0       	ldi	r24, 0x01	; 1
    38ea:	63 e0       	ldi	r22, 0x03	; 3
    38ec:	41 e0       	ldi	r20, 0x01	; 1
    38ee:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_OUTPUT);
    38f2:	81 e0       	ldi	r24, 0x01	; 1
    38f4:	65 e0       	ldi	r22, 0x05	; 5
    38f6:	41 e0       	ldi	r20, 0x01	; 1
    38f8:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(DCMOTOR_EN_PORT, DCMOTOR_EN_PIN, DIO_u8PIN_OUTPUT);
    38fc:	81 e0       	ldi	r24, 0x01	; 1
    38fe:	66 e0       	ldi	r22, 0x06	; 6
    3900:	41 e0       	ldi	r20, 0x01	; 1
    3902:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>

	return Local_u8ErrorState;
    3906:	89 81       	ldd	r24, Y+1	; 0x01

}
    3908:	0f 90       	pop	r0
    390a:	cf 91       	pop	r28
    390c:	df 91       	pop	r29
    390e:	08 95       	ret

00003910 <HDCMOTOR_voidSetDirection>:

error_state_t HDCMOTOR_voidSetDirection(u8 Copy_u8MotorDirection)
{
    3910:	df 93       	push	r29
    3912:	cf 93       	push	r28
    3914:	00 d0       	rcall	.+0      	; 0x3916 <HDCMOTOR_voidSetDirection+0x6>
    3916:	cd b7       	in	r28, 0x3d	; 61
    3918:	de b7       	in	r29, 0x3e	; 62
    391a:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    391c:	88 e0       	ldi	r24, 0x08	; 8
    391e:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8MotorDirection == HDCMOTOR_CW){
    3920:	8a 81       	ldd	r24, Y+2	; 0x02
    3922:	81 30       	cpi	r24, 0x01	; 1
    3924:	31 f4       	brne	.+12     	; 0x3932 <HDCMOTOR_voidSetDirection+0x22>
		MDIO_SetPinValue(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_HIGH);
    3926:	81 e0       	ldi	r24, 0x01	; 1
    3928:	65 e0       	ldi	r22, 0x05	; 5
    392a:	41 e0       	ldi	r20, 0x01	; 1
    392c:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    3930:	08 c0       	rjmp	.+16     	; 0x3942 <HDCMOTOR_voidSetDirection+0x32>

	} else if (Copy_u8MotorDirection == HDCMOTOR_CCW) {
    3932:	8a 81       	ldd	r24, Y+2	; 0x02
    3934:	82 30       	cpi	r24, 0x02	; 2
    3936:	29 f4       	brne	.+10     	; 0x3942 <HDCMOTOR_voidSetDirection+0x32>
		MDIO_SetPinValue(DCMOTOR_DIR_PORT, DCMOTOR_DIR_PIN, DIO_u8PIN_LOW);
    3938:	81 e0       	ldi	r24, 0x01	; 1
    393a:	65 e0       	ldi	r22, 0x05	; 5
    393c:	40 e0       	ldi	r20, 0x00	; 0
    393e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

	} else {
		// No thing
	}

	return Local_u8ErrorState;
    3942:	89 81       	ldd	r24, Y+1	; 0x01

}
    3944:	0f 90       	pop	r0
    3946:	0f 90       	pop	r0
    3948:	cf 91       	pop	r28
    394a:	df 91       	pop	r29
    394c:	08 95       	ret

0000394e <HDCMOTOR_voidSetSpeed>:
error_state_t HDCMOTOR_voidSetSpeed(u8 Copy_u8DutyCycle)
{
    394e:	df 93       	push	r29
    3950:	cf 93       	push	r28
    3952:	00 d0       	rcall	.+0      	; 0x3954 <HDCMOTOR_voidSetSpeed+0x6>
    3954:	cd b7       	in	r28, 0x3d	; 61
    3956:	de b7       	in	r29, 0x3e	; 62
    3958:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    395a:	88 e0       	ldi	r24, 0x08	; 8
    395c:	89 83       	std	Y+1, r24	; 0x01

	MPWM0_enumSetDutyCycle(Copy_u8DutyCycle);
    395e:	8a 81       	ldd	r24, Y+2	; 0x02
    3960:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <MPWM0_enumSetDutyCycle>

	return Local_u8ErrorState;
    3964:	89 81       	ldd	r24, Y+1	; 0x01
}
    3966:	0f 90       	pop	r0
    3968:	0f 90       	pop	r0
    396a:	cf 91       	pop	r28
    396c:	df 91       	pop	r29
    396e:	08 95       	ret

00003970 <HDCMOTOR_voidStart>:

error_state_t HDCMOTOR_voidStart(void)
{
    3970:	df 93       	push	r29
    3972:	cf 93       	push	r28
    3974:	0f 92       	push	r0
    3976:	cd b7       	in	r28, 0x3d	; 61
    3978:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    397a:	88 e0       	ldi	r24, 0x08	; 8
    397c:	89 83       	std	Y+1, r24	; 0x01

	MPWM0_enumStart();
    397e:	0e 94 8f 0c 	call	0x191e	; 0x191e <MPWM0_enumStart>

	return Local_u8ErrorState;
    3982:	89 81       	ldd	r24, Y+1	; 0x01
}
    3984:	0f 90       	pop	r0
    3986:	cf 91       	pop	r28
    3988:	df 91       	pop	r29
    398a:	08 95       	ret

0000398c <HDCMOTOR_voidStop>:

error_state_t HDCMOTOR_voidStop(void)
{
    398c:	df 93       	push	r29
    398e:	cf 93       	push	r28
    3990:	0f 92       	push	r0
    3992:	cd b7       	in	r28, 0x3d	; 61
    3994:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    3996:	88 e0       	ldi	r24, 0x08	; 8
    3998:	89 83       	std	Y+1, r24	; 0x01
	MPWM0_enumSetDutyCycle(0);
    399a:	80 e0       	ldi	r24, 0x00	; 0
    399c:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <MPWM0_enumSetDutyCycle>
	MDIO_SetPinValue(1, 3, DIO_u8PIN_LOW);
    39a0:	81 e0       	ldi	r24, 0x01	; 1
    39a2:	63 e0       	ldi	r22, 0x03	; 3
    39a4:	40 e0       	ldi	r20, 0x00	; 0
    39a6:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>

	MPWM0_enumStop();
    39aa:	0e 94 a9 0c 	call	0x1952	; 0x1952 <MPWM0_enumStop>
	//MDIO_SetPinValue(DCMOTOR_EN_PORT, DCMOTOR_EN_PIN, DIO_u8PIN_HIGH);

	return Local_u8ErrorState;
    39ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    39b0:	0f 90       	pop	r0
    39b2:	cf 91       	pop	r28
    39b4:	df 91       	pop	r29
    39b6:	08 95       	ret

000039b8 <HDCMOTOR_MoveCW>:

error_state_t HDCMOTOR_MoveCW(u8 Copy_u8DutyCycle)
{
    39b8:	df 93       	push	r29
    39ba:	cf 93       	push	r28
    39bc:	00 d0       	rcall	.+0      	; 0x39be <HDCMOTOR_MoveCW+0x6>
    39be:	cd b7       	in	r28, 0x3d	; 61
    39c0:	de b7       	in	r29, 0x3e	; 62
    39c2:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    39c4:	88 e0       	ldi	r24, 0x08	; 8
    39c6:	89 83       	std	Y+1, r24	; 0x01

	HDCMOTOR_voidSetDirection(HDCMOTOR_CW);
    39c8:	81 e0       	ldi	r24, 0x01	; 1
    39ca:	0e 94 88 1c 	call	0x3910	; 0x3910 <HDCMOTOR_voidSetDirection>
	HDCMOTOR_voidSetSpeed(Copy_u8DutyCycle);
    39ce:	8a 81       	ldd	r24, Y+2	; 0x02
    39d0:	0e 94 a7 1c 	call	0x394e	; 0x394e <HDCMOTOR_voidSetSpeed>
	HDCMOTOR_voidStart();
    39d4:	0e 94 b8 1c 	call	0x3970	; 0x3970 <HDCMOTOR_voidStart>

	return Local_u8ErrorState;
    39d8:	89 81       	ldd	r24, Y+1	; 0x01

}
    39da:	0f 90       	pop	r0
    39dc:	0f 90       	pop	r0
    39de:	cf 91       	pop	r28
    39e0:	df 91       	pop	r29
    39e2:	08 95       	ret

000039e4 <HDCMOTOR_MoveCCW>:

error_state_t HDCMOTOR_MoveCCW(u8 Copy_u8DutyCycle)
{
    39e4:	df 93       	push	r29
    39e6:	cf 93       	push	r28
    39e8:	00 d0       	rcall	.+0      	; 0x39ea <HDCMOTOR_MoveCCW+0x6>
    39ea:	cd b7       	in	r28, 0x3d	; 61
    39ec:	de b7       	in	r29, 0x3e	; 62
    39ee:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_u8ErrorState = DCMOTOR_OK;
    39f0:	88 e0       	ldi	r24, 0x08	; 8
    39f2:	89 83       	std	Y+1, r24	; 0x01

	HDCMOTOR_voidSetDirection(HDCMOTOR_CW);
    39f4:	81 e0       	ldi	r24, 0x01	; 1
    39f6:	0e 94 88 1c 	call	0x3910	; 0x3910 <HDCMOTOR_voidSetDirection>
	HDCMOTOR_voidSetSpeed(Copy_u8DutyCycle);
    39fa:	8a 81       	ldd	r24, Y+2	; 0x02
    39fc:	0e 94 a7 1c 	call	0x394e	; 0x394e <HDCMOTOR_voidSetSpeed>
	HDCMOTOR_voidStart();
    3a00:	0e 94 b8 1c 	call	0x3970	; 0x3970 <HDCMOTOR_voidStart>

	return Local_u8ErrorState;
    3a04:	89 81       	ldd	r24, Y+1	; 0x01

}
    3a06:	0f 90       	pop	r0
    3a08:	0f 90       	pop	r0
    3a0a:	cf 91       	pop	r28
    3a0c:	df 91       	pop	r29
    3a0e:	08 95       	ret

00003a10 <HCLCD_SendCommand>:
u8 Local_u8SetPositionY = Y_INITIAL_POSITION;



error_state_t HCLCD_SendCommand(u8 Copy_u8Command)
{
    3a10:	df 93       	push	r29
    3a12:	cf 93       	push	r28
    3a14:	00 d0       	rcall	.+0      	; 0x3a16 <HCLCD_SendCommand+0x6>
    3a16:	cd b7       	in	r28, 0x3d	; 61
    3a18:	de b7       	in	r29, 0x3e	; 62
    3a1a:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    3a1c:	81 e0       	ldi	r24, 0x01	; 1
    3a1e:	89 83       	std	Y+1, r24	; 0x01

	/* CLR RS Pin To Send Command */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_LOW);
    3a20:	80 e0       	ldi	r24, 0x00	; 0
    3a22:	63 e0       	ldi	r22, 0x03	; 3
    3a24:	40 e0       	ldi	r20, 0x00	; 0
    3a26:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	/* CLR RW Pin To Select Write Mode */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    3a2a:	80 e0       	ldi	r24, 0x00	; 0
    3a2c:	60 e0       	ldi	r22, 0x00	; 0
    3a2e:	40 e0       	ldi	r20, 0x00	; 0
    3a30:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	/* Send Command To Data Pin */
	H_LCD_void_latchByte(Copy_u8Command);
    3a34:	8a 81       	ldd	r24, Y+2	; 0x02
    3a36:	0e 94 3e 20 	call	0x407c	; 0x407c <H_LCD_void_latchByte>

	return Local_ErrorState;
    3a3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a3c:	0f 90       	pop	r0
    3a3e:	0f 90       	pop	r0
    3a40:	cf 91       	pop	r28
    3a42:	df 91       	pop	r29
    3a44:	08 95       	ret

00003a46 <HCLCD_SendData>:



error_state_t HCLCD_SendData(u8 Copy_u8Data)
{
    3a46:	df 93       	push	r29
    3a48:	cf 93       	push	r28
    3a4a:	00 d0       	rcall	.+0      	; 0x3a4c <HCLCD_SendData+0x6>
    3a4c:	cd b7       	in	r28, 0x3d	; 61
    3a4e:	de b7       	in	r29, 0x3e	; 62
    3a50:	8a 83       	std	Y+2, r24	; 0x02
	error_state_t Local_ErrorState = R_OK;
    3a52:	81 e0       	ldi	r24, 0x01	; 1
    3a54:	89 83       	std	Y+1, r24	; 0x01
	if(specialCharacter  == OFF)
    3a56:	80 91 d3 01 	lds	r24, 0x01D3
    3a5a:	88 23       	and	r24, r24
    3a5c:	11 f4       	brne	.+4      	; 0x3a62 <HCLCD_SendData+0x1c>
	{
		CLCD_CurrentPosition();
    3a5e:	0e 94 1a 20 	call	0x4034	; 0x4034 <CLCD_CurrentPosition>
	}

	/* SET RS Pin To Send Data */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_HIGH);
    3a62:	80 e0       	ldi	r24, 0x00	; 0
    3a64:	63 e0       	ldi	r22, 0x03	; 3
    3a66:	41 e0       	ldi	r20, 0x01	; 1
    3a68:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	/* CLR RW Pin To Select Write Mode */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    3a6c:	80 e0       	ldi	r24, 0x00	; 0
    3a6e:	60 e0       	ldi	r22, 0x00	; 0
    3a70:	40 e0       	ldi	r20, 0x00	; 0
    3a72:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	/* Send Data To Data Pin */
	H_LCD_void_latchByte(Copy_u8Data);
    3a76:	8a 81       	ldd	r24, Y+2	; 0x02
    3a78:	0e 94 3e 20 	call	0x407c	; 0x407c <H_LCD_void_latchByte>

	return Local_ErrorState;
    3a7c:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a7e:	0f 90       	pop	r0
    3a80:	0f 90       	pop	r0
    3a82:	cf 91       	pop	r28
    3a84:	df 91       	pop	r29
    3a86:	08 95       	ret

00003a88 <HCLCD_Init>:
error_state_t HCLCD_Init(void)
{
    3a88:	df 93       	push	r29
    3a8a:	cf 93       	push	r28
    3a8c:	cd b7       	in	r28, 0x3d	; 61
    3a8e:	de b7       	in	r29, 0x3e	; 62
    3a90:	2f 97       	sbiw	r28, 0x0f	; 15
    3a92:	0f b6       	in	r0, 0x3f	; 63
    3a94:	f8 94       	cli
    3a96:	de bf       	out	0x3e, r29	; 62
    3a98:	0f be       	out	0x3f, r0	; 63
    3a9a:	cd bf       	out	0x3d, r28	; 61
	error_state_t Local_ErrorState = R_OK;
    3a9c:	81 e0       	ldi	r24, 0x01	; 1
    3a9e:	8f 87       	std	Y+15, r24	; 0x0f

	/* Initialize Data pins as output pin */
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, DIO_u8PIN_OUTPUT);
    3aa0:	81 e0       	ldi	r24, 0x01	; 1
    3aa2:	60 e0       	ldi	r22, 0x00	; 0
    3aa4:	41 e0       	ldi	r20, 0x01	; 1
    3aa6:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, DIO_u8PIN_OUTPUT);
    3aaa:	81 e0       	ldi	r24, 0x01	; 1
    3aac:	61 e0       	ldi	r22, 0x01	; 1
    3aae:	41 e0       	ldi	r20, 0x01	; 1
    3ab0:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, DIO_u8PIN_OUTPUT);
    3ab4:	81 e0       	ldi	r24, 0x01	; 1
    3ab6:	62 e0       	ldi	r22, 0x02	; 2
    3ab8:	41 e0       	ldi	r20, 0x01	; 1
    3aba:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, DIO_u8PIN_OUTPUT);
    3abe:	81 e0       	ldi	r24, 0x01	; 1
    3ac0:	64 e0       	ldi	r22, 0x04	; 4
    3ac2:	41 e0       	ldi	r20, 0x01	; 1
    3ac4:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	/* Initialize Control pins as output pin */
	MDIO_SetPinDirection(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_OUTPUT);
    3ac8:	80 e0       	ldi	r24, 0x00	; 0
    3aca:	63 e0       	ldi	r22, 0x03	; 3
    3acc:	41 e0       	ldi	r20, 0x01	; 1
    3ace:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
	MDIO_SetPinDirection(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_OUTPUT);
    3ad2:	80 e0       	ldi	r24, 0x00	; 0
    3ad4:	62 e0       	ldi	r22, 0x02	; 2
    3ad6:	41 e0       	ldi	r20, 0x01	; 1
    3ad8:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>
    3adc:	80 e0       	ldi	r24, 0x00	; 0
    3ade:	90 e0       	ldi	r25, 0x00	; 0
    3ae0:	a0 e2       	ldi	r26, 0x20	; 32
    3ae2:	b2 e4       	ldi	r27, 0x42	; 66
    3ae4:	8b 87       	std	Y+11, r24	; 0x0b
    3ae6:	9c 87       	std	Y+12, r25	; 0x0c
    3ae8:	ad 87       	std	Y+13, r26	; 0x0d
    3aea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3aec:	6b 85       	ldd	r22, Y+11	; 0x0b
    3aee:	7c 85       	ldd	r23, Y+12	; 0x0c
    3af0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3af2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3af4:	20 e0       	ldi	r18, 0x00	; 0
    3af6:	30 e0       	ldi	r19, 0x00	; 0
    3af8:	4a e7       	ldi	r20, 0x7A	; 122
    3afa:	55 e4       	ldi	r21, 0x45	; 69
    3afc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b00:	dc 01       	movw	r26, r24
    3b02:	cb 01       	movw	r24, r22
    3b04:	8f 83       	std	Y+7, r24	; 0x07
    3b06:	98 87       	std	Y+8, r25	; 0x08
    3b08:	a9 87       	std	Y+9, r26	; 0x09
    3b0a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3b0c:	6f 81       	ldd	r22, Y+7	; 0x07
    3b0e:	78 85       	ldd	r23, Y+8	; 0x08
    3b10:	89 85       	ldd	r24, Y+9	; 0x09
    3b12:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b14:	20 e0       	ldi	r18, 0x00	; 0
    3b16:	30 e0       	ldi	r19, 0x00	; 0
    3b18:	40 e8       	ldi	r20, 0x80	; 128
    3b1a:	5f e3       	ldi	r21, 0x3F	; 63
    3b1c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3b20:	88 23       	and	r24, r24
    3b22:	2c f4       	brge	.+10     	; 0x3b2e <HCLCD_Init+0xa6>
		__ticks = 1;
    3b24:	81 e0       	ldi	r24, 0x01	; 1
    3b26:	90 e0       	ldi	r25, 0x00	; 0
    3b28:	9e 83       	std	Y+6, r25	; 0x06
    3b2a:	8d 83       	std	Y+5, r24	; 0x05
    3b2c:	3f c0       	rjmp	.+126    	; 0x3bac <HCLCD_Init+0x124>
	else if (__tmp > 65535)
    3b2e:	6f 81       	ldd	r22, Y+7	; 0x07
    3b30:	78 85       	ldd	r23, Y+8	; 0x08
    3b32:	89 85       	ldd	r24, Y+9	; 0x09
    3b34:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b36:	20 e0       	ldi	r18, 0x00	; 0
    3b38:	3f ef       	ldi	r19, 0xFF	; 255
    3b3a:	4f e7       	ldi	r20, 0x7F	; 127
    3b3c:	57 e4       	ldi	r21, 0x47	; 71
    3b3e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3b42:	18 16       	cp	r1, r24
    3b44:	4c f5       	brge	.+82     	; 0x3b98 <HCLCD_Init+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b46:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b48:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b4a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b4c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b4e:	20 e0       	ldi	r18, 0x00	; 0
    3b50:	30 e0       	ldi	r19, 0x00	; 0
    3b52:	40 e2       	ldi	r20, 0x20	; 32
    3b54:	51 e4       	ldi	r21, 0x41	; 65
    3b56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b5a:	dc 01       	movw	r26, r24
    3b5c:	cb 01       	movw	r24, r22
    3b5e:	bc 01       	movw	r22, r24
    3b60:	cd 01       	movw	r24, r26
    3b62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b66:	dc 01       	movw	r26, r24
    3b68:	cb 01       	movw	r24, r22
    3b6a:	9e 83       	std	Y+6, r25	; 0x06
    3b6c:	8d 83       	std	Y+5, r24	; 0x05
    3b6e:	0f c0       	rjmp	.+30     	; 0x3b8e <HCLCD_Init+0x106>
    3b70:	80 e9       	ldi	r24, 0x90	; 144
    3b72:	91 e0       	ldi	r25, 0x01	; 1
    3b74:	9c 83       	std	Y+4, r25	; 0x04
    3b76:	8b 83       	std	Y+3, r24	; 0x03
    3b78:	8b 81       	ldd	r24, Y+3	; 0x03
    3b7a:	9c 81       	ldd	r25, Y+4	; 0x04
    3b7c:	01 97       	sbiw	r24, 0x01	; 1
    3b7e:	f1 f7       	brne	.-4      	; 0x3b7c <HCLCD_Init+0xf4>
    3b80:	9c 83       	std	Y+4, r25	; 0x04
    3b82:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b84:	8d 81       	ldd	r24, Y+5	; 0x05
    3b86:	9e 81       	ldd	r25, Y+6	; 0x06
    3b88:	01 97       	sbiw	r24, 0x01	; 1
    3b8a:	9e 83       	std	Y+6, r25	; 0x06
    3b8c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b8e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b90:	9e 81       	ldd	r25, Y+6	; 0x06
    3b92:	00 97       	sbiw	r24, 0x00	; 0
    3b94:	69 f7       	brne	.-38     	; 0x3b70 <HCLCD_Init+0xe8>
    3b96:	14 c0       	rjmp	.+40     	; 0x3bc0 <HCLCD_Init+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b98:	6f 81       	ldd	r22, Y+7	; 0x07
    3b9a:	78 85       	ldd	r23, Y+8	; 0x08
    3b9c:	89 85       	ldd	r24, Y+9	; 0x09
    3b9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ba0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ba4:	dc 01       	movw	r26, r24
    3ba6:	cb 01       	movw	r24, r22
    3ba8:	9e 83       	std	Y+6, r25	; 0x06
    3baa:	8d 83       	std	Y+5, r24	; 0x05
    3bac:	8d 81       	ldd	r24, Y+5	; 0x05
    3bae:	9e 81       	ldd	r25, Y+6	; 0x06
    3bb0:	9a 83       	std	Y+2, r25	; 0x02
    3bb2:	89 83       	std	Y+1, r24	; 0x01
    3bb4:	89 81       	ldd	r24, Y+1	; 0x01
    3bb6:	9a 81       	ldd	r25, Y+2	; 0x02
    3bb8:	01 97       	sbiw	r24, 0x01	; 1
    3bba:	f1 f7       	brne	.-4      	; 0x3bb8 <HCLCD_Init+0x130>
    3bbc:	9a 83       	std	Y+2, r25	; 0x02
    3bbe:	89 83       	std	Y+1, r24	; 0x01
	/* Wait more than 30ms */
	_delay_ms(40);

#if CLCD_MODE == _4_BIT_MODE
	/* Function set command : 2 lines , 5*8 font size */
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_1);
    3bc0:	83 e3       	ldi	r24, 0x33	; 51
    3bc2:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_2);
    3bc6:	82 e3       	ldi	r24, 0x32	; 50
    3bc8:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_SELECT_4_BIT_COMMAND_3);   /* 0bNFXXXXXX  --> N: no of lines F: font size*/
    3bcc:	88 e2       	ldi	r24, 0x28	; 40
    3bce:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>

	/*Display on off control : disable enable , disable cursor , no blink cursor*/
	HCLCD_SendCommand(CLCD_DISPLAY_ON_CURSOR_OFF);
    3bd2:	8c e0       	ldi	r24, 0x0C	; 12
    3bd4:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>
	HCLCD_SendCommand(CLCD_RETURN_HOME);
    3bd8:	82 e0       	ldi	r24, 0x02	; 2
    3bda:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>

	HCLCD_SendCommand(CLCD_DISPLAY_LEFT_TO_RIGHT);
    3bde:	86 e0       	ldi	r24, 0x06	; 6
    3be0:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>

	/* Clear display */
	HCLCD_SendCommand(CLCD_DISPLAY_CLEAR);
    3be4:	81 e0       	ldi	r24, 0x01	; 1
    3be6:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>

#else
#warning  Select Correct Mode !!!
#endif

	return Local_ErrorState;
    3bea:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    3bec:	2f 96       	adiw	r28, 0x0f	; 15
    3bee:	0f b6       	in	r0, 0x3f	; 63
    3bf0:	f8 94       	cli
    3bf2:	de bf       	out	0x3e, r29	; 62
    3bf4:	0f be       	out	0x3f, r0	; 63
    3bf6:	cd bf       	out	0x3d, r28	; 61
    3bf8:	cf 91       	pop	r28
    3bfa:	df 91       	pop	r29
    3bfc:	08 95       	ret

00003bfe <HCLCD_Clear>:

error_state_t HCLCD_Clear(void)
{
    3bfe:	df 93       	push	r29
    3c00:	cf 93       	push	r28
    3c02:	0f 92       	push	r0
    3c04:	cd b7       	in	r28, 0x3d	; 61
    3c06:	de b7       	in	r29, 0x3e	; 62
	error_state_t Local_ErrorState = R_OK;
    3c08:	81 e0       	ldi	r24, 0x01	; 1
    3c0a:	89 83       	std	Y+1, r24	; 0x01
	/* Clear display */
	HCLCD_SendCommand(CLCD_DISPLAY_CLEAR); /* 1 or 0x01 or 0b00000001*/
    3c0c:	81 e0       	ldi	r24, 0x01	; 1
    3c0e:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>
	return Local_ErrorState;
    3c12:	89 81       	ldd	r24, Y+1	; 0x01
}
    3c14:	0f 90       	pop	r0
    3c16:	cf 91       	pop	r28
    3c18:	df 91       	pop	r29
    3c1a:	08 95       	ret

00003c1c <HCLCD_SendString>:

error_state_t HCLCD_SendString(const char *Copy_pu8String)
{
    3c1c:	df 93       	push	r29
    3c1e:	cf 93       	push	r28
    3c20:	00 d0       	rcall	.+0      	; 0x3c22 <HCLCD_SendString+0x6>
    3c22:	00 d0       	rcall	.+0      	; 0x3c24 <HCLCD_SendString+0x8>
    3c24:	cd b7       	in	r28, 0x3d	; 61
    3c26:	de b7       	in	r29, 0x3e	; 62
    3c28:	9c 83       	std	Y+4, r25	; 0x04
    3c2a:	8b 83       	std	Y+3, r24	; 0x03
	error_state_t Local_ErrorState = R_OK;
    3c2c:	81 e0       	ldi	r24, 0x01	; 1
    3c2e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_Counter = 0;
    3c30:	19 82       	std	Y+1, r1	; 0x01
    3c32:	0e c0       	rjmp	.+28     	; 0x3c50 <HCLCD_SendString+0x34>
	while (Copy_pu8String[Local_Counter] != NULL )
	{
		HCLCD_SendData(Copy_pu8String[Local_Counter]);
    3c34:	89 81       	ldd	r24, Y+1	; 0x01
    3c36:	28 2f       	mov	r18, r24
    3c38:	30 e0       	ldi	r19, 0x00	; 0
    3c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3c3e:	fc 01       	movw	r30, r24
    3c40:	e2 0f       	add	r30, r18
    3c42:	f3 1f       	adc	r31, r19
    3c44:	80 81       	ld	r24, Z
    3c46:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
		Local_Counter ++;
    3c4a:	89 81       	ldd	r24, Y+1	; 0x01
    3c4c:	8f 5f       	subi	r24, 0xFF	; 255
    3c4e:	89 83       	std	Y+1, r24	; 0x01

error_state_t HCLCD_SendString(const char *Copy_pu8String)
{
	error_state_t Local_ErrorState = R_OK;
	u8 Local_Counter = 0;
	while (Copy_pu8String[Local_Counter] != NULL )
    3c50:	89 81       	ldd	r24, Y+1	; 0x01
    3c52:	28 2f       	mov	r18, r24
    3c54:	30 e0       	ldi	r19, 0x00	; 0
    3c56:	8b 81       	ldd	r24, Y+3	; 0x03
    3c58:	9c 81       	ldd	r25, Y+4	; 0x04
    3c5a:	fc 01       	movw	r30, r24
    3c5c:	e2 0f       	add	r30, r18
    3c5e:	f3 1f       	adc	r31, r19
    3c60:	80 81       	ld	r24, Z
    3c62:	88 23       	and	r24, r24
    3c64:	39 f7       	brne	.-50     	; 0x3c34 <HCLCD_SendString+0x18>
	{
		HCLCD_SendData(Copy_pu8String[Local_Counter]);
		Local_Counter ++;
	}

	return Local_ErrorState;
    3c66:	8a 81       	ldd	r24, Y+2	; 0x02
}
    3c68:	0f 90       	pop	r0
    3c6a:	0f 90       	pop	r0
    3c6c:	0f 90       	pop	r0
    3c6e:	0f 90       	pop	r0
    3c70:	cf 91       	pop	r28
    3c72:	df 91       	pop	r29
    3c74:	08 95       	ret

00003c76 <HCLCD_SendNumber>:

error_state_t HCLCD_SendNumber(f32 Copy_u32Number)
{
    3c76:	0f 93       	push	r16
    3c78:	1f 93       	push	r17
    3c7a:	df 93       	push	r29
    3c7c:	cf 93       	push	r28
    3c7e:	cd b7       	in	r28, 0x3d	; 61
    3c80:	de b7       	in	r29, 0x3e	; 62
    3c82:	6e 97       	sbiw	r28, 0x1e	; 30
    3c84:	0f b6       	in	r0, 0x3f	; 63
    3c86:	f8 94       	cli
    3c88:	de bf       	out	0x3e, r29	; 62
    3c8a:	0f be       	out	0x3f, r0	; 63
    3c8c:	cd bf       	out	0x3d, r28	; 61
    3c8e:	6b 8f       	std	Y+27, r22	; 0x1b
    3c90:	7c 8f       	std	Y+28, r23	; 0x1c
    3c92:	8d 8f       	std	Y+29, r24	; 0x1d
    3c94:	9e 8f       	std	Y+30, r25	; 0x1e
	error_state_t Local_ErrorState = R_OK;
    3c96:	81 e0       	ldi	r24, 0x01	; 1
    3c98:	8e 83       	std	Y+6, r24	; 0x06

	s32 Local_s32Number = Copy_u32Number;
    3c9a:	6b 8d       	ldd	r22, Y+27	; 0x1b
    3c9c:	7c 8d       	ldd	r23, Y+28	; 0x1c
    3c9e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3ca0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3ca2:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    3ca6:	dc 01       	movw	r26, r24
    3ca8:	cb 01       	movw	r24, r22
    3caa:	8a 83       	std	Y+2, r24	; 0x02
    3cac:	9b 83       	std	Y+3, r25	; 0x03
    3cae:	ac 83       	std	Y+4, r26	; 0x04
    3cb0:	bd 83       	std	Y+5, r27	; 0x05

	if(Local_s32Number == 0)
    3cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    3cb4:	9b 81       	ldd	r25, Y+3	; 0x03
    3cb6:	ac 81       	ldd	r26, Y+4	; 0x04
    3cb8:	bd 81       	ldd	r27, Y+5	; 0x05
    3cba:	00 97       	sbiw	r24, 0x00	; 0
    3cbc:	a1 05       	cpc	r26, r1
    3cbe:	b1 05       	cpc	r27, r1
    3cc0:	21 f4       	brne	.+8      	; 0x3cca <HCLCD_SendNumber+0x54>
	{
		HCLCD_SendData('0');
    3cc2:	80 e3       	ldi	r24, 0x30	; 48
    3cc4:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
    3cc8:	18 c0       	rjmp	.+48     	; 0x3cfa <HCLCD_SendNumber+0x84>
	}
	else if (Local_s32Number <0)
    3cca:	8a 81       	ldd	r24, Y+2	; 0x02
    3ccc:	9b 81       	ldd	r25, Y+3	; 0x03
    3cce:	ac 81       	ldd	r26, Y+4	; 0x04
    3cd0:	bd 81       	ldd	r27, Y+5	; 0x05
    3cd2:	bb 23       	and	r27, r27
    3cd4:	94 f4       	brge	.+36     	; 0x3cfa <HCLCD_SendNumber+0x84>
	{
		HCLCD_SendData('-');
    3cd6:	8d e2       	ldi	r24, 0x2D	; 45
    3cd8:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
		Local_s32Number = Local_s32Number *(-1);
    3cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    3cde:	9b 81       	ldd	r25, Y+3	; 0x03
    3ce0:	ac 81       	ldd	r26, Y+4	; 0x04
    3ce2:	bd 81       	ldd	r27, Y+5	; 0x05
    3ce4:	b0 95       	com	r27
    3ce6:	a0 95       	com	r26
    3ce8:	90 95       	com	r25
    3cea:	81 95       	neg	r24
    3cec:	9f 4f       	sbci	r25, 0xFF	; 255
    3cee:	af 4f       	sbci	r26, 0xFF	; 255
    3cf0:	bf 4f       	sbci	r27, 0xFF	; 255
    3cf2:	8a 83       	std	Y+2, r24	; 0x02
    3cf4:	9b 83       	std	Y+3, r25	; 0x03
    3cf6:	ac 83       	std	Y+4, r26	; 0x04
    3cf8:	bd 83       	std	Y+5, r27	; 0x05

	}
	u8 Local_u8Array[20]={0};
    3cfa:	84 e1       	ldi	r24, 0x14	; 20
    3cfc:	fe 01       	movw	r30, r28
    3cfe:	37 96       	adiw	r30, 0x07	; 7
    3d00:	df 01       	movw	r26, r30
    3d02:	98 2f       	mov	r25, r24
    3d04:	1d 92       	st	X+, r1
    3d06:	9a 95       	dec	r25
    3d08:	e9 f7       	brne	.-6      	; 0x3d04 <HCLCD_SendNumber+0x8e>
	s8 local_s8Counter =0;
    3d0a:	19 82       	std	Y+1, r1	; 0x01
    3d0c:	2f c0       	rjmp	.+94     	; 0x3d6c <HCLCD_SendNumber+0xf6>
	while (Local_s32Number != 0)
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
    3d0e:	89 81       	ldd	r24, Y+1	; 0x01
    3d10:	08 2f       	mov	r16, r24
    3d12:	11 27       	eor	r17, r17
    3d14:	07 fd       	sbrc	r16, 7
    3d16:	10 95       	com	r17
    3d18:	8a 81       	ldd	r24, Y+2	; 0x02
    3d1a:	9b 81       	ldd	r25, Y+3	; 0x03
    3d1c:	ac 81       	ldd	r26, Y+4	; 0x04
    3d1e:	bd 81       	ldd	r27, Y+5	; 0x05
    3d20:	2a e0       	ldi	r18, 0x0A	; 10
    3d22:	30 e0       	ldi	r19, 0x00	; 0
    3d24:	40 e0       	ldi	r20, 0x00	; 0
    3d26:	50 e0       	ldi	r21, 0x00	; 0
    3d28:	bc 01       	movw	r22, r24
    3d2a:	cd 01       	movw	r24, r26
    3d2c:	0e 94 e8 23 	call	0x47d0	; 0x47d0 <__divmodsi4>
    3d30:	dc 01       	movw	r26, r24
    3d32:	cb 01       	movw	r24, r22
    3d34:	28 2f       	mov	r18, r24
    3d36:	ce 01       	movw	r24, r28
    3d38:	07 96       	adiw	r24, 0x07	; 7
    3d3a:	fc 01       	movw	r30, r24
    3d3c:	e0 0f       	add	r30, r16
    3d3e:	f1 1f       	adc	r31, r17
    3d40:	20 83       	st	Z, r18
		Local_s32Number/=10;
    3d42:	8a 81       	ldd	r24, Y+2	; 0x02
    3d44:	9b 81       	ldd	r25, Y+3	; 0x03
    3d46:	ac 81       	ldd	r26, Y+4	; 0x04
    3d48:	bd 81       	ldd	r27, Y+5	; 0x05
    3d4a:	2a e0       	ldi	r18, 0x0A	; 10
    3d4c:	30 e0       	ldi	r19, 0x00	; 0
    3d4e:	40 e0       	ldi	r20, 0x00	; 0
    3d50:	50 e0       	ldi	r21, 0x00	; 0
    3d52:	bc 01       	movw	r22, r24
    3d54:	cd 01       	movw	r24, r26
    3d56:	0e 94 e8 23 	call	0x47d0	; 0x47d0 <__divmodsi4>
    3d5a:	da 01       	movw	r26, r20
    3d5c:	c9 01       	movw	r24, r18
    3d5e:	8a 83       	std	Y+2, r24	; 0x02
    3d60:	9b 83       	std	Y+3, r25	; 0x03
    3d62:	ac 83       	std	Y+4, r26	; 0x04
    3d64:	bd 83       	std	Y+5, r27	; 0x05
		local_s8Counter++;
    3d66:	89 81       	ldd	r24, Y+1	; 0x01
    3d68:	8f 5f       	subi	r24, 0xFF	; 255
    3d6a:	89 83       	std	Y+1, r24	; 0x01
		Local_s32Number = Local_s32Number *(-1);

	}
	u8 Local_u8Array[20]={0};
	s8 local_s8Counter =0;
	while (Local_s32Number != 0)
    3d6c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d6e:	9b 81       	ldd	r25, Y+3	; 0x03
    3d70:	ac 81       	ldd	r26, Y+4	; 0x04
    3d72:	bd 81       	ldd	r27, Y+5	; 0x05
    3d74:	00 97       	sbiw	r24, 0x00	; 0
    3d76:	a1 05       	cpc	r26, r1
    3d78:	b1 05       	cpc	r27, r1
    3d7a:	49 f6       	brne	.-110    	; 0x3d0e <HCLCD_SendNumber+0x98>
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
    3d7c:	89 81       	ldd	r24, Y+1	; 0x01
    3d7e:	81 50       	subi	r24, 0x01	; 1
    3d80:	89 83       	std	Y+1, r24	; 0x01
    3d82:	11 c0       	rjmp	.+34     	; 0x3da6 <HCLCD_SendNumber+0x130>
	while (local_s8Counter>=0)
	{
		HCLCD_SendData(Local_u8Array[local_s8Counter]+'0');
    3d84:	89 81       	ldd	r24, Y+1	; 0x01
    3d86:	28 2f       	mov	r18, r24
    3d88:	33 27       	eor	r19, r19
    3d8a:	27 fd       	sbrc	r18, 7
    3d8c:	30 95       	com	r19
    3d8e:	ce 01       	movw	r24, r28
    3d90:	07 96       	adiw	r24, 0x07	; 7
    3d92:	fc 01       	movw	r30, r24
    3d94:	e2 0f       	add	r30, r18
    3d96:	f3 1f       	adc	r31, r19
    3d98:	80 81       	ld	r24, Z
    3d9a:	80 5d       	subi	r24, 0xD0	; 208
    3d9c:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
		local_s8Counter--;
    3da0:	89 81       	ldd	r24, Y+1	; 0x01
    3da2:	81 50       	subi	r24, 0x01	; 1
    3da4:	89 83       	std	Y+1, r24	; 0x01
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
	while (local_s8Counter>=0)
    3da6:	89 81       	ldd	r24, Y+1	; 0x01
    3da8:	88 23       	and	r24, r24
    3daa:	64 f7       	brge	.-40     	; 0x3d84 <HCLCD_SendNumber+0x10e>
	{
		HCLCD_SendData(Local_u8Array[local_s8Counter]+'0');
		local_s8Counter--;
	}
	return Local_ErrorState;
    3dac:	8e 81       	ldd	r24, Y+6	; 0x06
}
    3dae:	6e 96       	adiw	r28, 0x1e	; 30
    3db0:	0f b6       	in	r0, 0x3f	; 63
    3db2:	f8 94       	cli
    3db4:	de bf       	out	0x3e, r29	; 62
    3db6:	0f be       	out	0x3f, r0	; 63
    3db8:	cd bf       	out	0x3d, r28	; 61
    3dba:	cf 91       	pop	r28
    3dbc:	df 91       	pop	r29
    3dbe:	1f 91       	pop	r17
    3dc0:	0f 91       	pop	r16
    3dc2:	08 95       	ret

00003dc4 <HCLCD_voidWriteFloatNumber>:

void HCLCD_voidWriteFloatNumber(f32 Copy_f32FloatNumber )
{
    3dc4:	df 93       	push	r29
    3dc6:	cf 93       	push	r28
    3dc8:	cd b7       	in	r28, 0x3d	; 61
    3dca:	de b7       	in	r29, 0x3e	; 62
    3dcc:	28 97       	sbiw	r28, 0x08	; 8
    3dce:	0f b6       	in	r0, 0x3f	; 63
    3dd0:	f8 94       	cli
    3dd2:	de bf       	out	0x3e, r29	; 62
    3dd4:	0f be       	out	0x3f, r0	; 63
    3dd6:	cd bf       	out	0x3d, r28	; 61
    3dd8:	6d 83       	std	Y+5, r22	; 0x05
    3dda:	7e 83       	std	Y+6, r23	; 0x06
    3ddc:	8f 83       	std	Y+7, r24	; 0x07
    3dde:	98 87       	std	Y+8, r25	; 0x08

	if(Copy_f32FloatNumber == 0)
    3de0:	6d 81       	ldd	r22, Y+5	; 0x05
    3de2:	7e 81       	ldd	r23, Y+6	; 0x06
    3de4:	8f 81       	ldd	r24, Y+7	; 0x07
    3de6:	98 85       	ldd	r25, Y+8	; 0x08
    3de8:	20 e0       	ldi	r18, 0x00	; 0
    3dea:	30 e0       	ldi	r19, 0x00	; 0
    3dec:	40 e0       	ldi	r20, 0x00	; 0
    3dee:	50 e0       	ldi	r21, 0x00	; 0
    3df0:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    3df4:	88 23       	and	r24, r24
    3df6:	39 f4       	brne	.+14     	; 0x3e06 <HCLCD_voidWriteFloatNumber+0x42>
	{
		HCLCD_SendNumber(0);
    3df8:	60 e0       	ldi	r22, 0x00	; 0
    3dfa:	70 e0       	ldi	r23, 0x00	; 0
    3dfc:	80 e0       	ldi	r24, 0x00	; 0
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>
    3e04:	89 c0       	rjmp	.+274    	; 0x3f18 <HCLCD_voidWriteFloatNumber+0x154>
	}

	else
	{
		s32 Local_s32DecemalNum=Copy_f32FloatNumber;
    3e06:	6d 81       	ldd	r22, Y+5	; 0x05
    3e08:	7e 81       	ldd	r23, Y+6	; 0x06
    3e0a:	8f 81       	ldd	r24, Y+7	; 0x07
    3e0c:	98 85       	ldd	r25, Y+8	; 0x08
    3e0e:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    3e12:	dc 01       	movw	r26, r24
    3e14:	cb 01       	movw	r24, r22
    3e16:	89 83       	std	Y+1, r24	; 0x01
    3e18:	9a 83       	std	Y+2, r25	; 0x02
    3e1a:	ab 83       	std	Y+3, r26	; 0x03
    3e1c:	bc 83       	std	Y+4, r27	; 0x04
		HCLCD_SendNumber(Local_s32DecemalNum);
    3e1e:	69 81       	ldd	r22, Y+1	; 0x01
    3e20:	7a 81       	ldd	r23, Y+2	; 0x02
    3e22:	8b 81       	ldd	r24, Y+3	; 0x03
    3e24:	9c 81       	ldd	r25, Y+4	; 0x04
    3e26:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    3e2a:	dc 01       	movw	r26, r24
    3e2c:	cb 01       	movw	r24, r22
    3e2e:	bc 01       	movw	r22, r24
    3e30:	cd 01       	movw	r24, r26
    3e32:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>

		Copy_f32FloatNumber = Copy_f32FloatNumber -Local_s32DecemalNum;
    3e36:	69 81       	ldd	r22, Y+1	; 0x01
    3e38:	7a 81       	ldd	r23, Y+2	; 0x02
    3e3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3e3e:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    3e42:	9b 01       	movw	r18, r22
    3e44:	ac 01       	movw	r20, r24
    3e46:	6d 81       	ldd	r22, Y+5	; 0x05
    3e48:	7e 81       	ldd	r23, Y+6	; 0x06
    3e4a:	8f 81       	ldd	r24, Y+7	; 0x07
    3e4c:	98 85       	ldd	r25, Y+8	; 0x08
    3e4e:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    3e52:	dc 01       	movw	r26, r24
    3e54:	cb 01       	movw	r24, r22
    3e56:	8d 83       	std	Y+5, r24	; 0x05
    3e58:	9e 83       	std	Y+6, r25	; 0x06
    3e5a:	af 83       	std	Y+7, r26	; 0x07
    3e5c:	b8 87       	std	Y+8, r27	; 0x08
		if (Copy_f32FloatNumber>0)
    3e5e:	6d 81       	ldd	r22, Y+5	; 0x05
    3e60:	7e 81       	ldd	r23, Y+6	; 0x06
    3e62:	8f 81       	ldd	r24, Y+7	; 0x07
    3e64:	98 85       	ldd	r25, Y+8	; 0x08
    3e66:	20 e0       	ldi	r18, 0x00	; 0
    3e68:	30 e0       	ldi	r19, 0x00	; 0
    3e6a:	40 e0       	ldi	r20, 0x00	; 0
    3e6c:	50 e0       	ldi	r21, 0x00	; 0
    3e6e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3e72:	18 16       	cp	r1, r24
    3e74:	0c f0       	brlt	.+2      	; 0x3e78 <HCLCD_voidWriteFloatNumber+0xb4>
    3e76:	50 c0       	rjmp	.+160    	; 0x3f18 <HCLCD_voidWriteFloatNumber+0x154>
		{
			HCLCD_SendData('.');
    3e78:	8e e2       	ldi	r24, 0x2E	; 46
    3e7a:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
			Copy_f32FloatNumber*=100000;
    3e7e:	6d 81       	ldd	r22, Y+5	; 0x05
    3e80:	7e 81       	ldd	r23, Y+6	; 0x06
    3e82:	8f 81       	ldd	r24, Y+7	; 0x07
    3e84:	98 85       	ldd	r25, Y+8	; 0x08
    3e86:	20 e0       	ldi	r18, 0x00	; 0
    3e88:	30 e5       	ldi	r19, 0x50	; 80
    3e8a:	43 ec       	ldi	r20, 0xC3	; 195
    3e8c:	57 e4       	ldi	r21, 0x47	; 71
    3e8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e92:	dc 01       	movw	r26, r24
    3e94:	cb 01       	movw	r24, r22
    3e96:	8d 83       	std	Y+5, r24	; 0x05
    3e98:	9e 83       	std	Y+6, r25	; 0x06
    3e9a:	af 83       	std	Y+7, r26	; 0x07
    3e9c:	b8 87       	std	Y+8, r27	; 0x08
			Local_s32DecemalNum = Copy_f32FloatNumber;
    3e9e:	6d 81       	ldd	r22, Y+5	; 0x05
    3ea0:	7e 81       	ldd	r23, Y+6	; 0x06
    3ea2:	8f 81       	ldd	r24, Y+7	; 0x07
    3ea4:	98 85       	ldd	r25, Y+8	; 0x08
    3ea6:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
    3eaa:	dc 01       	movw	r26, r24
    3eac:	cb 01       	movw	r24, r22
    3eae:	89 83       	std	Y+1, r24	; 0x01
    3eb0:	9a 83       	std	Y+2, r25	; 0x02
    3eb2:	ab 83       	std	Y+3, r26	; 0x03
    3eb4:	bc 83       	std	Y+4, r27	; 0x04
    3eb6:	12 c0       	rjmp	.+36     	; 0x3edc <HCLCD_voidWriteFloatNumber+0x118>

			while (Local_s32DecemalNum%10 == 0)
			{
				Local_s32DecemalNum/=10;
    3eb8:	89 81       	ldd	r24, Y+1	; 0x01
    3eba:	9a 81       	ldd	r25, Y+2	; 0x02
    3ebc:	ab 81       	ldd	r26, Y+3	; 0x03
    3ebe:	bc 81       	ldd	r27, Y+4	; 0x04
    3ec0:	2a e0       	ldi	r18, 0x0A	; 10
    3ec2:	30 e0       	ldi	r19, 0x00	; 0
    3ec4:	40 e0       	ldi	r20, 0x00	; 0
    3ec6:	50 e0       	ldi	r21, 0x00	; 0
    3ec8:	bc 01       	movw	r22, r24
    3eca:	cd 01       	movw	r24, r26
    3ecc:	0e 94 e8 23 	call	0x47d0	; 0x47d0 <__divmodsi4>
    3ed0:	da 01       	movw	r26, r20
    3ed2:	c9 01       	movw	r24, r18
    3ed4:	89 83       	std	Y+1, r24	; 0x01
    3ed6:	9a 83       	std	Y+2, r25	; 0x02
    3ed8:	ab 83       	std	Y+3, r26	; 0x03
    3eda:	bc 83       	std	Y+4, r27	; 0x04
		{
			HCLCD_SendData('.');
			Copy_f32FloatNumber*=100000;
			Local_s32DecemalNum = Copy_f32FloatNumber;

			while (Local_s32DecemalNum%10 == 0)
    3edc:	89 81       	ldd	r24, Y+1	; 0x01
    3ede:	9a 81       	ldd	r25, Y+2	; 0x02
    3ee0:	ab 81       	ldd	r26, Y+3	; 0x03
    3ee2:	bc 81       	ldd	r27, Y+4	; 0x04
    3ee4:	2a e0       	ldi	r18, 0x0A	; 10
    3ee6:	30 e0       	ldi	r19, 0x00	; 0
    3ee8:	40 e0       	ldi	r20, 0x00	; 0
    3eea:	50 e0       	ldi	r21, 0x00	; 0
    3eec:	bc 01       	movw	r22, r24
    3eee:	cd 01       	movw	r24, r26
    3ef0:	0e 94 e8 23 	call	0x47d0	; 0x47d0 <__divmodsi4>
    3ef4:	dc 01       	movw	r26, r24
    3ef6:	cb 01       	movw	r24, r22
    3ef8:	00 97       	sbiw	r24, 0x00	; 0
    3efa:	a1 05       	cpc	r26, r1
    3efc:	b1 05       	cpc	r27, r1
    3efe:	e1 f2       	breq	.-72     	; 0x3eb8 <HCLCD_voidWriteFloatNumber+0xf4>
			{
				Local_s32DecemalNum/=10;
			}
			HCLCD_SendNumber(Local_s32DecemalNum);
    3f00:	69 81       	ldd	r22, Y+1	; 0x01
    3f02:	7a 81       	ldd	r23, Y+2	; 0x02
    3f04:	8b 81       	ldd	r24, Y+3	; 0x03
    3f06:	9c 81       	ldd	r25, Y+4	; 0x04
    3f08:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    3f0c:	dc 01       	movw	r26, r24
    3f0e:	cb 01       	movw	r24, r22
    3f10:	bc 01       	movw	r22, r24
    3f12:	cd 01       	movw	r24, r26
    3f14:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>
		//else
		//{
		//	Local_s32DecemalNum /=100;
		//}
	}
}
    3f18:	28 96       	adiw	r28, 0x08	; 8
    3f1a:	0f b6       	in	r0, 0x3f	; 63
    3f1c:	f8 94       	cli
    3f1e:	de bf       	out	0x3e, r29	; 62
    3f20:	0f be       	out	0x3f, r0	; 63
    3f22:	cd bf       	out	0x3d, r28	; 61
    3f24:	cf 91       	pop	r28
    3f26:	df 91       	pop	r29
    3f28:	08 95       	ret

00003f2a <HCLCD_WriteSpecialCharacter>:
    HCLCD_GoToXY(row, col);
    HCLCD_SendNumber(value);
}****/

error_state_t HCLCD_WriteSpecialCharacter(u8* Copy_pu8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    3f2a:	df 93       	push	r29
    3f2c:	cf 93       	push	r28
    3f2e:	cd b7       	in	r28, 0x3d	; 61
    3f30:	de b7       	in	r29, 0x3e	; 62
    3f32:	28 97       	sbiw	r28, 0x08	; 8
    3f34:	0f b6       	in	r0, 0x3f	; 63
    3f36:	f8 94       	cli
    3f38:	de bf       	out	0x3e, r29	; 62
    3f3a:	0f be       	out	0x3f, r0	; 63
    3f3c:	cd bf       	out	0x3d, r28	; 61
    3f3e:	9d 83       	std	Y+5, r25	; 0x05
    3f40:	8c 83       	std	Y+4, r24	; 0x04
    3f42:	6e 83       	std	Y+6, r22	; 0x06
    3f44:	4f 83       	std	Y+7, r20	; 0x07
    3f46:	28 87       	std	Y+8, r18	; 0x08
	error_state_t Local_ErrorState = R_OK;
    3f48:	81 e0       	ldi	r24, 0x01	; 1
    3f4a:	8b 83       	std	Y+3, r24	; 0x03
	specialCharacter  = ON;
    3f4c:	81 e0       	ldi	r24, 0x01	; 1
    3f4e:	80 93 d3 01 	sts	0x01D3, r24

	u8 Local_u8CGRAMAddress= 0;
    3f52:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Iterator =0;
    3f54:	19 82       	std	Y+1, r1	; 0x01

	/* Calculate the CGRAM address whose each block is 8 bytes */
	Local_u8CGRAMAddress =Copy_u8PatternNumber*8;
    3f56:	8e 81       	ldd	r24, Y+6	; 0x06
    3f58:	88 2f       	mov	r24, r24
    3f5a:	90 e0       	ldi	r25, 0x00	; 0
    3f5c:	88 0f       	add	r24, r24
    3f5e:	99 1f       	adc	r25, r25
    3f60:	88 0f       	add	r24, r24
    3f62:	99 1f       	adc	r25, r25
    3f64:	88 0f       	add	r24, r24
    3f66:	99 1f       	adc	r25, r25
    3f68:	8a 83       	std	Y+2, r24	; 0x02

	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	HCLCD_SendCommand(Local_u8CGRAMAddress+64);
    3f6a:	8a 81       	ldd	r24, Y+2	; 0x02
    3f6c:	80 5c       	subi	r24, 0xC0	; 192
    3f6e:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    3f72:	19 82       	std	Y+1, r1	; 0x01
    3f74:	0e c0       	rjmp	.+28     	; 0x3f92 <HCLCD_WriteSpecialCharacter+0x68>
	{
		HCLCD_SendData(Copy_pu8Pattern[Local_u8Iterator]);
    3f76:	89 81       	ldd	r24, Y+1	; 0x01
    3f78:	28 2f       	mov	r18, r24
    3f7a:	30 e0       	ldi	r19, 0x00	; 0
    3f7c:	8c 81       	ldd	r24, Y+4	; 0x04
    3f7e:	9d 81       	ldd	r25, Y+5	; 0x05
    3f80:	fc 01       	movw	r30, r24
    3f82:	e2 0f       	add	r30, r18
    3f84:	f3 1f       	adc	r31, r19
    3f86:	80 81       	ld	r24, Z
    3f88:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	HCLCD_SendCommand(Local_u8CGRAMAddress+64);

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    3f8c:	89 81       	ldd	r24, Y+1	; 0x01
    3f8e:	8f 5f       	subi	r24, 0xFF	; 255
    3f90:	89 83       	std	Y+1, r24	; 0x01
    3f92:	89 81       	ldd	r24, Y+1	; 0x01
    3f94:	88 30       	cpi	r24, 0x08	; 8
    3f96:	78 f3       	brcs	.-34     	; 0x3f76 <HCLCD_WriteSpecialCharacter+0x4c>
	{
		HCLCD_SendData(Copy_pu8Pattern[Local_u8Iterator]);
	}

	/* go back to the DDRAM to display the Pattern*/
	HCLCD_GoToXY(Copy_u8XPos,Copy_u8YPos);
    3f98:	8f 81       	ldd	r24, Y+7	; 0x07
    3f9a:	68 85       	ldd	r22, Y+8	; 0x08
    3f9c:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
	/* Display the pattern written in the CGRAM*/
	HCLCD_SendData(Copy_u8PatternNumber);
    3fa0:	8e 81       	ldd	r24, Y+6	; 0x06
    3fa2:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <HCLCD_SendData>
	specialCharacter  = OFF;
    3fa6:	10 92 d3 01 	sts	0x01D3, r1

	return Local_ErrorState;
    3faa:	8b 81       	ldd	r24, Y+3	; 0x03

}
    3fac:	28 96       	adiw	r28, 0x08	; 8
    3fae:	0f b6       	in	r0, 0x3f	; 63
    3fb0:	f8 94       	cli
    3fb2:	de bf       	out	0x3e, r29	; 62
    3fb4:	0f be       	out	0x3f, r0	; 63
    3fb6:	cd bf       	out	0x3d, r28	; 61
    3fb8:	cf 91       	pop	r28
    3fba:	df 91       	pop	r29
    3fbc:	08 95       	ret

00003fbe <HCLCD_GoToXY>:
	return Local_ErrorState;

}*/

error_state_t HCLCD_GoToXY(u8 Copy_u8Xpos, u8 Copy_u8Ypos)
{
    3fbe:	df 93       	push	r29
    3fc0:	cf 93       	push	r28
    3fc2:	cd b7       	in	r28, 0x3d	; 61
    3fc4:	de b7       	in	r29, 0x3e	; 62
    3fc6:	28 97       	sbiw	r28, 0x08	; 8
    3fc8:	0f b6       	in	r0, 0x3f	; 63
    3fca:	f8 94       	cli
    3fcc:	de bf       	out	0x3e, r29	; 62
    3fce:	0f be       	out	0x3f, r0	; 63
    3fd0:	cd bf       	out	0x3d, r28	; 61
    3fd2:	8f 83       	std	Y+7, r24	; 0x07
    3fd4:	68 87       	std	Y+8, r22	; 0x08
	error_state_t Local_ErrorState = R_OK;
    3fd6:	81 e0       	ldi	r24, 0x01	; 1
    3fd8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Address = 0;
    3fda:	19 82       	std	Y+1, r1	; 0x01
	Local_u8SetPositionY = Copy_u8Ypos;
    3fdc:	88 85       	ldd	r24, Y+8	; 0x08
    3fde:	80 93 d5 01 	sts	0x01D5, r24
	Local_u8SetPositionX = Copy_u8Xpos;
    3fe2:	8f 81       	ldd	r24, Y+7	; 0x07
    3fe4:	80 93 d4 01 	sts	0x01D4, r24

	// Array to store row addresses
	u8 RowAddresses[] = {CLCD_ROW_ADDRESS_0, CLCD_ROW_ADDRESS_1, CLCD_ROW_ADDRESS_2, CLCD_ROW_ADDRESS_3};
    3fe8:	1b 82       	std	Y+3, r1	; 0x03
    3fea:	80 e4       	ldi	r24, 0x40	; 64
    3fec:	8c 83       	std	Y+4, r24	; 0x04
    3fee:	84 e1       	ldi	r24, 0x14	; 20
    3ff0:	8d 83       	std	Y+5, r24	; 0x05
    3ff2:	84 e5       	ldi	r24, 0x54	; 84
    3ff4:	8e 83       	std	Y+6, r24	; 0x06

	// Check if Copy_u8Xpos is within a valid range (0-3)
	if (Copy_u8Xpos <= CLCD_ROW_NUM)
    3ff6:	8f 81       	ldd	r24, Y+7	; 0x07
    3ff8:	84 30       	cpi	r24, 0x04	; 4
    3ffa:	88 f4       	brcc	.+34     	; 0x401e <HCLCD_GoToXY+0x60>
	{
		// Calculate the LCD address based on row and column
		Local_u8Address = RowAddresses[Copy_u8Xpos] + Copy_u8Ypos;
    3ffc:	8f 81       	ldd	r24, Y+7	; 0x07
    3ffe:	28 2f       	mov	r18, r24
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	ce 01       	movw	r24, r28
    4004:	03 96       	adiw	r24, 0x03	; 3
    4006:	fc 01       	movw	r30, r24
    4008:	e2 0f       	add	r30, r18
    400a:	f3 1f       	adc	r31, r19
    400c:	90 81       	ld	r25, Z
    400e:	88 85       	ldd	r24, Y+8	; 0x08
    4010:	89 0f       	add	r24, r25
    4012:	89 83       	std	Y+1, r24	; 0x01

		// Set the cursor position on the LCD
		HCLCD_SendCommand(Local_u8Address | CLCD_CURSOR_POSITION_CMD); // Add 0x80 to set the cursor position command
    4014:	89 81       	ldd	r24, Y+1	; 0x01
    4016:	80 68       	ori	r24, 0x80	; 128
    4018:	0e 94 08 1d 	call	0x3a10	; 0x3a10 <HCLCD_SendCommand>
    401c:	01 c0       	rjmp	.+2      	; 0x4020 <HCLCD_GoToXY+0x62>
	}
	else
	{
		// Invalid row value, set an error state
		Local_ErrorState = R_NOK;
    401e:	1a 82       	std	Y+2, r1	; 0x02
	}

	return Local_ErrorState;
    4020:	8a 81       	ldd	r24, Y+2	; 0x02
}
    4022:	28 96       	adiw	r28, 0x08	; 8
    4024:	0f b6       	in	r0, 0x3f	; 63
    4026:	f8 94       	cli
    4028:	de bf       	out	0x3e, r29	; 62
    402a:	0f be       	out	0x3f, r0	; 63
    402c:	cd bf       	out	0x3d, r28	; 61
    402e:	cf 91       	pop	r28
    4030:	df 91       	pop	r29
    4032:	08 95       	ret

00004034 <CLCD_CurrentPosition>:


/********************* Static Functions *************************/

static void CLCD_CurrentPosition(void)
{
    4034:	df 93       	push	r29
    4036:	cf 93       	push	r28
    4038:	cd b7       	in	r28, 0x3d	; 61
    403a:	de b7       	in	r29, 0x3e	; 62
	if(Local_u8SetPositionY>CLCD_COL_NUM)
    403c:	80 91 d5 01 	lds	r24, 0x01D5
    4040:	84 31       	cpi	r24, 0x14	; 20
    4042:	a0 f0       	brcs	.+40     	; 0x406c <CLCD_CurrentPosition+0x38>
	{
		Local_u8SetPositionX++;
    4044:	80 91 d4 01 	lds	r24, 0x01D4
    4048:	8f 5f       	subi	r24, 0xFF	; 255
    404a:	80 93 d4 01 	sts	0x01D4, r24
		if(Local_u8SetPositionX>CLCD_ROW_NUM)
    404e:	80 91 d4 01 	lds	r24, 0x01D4
    4052:	84 30       	cpi	r24, 0x04	; 4
    4054:	10 f0       	brcs	.+4      	; 0x405a <CLCD_CurrentPosition+0x26>
		{
			Local_u8SetPositionX = X_INITIAL_POSITION;
    4056:	10 92 d4 01 	sts	0x01D4, r1
		}
		Local_u8SetPositionY = Y_INITIAL_POSITION;
    405a:	10 92 d5 01 	sts	0x01D5, r1
		HCLCD_GoToXY(Local_u8SetPositionX,Local_u8SetPositionY);
    405e:	80 91 d4 01 	lds	r24, 0x01D4
    4062:	90 91 d5 01 	lds	r25, 0x01D5
    4066:	69 2f       	mov	r22, r25
    4068:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
	}
	Local_u8SetPositionY++;
    406c:	80 91 d5 01 	lds	r24, 0x01D5
    4070:	8f 5f       	subi	r24, 0xFF	; 255
    4072:	80 93 d5 01 	sts	0x01D5, r24
}
    4076:	cf 91       	pop	r28
    4078:	df 91       	pop	r29
    407a:	08 95       	ret

0000407c <H_LCD_void_latchByte>:


static void H_LCD_void_latchByte(u8 copy_u8Byte)
{
    407c:	df 93       	push	r29
    407e:	cf 93       	push	r28
    4080:	cd b7       	in	r28, 0x3d	; 61
    4082:	de b7       	in	r29, 0x3e	; 62
    4084:	e9 97       	sbiw	r28, 0x39	; 57
    4086:	0f b6       	in	r0, 0x3f	; 63
    4088:	f8 94       	cli
    408a:	de bf       	out	0x3e, r29	; 62
    408c:	0f be       	out	0x3f, r0	; 63
    408e:	cd bf       	out	0x3d, r28	; 61
    4090:	89 af       	std	Y+57, r24	; 0x39
#if CLCD_MODE == _4_BIT_MODE
	/* Send Command To Data Pin */
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, GET_BIT(copy_u8Byte,4));
    4092:	89 ad       	ldd	r24, Y+57	; 0x39
    4094:	82 95       	swap	r24
    4096:	8f 70       	andi	r24, 0x0F	; 15
    4098:	98 2f       	mov	r25, r24
    409a:	91 70       	andi	r25, 0x01	; 1
    409c:	81 e0       	ldi	r24, 0x01	; 1
    409e:	60 e0       	ldi	r22, 0x00	; 0
    40a0:	49 2f       	mov	r20, r25
    40a2:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, GET_BIT(copy_u8Byte,5));
    40a6:	89 ad       	ldd	r24, Y+57	; 0x39
    40a8:	82 95       	swap	r24
    40aa:	86 95       	lsr	r24
    40ac:	87 70       	andi	r24, 0x07	; 7
    40ae:	98 2f       	mov	r25, r24
    40b0:	91 70       	andi	r25, 0x01	; 1
    40b2:	81 e0       	ldi	r24, 0x01	; 1
    40b4:	61 e0       	ldi	r22, 0x01	; 1
    40b6:	49 2f       	mov	r20, r25
    40b8:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, GET_BIT(copy_u8Byte,6));
    40bc:	89 ad       	ldd	r24, Y+57	; 0x39
    40be:	82 95       	swap	r24
    40c0:	86 95       	lsr	r24
    40c2:	86 95       	lsr	r24
    40c4:	83 70       	andi	r24, 0x03	; 3
    40c6:	98 2f       	mov	r25, r24
    40c8:	91 70       	andi	r25, 0x01	; 1
    40ca:	81 e0       	ldi	r24, 0x01	; 1
    40cc:	62 e0       	ldi	r22, 0x02	; 2
    40ce:	49 2f       	mov	r20, r25
    40d0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, GET_BIT(copy_u8Byte,7));
    40d4:	89 ad       	ldd	r24, Y+57	; 0x39
    40d6:	98 2f       	mov	r25, r24
    40d8:	99 1f       	adc	r25, r25
    40da:	99 27       	eor	r25, r25
    40dc:	99 1f       	adc	r25, r25
    40de:	81 e0       	ldi	r24, 0x01	; 1
    40e0:	64 e0       	ldi	r22, 0x04	; 4
    40e2:	49 2f       	mov	r20, r25
    40e4:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>


	/* Enable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_HIGH);
    40e8:	80 e0       	ldi	r24, 0x00	; 0
    40ea:	62 e0       	ldi	r22, 0x02	; 2
    40ec:	41 e0       	ldi	r20, 0x01	; 1
    40ee:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    40f2:	80 e0       	ldi	r24, 0x00	; 0
    40f4:	90 e0       	ldi	r25, 0x00	; 0
    40f6:	a0 e0       	ldi	r26, 0x00	; 0
    40f8:	b0 e4       	ldi	r27, 0x40	; 64
    40fa:	8d ab       	std	Y+53, r24	; 0x35
    40fc:	9e ab       	std	Y+54, r25	; 0x36
    40fe:	af ab       	std	Y+55, r26	; 0x37
    4100:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4102:	6d a9       	ldd	r22, Y+53	; 0x35
    4104:	7e a9       	ldd	r23, Y+54	; 0x36
    4106:	8f a9       	ldd	r24, Y+55	; 0x37
    4108:	98 ad       	ldd	r25, Y+56	; 0x38
    410a:	20 e0       	ldi	r18, 0x00	; 0
    410c:	30 e0       	ldi	r19, 0x00	; 0
    410e:	4a e7       	ldi	r20, 0x7A	; 122
    4110:	55 e4       	ldi	r21, 0x45	; 69
    4112:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4116:	dc 01       	movw	r26, r24
    4118:	cb 01       	movw	r24, r22
    411a:	89 ab       	std	Y+49, r24	; 0x31
    411c:	9a ab       	std	Y+50, r25	; 0x32
    411e:	ab ab       	std	Y+51, r26	; 0x33
    4120:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4122:	69 a9       	ldd	r22, Y+49	; 0x31
    4124:	7a a9       	ldd	r23, Y+50	; 0x32
    4126:	8b a9       	ldd	r24, Y+51	; 0x33
    4128:	9c a9       	ldd	r25, Y+52	; 0x34
    412a:	20 e0       	ldi	r18, 0x00	; 0
    412c:	30 e0       	ldi	r19, 0x00	; 0
    412e:	40 e8       	ldi	r20, 0x80	; 128
    4130:	5f e3       	ldi	r21, 0x3F	; 63
    4132:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4136:	88 23       	and	r24, r24
    4138:	2c f4       	brge	.+10     	; 0x4144 <H_LCD_void_latchByte+0xc8>
		__ticks = 1;
    413a:	81 e0       	ldi	r24, 0x01	; 1
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	98 ab       	std	Y+48, r25	; 0x30
    4140:	8f a7       	std	Y+47, r24	; 0x2f
    4142:	3f c0       	rjmp	.+126    	; 0x41c2 <H_LCD_void_latchByte+0x146>
	else if (__tmp > 65535)
    4144:	69 a9       	ldd	r22, Y+49	; 0x31
    4146:	7a a9       	ldd	r23, Y+50	; 0x32
    4148:	8b a9       	ldd	r24, Y+51	; 0x33
    414a:	9c a9       	ldd	r25, Y+52	; 0x34
    414c:	20 e0       	ldi	r18, 0x00	; 0
    414e:	3f ef       	ldi	r19, 0xFF	; 255
    4150:	4f e7       	ldi	r20, 0x7F	; 127
    4152:	57 e4       	ldi	r21, 0x47	; 71
    4154:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4158:	18 16       	cp	r1, r24
    415a:	4c f5       	brge	.+82     	; 0x41ae <H_LCD_void_latchByte+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    415c:	6d a9       	ldd	r22, Y+53	; 0x35
    415e:	7e a9       	ldd	r23, Y+54	; 0x36
    4160:	8f a9       	ldd	r24, Y+55	; 0x37
    4162:	98 ad       	ldd	r25, Y+56	; 0x38
    4164:	20 e0       	ldi	r18, 0x00	; 0
    4166:	30 e0       	ldi	r19, 0x00	; 0
    4168:	40 e2       	ldi	r20, 0x20	; 32
    416a:	51 e4       	ldi	r21, 0x41	; 65
    416c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4170:	dc 01       	movw	r26, r24
    4172:	cb 01       	movw	r24, r22
    4174:	bc 01       	movw	r22, r24
    4176:	cd 01       	movw	r24, r26
    4178:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    417c:	dc 01       	movw	r26, r24
    417e:	cb 01       	movw	r24, r22
    4180:	98 ab       	std	Y+48, r25	; 0x30
    4182:	8f a7       	std	Y+47, r24	; 0x2f
    4184:	0f c0       	rjmp	.+30     	; 0x41a4 <H_LCD_void_latchByte+0x128>
    4186:	80 e9       	ldi	r24, 0x90	; 144
    4188:	91 e0       	ldi	r25, 0x01	; 1
    418a:	9e a7       	std	Y+46, r25	; 0x2e
    418c:	8d a7       	std	Y+45, r24	; 0x2d
    418e:	8d a5       	ldd	r24, Y+45	; 0x2d
    4190:	9e a5       	ldd	r25, Y+46	; 0x2e
    4192:	01 97       	sbiw	r24, 0x01	; 1
    4194:	f1 f7       	brne	.-4      	; 0x4192 <H_LCD_void_latchByte+0x116>
    4196:	9e a7       	std	Y+46, r25	; 0x2e
    4198:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    419a:	8f a5       	ldd	r24, Y+47	; 0x2f
    419c:	98 a9       	ldd	r25, Y+48	; 0x30
    419e:	01 97       	sbiw	r24, 0x01	; 1
    41a0:	98 ab       	std	Y+48, r25	; 0x30
    41a2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41a4:	8f a5       	ldd	r24, Y+47	; 0x2f
    41a6:	98 a9       	ldd	r25, Y+48	; 0x30
    41a8:	00 97       	sbiw	r24, 0x00	; 0
    41aa:	69 f7       	brne	.-38     	; 0x4186 <H_LCD_void_latchByte+0x10a>
    41ac:	14 c0       	rjmp	.+40     	; 0x41d6 <H_LCD_void_latchByte+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41ae:	69 a9       	ldd	r22, Y+49	; 0x31
    41b0:	7a a9       	ldd	r23, Y+50	; 0x32
    41b2:	8b a9       	ldd	r24, Y+51	; 0x33
    41b4:	9c a9       	ldd	r25, Y+52	; 0x34
    41b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41ba:	dc 01       	movw	r26, r24
    41bc:	cb 01       	movw	r24, r22
    41be:	98 ab       	std	Y+48, r25	; 0x30
    41c0:	8f a7       	std	Y+47, r24	; 0x2f
    41c2:	8f a5       	ldd	r24, Y+47	; 0x2f
    41c4:	98 a9       	ldd	r25, Y+48	; 0x30
    41c6:	9c a7       	std	Y+44, r25	; 0x2c
    41c8:	8b a7       	std	Y+43, r24	; 0x2b
    41ca:	8b a5       	ldd	r24, Y+43	; 0x2b
    41cc:	9c a5       	ldd	r25, Y+44	; 0x2c
    41ce:	01 97       	sbiw	r24, 0x01	; 1
    41d0:	f1 f7       	brne	.-4      	; 0x41ce <H_LCD_void_latchByte+0x152>
    41d2:	9c a7       	std	Y+44, r25	; 0x2c
    41d4:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	/* Disable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);
    41d6:	80 e0       	ldi	r24, 0x00	; 0
    41d8:	62 e0       	ldi	r22, 0x02	; 2
    41da:	40 e0       	ldi	r20, 0x00	; 0
    41dc:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    41e0:	80 e0       	ldi	r24, 0x00	; 0
    41e2:	90 e0       	ldi	r25, 0x00	; 0
    41e4:	a0 ea       	ldi	r26, 0xA0	; 160
    41e6:	b0 e4       	ldi	r27, 0x40	; 64
    41e8:	8f a3       	std	Y+39, r24	; 0x27
    41ea:	98 a7       	std	Y+40, r25	; 0x28
    41ec:	a9 a7       	std	Y+41, r26	; 0x29
    41ee:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41f0:	6f a1       	ldd	r22, Y+39	; 0x27
    41f2:	78 a5       	ldd	r23, Y+40	; 0x28
    41f4:	89 a5       	ldd	r24, Y+41	; 0x29
    41f6:	9a a5       	ldd	r25, Y+42	; 0x2a
    41f8:	20 e0       	ldi	r18, 0x00	; 0
    41fa:	30 e0       	ldi	r19, 0x00	; 0
    41fc:	4a e7       	ldi	r20, 0x7A	; 122
    41fe:	55 e4       	ldi	r21, 0x45	; 69
    4200:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4204:	dc 01       	movw	r26, r24
    4206:	cb 01       	movw	r24, r22
    4208:	8b a3       	std	Y+35, r24	; 0x23
    420a:	9c a3       	std	Y+36, r25	; 0x24
    420c:	ad a3       	std	Y+37, r26	; 0x25
    420e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4210:	6b a1       	ldd	r22, Y+35	; 0x23
    4212:	7c a1       	ldd	r23, Y+36	; 0x24
    4214:	8d a1       	ldd	r24, Y+37	; 0x25
    4216:	9e a1       	ldd	r25, Y+38	; 0x26
    4218:	20 e0       	ldi	r18, 0x00	; 0
    421a:	30 e0       	ldi	r19, 0x00	; 0
    421c:	40 e8       	ldi	r20, 0x80	; 128
    421e:	5f e3       	ldi	r21, 0x3F	; 63
    4220:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4224:	88 23       	and	r24, r24
    4226:	2c f4       	brge	.+10     	; 0x4232 <H_LCD_void_latchByte+0x1b6>
		__ticks = 1;
    4228:	81 e0       	ldi	r24, 0x01	; 1
    422a:	90 e0       	ldi	r25, 0x00	; 0
    422c:	9a a3       	std	Y+34, r25	; 0x22
    422e:	89 a3       	std	Y+33, r24	; 0x21
    4230:	3f c0       	rjmp	.+126    	; 0x42b0 <H_LCD_void_latchByte+0x234>
	else if (__tmp > 65535)
    4232:	6b a1       	ldd	r22, Y+35	; 0x23
    4234:	7c a1       	ldd	r23, Y+36	; 0x24
    4236:	8d a1       	ldd	r24, Y+37	; 0x25
    4238:	9e a1       	ldd	r25, Y+38	; 0x26
    423a:	20 e0       	ldi	r18, 0x00	; 0
    423c:	3f ef       	ldi	r19, 0xFF	; 255
    423e:	4f e7       	ldi	r20, 0x7F	; 127
    4240:	57 e4       	ldi	r21, 0x47	; 71
    4242:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4246:	18 16       	cp	r1, r24
    4248:	4c f5       	brge	.+82     	; 0x429c <H_LCD_void_latchByte+0x220>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    424a:	6f a1       	ldd	r22, Y+39	; 0x27
    424c:	78 a5       	ldd	r23, Y+40	; 0x28
    424e:	89 a5       	ldd	r24, Y+41	; 0x29
    4250:	9a a5       	ldd	r25, Y+42	; 0x2a
    4252:	20 e0       	ldi	r18, 0x00	; 0
    4254:	30 e0       	ldi	r19, 0x00	; 0
    4256:	40 e2       	ldi	r20, 0x20	; 32
    4258:	51 e4       	ldi	r21, 0x41	; 65
    425a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    425e:	dc 01       	movw	r26, r24
    4260:	cb 01       	movw	r24, r22
    4262:	bc 01       	movw	r22, r24
    4264:	cd 01       	movw	r24, r26
    4266:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    426a:	dc 01       	movw	r26, r24
    426c:	cb 01       	movw	r24, r22
    426e:	9a a3       	std	Y+34, r25	; 0x22
    4270:	89 a3       	std	Y+33, r24	; 0x21
    4272:	0f c0       	rjmp	.+30     	; 0x4292 <H_LCD_void_latchByte+0x216>
    4274:	80 e9       	ldi	r24, 0x90	; 144
    4276:	91 e0       	ldi	r25, 0x01	; 1
    4278:	98 a3       	std	Y+32, r25	; 0x20
    427a:	8f 8f       	std	Y+31, r24	; 0x1f
    427c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    427e:	98 a1       	ldd	r25, Y+32	; 0x20
    4280:	01 97       	sbiw	r24, 0x01	; 1
    4282:	f1 f7       	brne	.-4      	; 0x4280 <H_LCD_void_latchByte+0x204>
    4284:	98 a3       	std	Y+32, r25	; 0x20
    4286:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4288:	89 a1       	ldd	r24, Y+33	; 0x21
    428a:	9a a1       	ldd	r25, Y+34	; 0x22
    428c:	01 97       	sbiw	r24, 0x01	; 1
    428e:	9a a3       	std	Y+34, r25	; 0x22
    4290:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4292:	89 a1       	ldd	r24, Y+33	; 0x21
    4294:	9a a1       	ldd	r25, Y+34	; 0x22
    4296:	00 97       	sbiw	r24, 0x00	; 0
    4298:	69 f7       	brne	.-38     	; 0x4274 <H_LCD_void_latchByte+0x1f8>
    429a:	14 c0       	rjmp	.+40     	; 0x42c4 <H_LCD_void_latchByte+0x248>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    429c:	6b a1       	ldd	r22, Y+35	; 0x23
    429e:	7c a1       	ldd	r23, Y+36	; 0x24
    42a0:	8d a1       	ldd	r24, Y+37	; 0x25
    42a2:	9e a1       	ldd	r25, Y+38	; 0x26
    42a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42a8:	dc 01       	movw	r26, r24
    42aa:	cb 01       	movw	r24, r22
    42ac:	9a a3       	std	Y+34, r25	; 0x22
    42ae:	89 a3       	std	Y+33, r24	; 0x21
    42b0:	89 a1       	ldd	r24, Y+33	; 0x21
    42b2:	9a a1       	ldd	r25, Y+34	; 0x22
    42b4:	9e 8f       	std	Y+30, r25	; 0x1e
    42b6:	8d 8f       	std	Y+29, r24	; 0x1d
    42b8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    42ba:	9e 8d       	ldd	r25, Y+30	; 0x1e
    42bc:	01 97       	sbiw	r24, 0x01	; 1
    42be:	f1 f7       	brne	.-4      	; 0x42bc <H_LCD_void_latchByte+0x240>
    42c0:	9e 8f       	std	Y+30, r25	; 0x1e
    42c2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN0, GET_BIT(copy_u8Byte,0));
    42c4:	89 ad       	ldd	r24, Y+57	; 0x39
    42c6:	98 2f       	mov	r25, r24
    42c8:	91 70       	andi	r25, 0x01	; 1
    42ca:	81 e0       	ldi	r24, 0x01	; 1
    42cc:	60 e0       	ldi	r22, 0x00	; 0
    42ce:	49 2f       	mov	r20, r25
    42d0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN1, GET_BIT(copy_u8Byte,1));
    42d4:	89 ad       	ldd	r24, Y+57	; 0x39
    42d6:	86 95       	lsr	r24
    42d8:	98 2f       	mov	r25, r24
    42da:	91 70       	andi	r25, 0x01	; 1
    42dc:	81 e0       	ldi	r24, 0x01	; 1
    42de:	61 e0       	ldi	r22, 0x01	; 1
    42e0:	49 2f       	mov	r20, r25
    42e2:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN2, GET_BIT(copy_u8Byte,2));
    42e6:	89 ad       	ldd	r24, Y+57	; 0x39
    42e8:	86 95       	lsr	r24
    42ea:	86 95       	lsr	r24
    42ec:	98 2f       	mov	r25, r24
    42ee:	91 70       	andi	r25, 0x01	; 1
    42f0:	81 e0       	ldi	r24, 0x01	; 1
    42f2:	62 e0       	ldi	r22, 0x02	; 2
    42f4:	49 2f       	mov	r20, r25
    42f6:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	MDIO_SetPinValue(CLCD_DATA_PORT, CLCD_DATA_4_PIN3, GET_BIT(copy_u8Byte,3));
    42fa:	89 ad       	ldd	r24, Y+57	; 0x39
    42fc:	86 95       	lsr	r24
    42fe:	86 95       	lsr	r24
    4300:	86 95       	lsr	r24
    4302:	98 2f       	mov	r25, r24
    4304:	91 70       	andi	r25, 0x01	; 1
    4306:	81 e0       	ldi	r24, 0x01	; 1
    4308:	64 e0       	ldi	r22, 0x04	; 4
    430a:	49 2f       	mov	r20, r25
    430c:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
	/* Enable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_HIGH);
    4310:	80 e0       	ldi	r24, 0x00	; 0
    4312:	62 e0       	ldi	r22, 0x02	; 2
    4314:	41 e0       	ldi	r20, 0x01	; 1
    4316:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    431a:	80 e0       	ldi	r24, 0x00	; 0
    431c:	90 e0       	ldi	r25, 0x00	; 0
    431e:	a0 e0       	ldi	r26, 0x00	; 0
    4320:	b0 e4       	ldi	r27, 0x40	; 64
    4322:	89 8f       	std	Y+25, r24	; 0x19
    4324:	9a 8f       	std	Y+26, r25	; 0x1a
    4326:	ab 8f       	std	Y+27, r26	; 0x1b
    4328:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    432a:	69 8d       	ldd	r22, Y+25	; 0x19
    432c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    432e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4330:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4332:	20 e0       	ldi	r18, 0x00	; 0
    4334:	30 e0       	ldi	r19, 0x00	; 0
    4336:	4a e7       	ldi	r20, 0x7A	; 122
    4338:	55 e4       	ldi	r21, 0x45	; 69
    433a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    433e:	dc 01       	movw	r26, r24
    4340:	cb 01       	movw	r24, r22
    4342:	8d 8b       	std	Y+21, r24	; 0x15
    4344:	9e 8b       	std	Y+22, r25	; 0x16
    4346:	af 8b       	std	Y+23, r26	; 0x17
    4348:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    434a:	6d 89       	ldd	r22, Y+21	; 0x15
    434c:	7e 89       	ldd	r23, Y+22	; 0x16
    434e:	8f 89       	ldd	r24, Y+23	; 0x17
    4350:	98 8d       	ldd	r25, Y+24	; 0x18
    4352:	20 e0       	ldi	r18, 0x00	; 0
    4354:	30 e0       	ldi	r19, 0x00	; 0
    4356:	40 e8       	ldi	r20, 0x80	; 128
    4358:	5f e3       	ldi	r21, 0x3F	; 63
    435a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    435e:	88 23       	and	r24, r24
    4360:	2c f4       	brge	.+10     	; 0x436c <H_LCD_void_latchByte+0x2f0>
		__ticks = 1;
    4362:	81 e0       	ldi	r24, 0x01	; 1
    4364:	90 e0       	ldi	r25, 0x00	; 0
    4366:	9c 8b       	std	Y+20, r25	; 0x14
    4368:	8b 8b       	std	Y+19, r24	; 0x13
    436a:	3f c0       	rjmp	.+126    	; 0x43ea <H_LCD_void_latchByte+0x36e>
	else if (__tmp > 65535)
    436c:	6d 89       	ldd	r22, Y+21	; 0x15
    436e:	7e 89       	ldd	r23, Y+22	; 0x16
    4370:	8f 89       	ldd	r24, Y+23	; 0x17
    4372:	98 8d       	ldd	r25, Y+24	; 0x18
    4374:	20 e0       	ldi	r18, 0x00	; 0
    4376:	3f ef       	ldi	r19, 0xFF	; 255
    4378:	4f e7       	ldi	r20, 0x7F	; 127
    437a:	57 e4       	ldi	r21, 0x47	; 71
    437c:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4380:	18 16       	cp	r1, r24
    4382:	4c f5       	brge	.+82     	; 0x43d6 <H_LCD_void_latchByte+0x35a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4384:	69 8d       	ldd	r22, Y+25	; 0x19
    4386:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4388:	8b 8d       	ldd	r24, Y+27	; 0x1b
    438a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    438c:	20 e0       	ldi	r18, 0x00	; 0
    438e:	30 e0       	ldi	r19, 0x00	; 0
    4390:	40 e2       	ldi	r20, 0x20	; 32
    4392:	51 e4       	ldi	r21, 0x41	; 65
    4394:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4398:	dc 01       	movw	r26, r24
    439a:	cb 01       	movw	r24, r22
    439c:	bc 01       	movw	r22, r24
    439e:	cd 01       	movw	r24, r26
    43a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43a4:	dc 01       	movw	r26, r24
    43a6:	cb 01       	movw	r24, r22
    43a8:	9c 8b       	std	Y+20, r25	; 0x14
    43aa:	8b 8b       	std	Y+19, r24	; 0x13
    43ac:	0f c0       	rjmp	.+30     	; 0x43cc <H_LCD_void_latchByte+0x350>
    43ae:	80 e9       	ldi	r24, 0x90	; 144
    43b0:	91 e0       	ldi	r25, 0x01	; 1
    43b2:	9a 8b       	std	Y+18, r25	; 0x12
    43b4:	89 8b       	std	Y+17, r24	; 0x11
    43b6:	89 89       	ldd	r24, Y+17	; 0x11
    43b8:	9a 89       	ldd	r25, Y+18	; 0x12
    43ba:	01 97       	sbiw	r24, 0x01	; 1
    43bc:	f1 f7       	brne	.-4      	; 0x43ba <H_LCD_void_latchByte+0x33e>
    43be:	9a 8b       	std	Y+18, r25	; 0x12
    43c0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    43c2:	8b 89       	ldd	r24, Y+19	; 0x13
    43c4:	9c 89       	ldd	r25, Y+20	; 0x14
    43c6:	01 97       	sbiw	r24, 0x01	; 1
    43c8:	9c 8b       	std	Y+20, r25	; 0x14
    43ca:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    43cc:	8b 89       	ldd	r24, Y+19	; 0x13
    43ce:	9c 89       	ldd	r25, Y+20	; 0x14
    43d0:	00 97       	sbiw	r24, 0x00	; 0
    43d2:	69 f7       	brne	.-38     	; 0x43ae <H_LCD_void_latchByte+0x332>
    43d4:	14 c0       	rjmp	.+40     	; 0x43fe <H_LCD_void_latchByte+0x382>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    43d6:	6d 89       	ldd	r22, Y+21	; 0x15
    43d8:	7e 89       	ldd	r23, Y+22	; 0x16
    43da:	8f 89       	ldd	r24, Y+23	; 0x17
    43dc:	98 8d       	ldd	r25, Y+24	; 0x18
    43de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43e2:	dc 01       	movw	r26, r24
    43e4:	cb 01       	movw	r24, r22
    43e6:	9c 8b       	std	Y+20, r25	; 0x14
    43e8:	8b 8b       	std	Y+19, r24	; 0x13
    43ea:	8b 89       	ldd	r24, Y+19	; 0x13
    43ec:	9c 89       	ldd	r25, Y+20	; 0x14
    43ee:	98 8b       	std	Y+16, r25	; 0x10
    43f0:	8f 87       	std	Y+15, r24	; 0x0f
    43f2:	8f 85       	ldd	r24, Y+15	; 0x0f
    43f4:	98 89       	ldd	r25, Y+16	; 0x10
    43f6:	01 97       	sbiw	r24, 0x01	; 1
    43f8:	f1 f7       	brne	.-4      	; 0x43f6 <H_LCD_void_latchByte+0x37a>
    43fa:	98 8b       	std	Y+16, r25	; 0x10
    43fc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	/* Disable CLCD */
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);
    43fe:	80 e0       	ldi	r24, 0x00	; 0
    4400:	62 e0       	ldi	r22, 0x02	; 2
    4402:	40 e0       	ldi	r20, 0x00	; 0
    4404:	0e 94 69 10 	call	0x20d2	; 0x20d2 <MDIO_SetPinValue>
    4408:	80 e0       	ldi	r24, 0x00	; 0
    440a:	90 e0       	ldi	r25, 0x00	; 0
    440c:	a0 ea       	ldi	r26, 0xA0	; 160
    440e:	b0 e4       	ldi	r27, 0x40	; 64
    4410:	8b 87       	std	Y+11, r24	; 0x0b
    4412:	9c 87       	std	Y+12, r25	; 0x0c
    4414:	ad 87       	std	Y+13, r26	; 0x0d
    4416:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4418:	6b 85       	ldd	r22, Y+11	; 0x0b
    441a:	7c 85       	ldd	r23, Y+12	; 0x0c
    441c:	8d 85       	ldd	r24, Y+13	; 0x0d
    441e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4420:	20 e0       	ldi	r18, 0x00	; 0
    4422:	30 e0       	ldi	r19, 0x00	; 0
    4424:	4a e7       	ldi	r20, 0x7A	; 122
    4426:	55 e4       	ldi	r21, 0x45	; 69
    4428:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    442c:	dc 01       	movw	r26, r24
    442e:	cb 01       	movw	r24, r22
    4430:	8f 83       	std	Y+7, r24	; 0x07
    4432:	98 87       	std	Y+8, r25	; 0x08
    4434:	a9 87       	std	Y+9, r26	; 0x09
    4436:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4438:	6f 81       	ldd	r22, Y+7	; 0x07
    443a:	78 85       	ldd	r23, Y+8	; 0x08
    443c:	89 85       	ldd	r24, Y+9	; 0x09
    443e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4440:	20 e0       	ldi	r18, 0x00	; 0
    4442:	30 e0       	ldi	r19, 0x00	; 0
    4444:	40 e8       	ldi	r20, 0x80	; 128
    4446:	5f e3       	ldi	r21, 0x3F	; 63
    4448:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    444c:	88 23       	and	r24, r24
    444e:	2c f4       	brge	.+10     	; 0x445a <H_LCD_void_latchByte+0x3de>
		__ticks = 1;
    4450:	81 e0       	ldi	r24, 0x01	; 1
    4452:	90 e0       	ldi	r25, 0x00	; 0
    4454:	9e 83       	std	Y+6, r25	; 0x06
    4456:	8d 83       	std	Y+5, r24	; 0x05
    4458:	3f c0       	rjmp	.+126    	; 0x44d8 <H_LCD_void_latchByte+0x45c>
	else if (__tmp > 65535)
    445a:	6f 81       	ldd	r22, Y+7	; 0x07
    445c:	78 85       	ldd	r23, Y+8	; 0x08
    445e:	89 85       	ldd	r24, Y+9	; 0x09
    4460:	9a 85       	ldd	r25, Y+10	; 0x0a
    4462:	20 e0       	ldi	r18, 0x00	; 0
    4464:	3f ef       	ldi	r19, 0xFF	; 255
    4466:	4f e7       	ldi	r20, 0x7F	; 127
    4468:	57 e4       	ldi	r21, 0x47	; 71
    446a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    446e:	18 16       	cp	r1, r24
    4470:	4c f5       	brge	.+82     	; 0x44c4 <H_LCD_void_latchByte+0x448>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4472:	6b 85       	ldd	r22, Y+11	; 0x0b
    4474:	7c 85       	ldd	r23, Y+12	; 0x0c
    4476:	8d 85       	ldd	r24, Y+13	; 0x0d
    4478:	9e 85       	ldd	r25, Y+14	; 0x0e
    447a:	20 e0       	ldi	r18, 0x00	; 0
    447c:	30 e0       	ldi	r19, 0x00	; 0
    447e:	40 e2       	ldi	r20, 0x20	; 32
    4480:	51 e4       	ldi	r21, 0x41	; 65
    4482:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4486:	dc 01       	movw	r26, r24
    4488:	cb 01       	movw	r24, r22
    448a:	bc 01       	movw	r22, r24
    448c:	cd 01       	movw	r24, r26
    448e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4492:	dc 01       	movw	r26, r24
    4494:	cb 01       	movw	r24, r22
    4496:	9e 83       	std	Y+6, r25	; 0x06
    4498:	8d 83       	std	Y+5, r24	; 0x05
    449a:	0f c0       	rjmp	.+30     	; 0x44ba <H_LCD_void_latchByte+0x43e>
    449c:	80 e9       	ldi	r24, 0x90	; 144
    449e:	91 e0       	ldi	r25, 0x01	; 1
    44a0:	9c 83       	std	Y+4, r25	; 0x04
    44a2:	8b 83       	std	Y+3, r24	; 0x03
    44a4:	8b 81       	ldd	r24, Y+3	; 0x03
    44a6:	9c 81       	ldd	r25, Y+4	; 0x04
    44a8:	01 97       	sbiw	r24, 0x01	; 1
    44aa:	f1 f7       	brne	.-4      	; 0x44a8 <H_LCD_void_latchByte+0x42c>
    44ac:	9c 83       	std	Y+4, r25	; 0x04
    44ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44b0:	8d 81       	ldd	r24, Y+5	; 0x05
    44b2:	9e 81       	ldd	r25, Y+6	; 0x06
    44b4:	01 97       	sbiw	r24, 0x01	; 1
    44b6:	9e 83       	std	Y+6, r25	; 0x06
    44b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44ba:	8d 81       	ldd	r24, Y+5	; 0x05
    44bc:	9e 81       	ldd	r25, Y+6	; 0x06
    44be:	00 97       	sbiw	r24, 0x00	; 0
    44c0:	69 f7       	brne	.-38     	; 0x449c <H_LCD_void_latchByte+0x420>
    44c2:	14 c0       	rjmp	.+40     	; 0x44ec <H_LCD_void_latchByte+0x470>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44c4:	6f 81       	ldd	r22, Y+7	; 0x07
    44c6:	78 85       	ldd	r23, Y+8	; 0x08
    44c8:	89 85       	ldd	r24, Y+9	; 0x09
    44ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    44cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44d0:	dc 01       	movw	r26, r24
    44d2:	cb 01       	movw	r24, r22
    44d4:	9e 83       	std	Y+6, r25	; 0x06
    44d6:	8d 83       	std	Y+5, r24	; 0x05
    44d8:	8d 81       	ldd	r24, Y+5	; 0x05
    44da:	9e 81       	ldd	r25, Y+6	; 0x06
    44dc:	9a 83       	std	Y+2, r25	; 0x02
    44de:	89 83       	std	Y+1, r24	; 0x01
    44e0:	89 81       	ldd	r24, Y+1	; 0x01
    44e2:	9a 81       	ldd	r25, Y+2	; 0x02
    44e4:	01 97       	sbiw	r24, 0x01	; 1
    44e6:	f1 f7       	brne	.-4      	; 0x44e4 <H_LCD_void_latchByte+0x468>
    44e8:	9a 83       	std	Y+2, r25	; 0x02
    44ea:	89 83       	std	Y+1, r24	; 0x01
	MDIO_SetPinValue(CLCD_CTRL_PORT, CLCD_EN_PIN, DIO_u8PIN_LOW);

#else
#warning  Select Correct Mode !!!
#endif
}
    44ec:	e9 96       	adiw	r28, 0x39	; 57
    44ee:	0f b6       	in	r0, 0x3f	; 63
    44f0:	f8 94       	cli
    44f2:	de bf       	out	0x3e, r29	; 62
    44f4:	0f be       	out	0x3f, r0	; 63
    44f6:	cd bf       	out	0x3d, r28	; 61
    44f8:	cf 91       	pop	r28
    44fa:	df 91       	pop	r29
    44fc:	08 95       	ret

000044fe <main>:
u16 Periodtime = 0;
u16 Ontime = 0;
u16 Duty = 0;

void main(void)
{
    44fe:	df 93       	push	r29
    4500:	cf 93       	push	r28
    4502:	cd b7       	in	r28, 0x3d	; 61
    4504:	de b7       	in	r29, 0x3e	; 62
	/*** Initialization Section ***/
	MGIE_VoidEnable();
    4506:	0e 94 bc 0c 	call	0x1978	; 0x1978 <MGIE_VoidEnable>

	MTIMER1_voidInit();
    450a:	0e 94 a5 07 	call	0xf4a	; 0xf4a <MTIMER1_voidInit>
	MTIMER1_enumStart();
    450e:	0e 94 8d 08 	call	0x111a	; 0x111a <MTIMER1_enumStart>


	MPWM0_enumInit();
    4512:	0e 94 3c 0c 	call	0x1878	; 0x1878 <MPWM0_enumInit>

	MPWM0_enumSetDutyCycle(50);
    4516:	82 e3       	ldi	r24, 0x32	; 50
    4518:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <MPWM0_enumSetDutyCycle>
	MPWM0_enumStart();
    451c:	0e 94 8f 0c 	call	0x191e	; 0x191e <MPWM0_enumStart>



	ICU_voidInit();
    4520:	0e 94 a6 09 	call	0x134c	; 0x134c <ICU_voidInit>
	ICU_voidEnableInterrupt();
    4524:	0e 94 e6 09 	call	0x13cc	; 0x13cc <ICU_voidEnableInterrupt>
	ICU_u8SetCallBack(ICU_HW);
    4528:	81 e4       	ldi	r24, 0x41	; 65
    452a:	93 e2       	ldi	r25, 0x23	; 35
    452c:	0e 94 14 0a 	call	0x1428	; 0x1428 <ICU_u8SetCallBack>
	//ICU_u8SetTriggerEdge(ICU_RISING_EDGE);
	MDIO_SetPinDirection(1, 3, DIO_u8PIN_OUTPUT);
    4530:	81 e0       	ldi	r24, 0x01	; 1
    4532:	63 e0       	ldi	r22, 0x03	; 3
    4534:	41 e0       	ldi	r20, 0x01	; 1
    4536:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <MDIO_SetPinDirection>


	HCLCD_Init();
    453a:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <HCLCD_Init>
	HLED_voidInit(LED_BLUE);
    453e:	83 e0       	ldi	r24, 0x03	; 3
    4540:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <HLED_voidInit>
	HLED_voidInit(LED_RED);
    4544:	82 e0       	ldi	r24, 0x02	; 2
    4546:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <HLED_voidInit>
	HLED_voidInit(LED_YELLOW);
    454a:	80 e0       	ldi	r24, 0x00	; 0
    454c:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <HLED_voidInit>
	HCLCD_SendNumber(MTIMER1_u32GetCounts());
    4550:	0e 94 1f 09 	call	0x123e	; 0x123e <MTIMER1_u32GetCounts>
    4554:	dc 01       	movw	r26, r24
    4556:	cb 01       	movw	r24, r22
    4558:	bc 01       	movw	r22, r24
    455a:	cd 01       	movw	r24, r26
    455c:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    4560:	dc 01       	movw	r26, r24
    4562:	cb 01       	movw	r24, r22
    4564:	bc 01       	movw	r22, r24
    4566:	cd 01       	movw	r24, r26
    4568:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>

	//HCLCD_SendString("hi");
	while(1)
	{

	HCLCD_GoToXY(2,0);
    456c:	82 e0       	ldi	r24, 0x02	; 2
    456e:	60 e0       	ldi	r22, 0x00	; 0
    4570:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
	HCLCD_SendNumber(Reading1);
    4574:	80 91 d6 01 	lds	r24, 0x01D6
    4578:	90 91 d7 01 	lds	r25, 0x01D7
    457c:	cc 01       	movw	r24, r24
    457e:	a0 e0       	ldi	r26, 0x00	; 0
    4580:	b0 e0       	ldi	r27, 0x00	; 0
    4582:	bc 01       	movw	r22, r24
    4584:	cd 01       	movw	r24, r26
    4586:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    458a:	dc 01       	movw	r26, r24
    458c:	cb 01       	movw	r24, r22
    458e:	bc 01       	movw	r22, r24
    4590:	cd 01       	movw	r24, r26
    4592:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>
	HCLCD_GoToXY(2,5);
    4596:	82 e0       	ldi	r24, 0x02	; 2
    4598:	65 e0       	ldi	r22, 0x05	; 5
    459a:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
	HCLCD_SendNumber(Reading2);
    459e:	80 91 d8 01 	lds	r24, 0x01D8
    45a2:	90 91 d9 01 	lds	r25, 0x01D9
    45a6:	cc 01       	movw	r24, r24
    45a8:	a0 e0       	ldi	r26, 0x00	; 0
    45aa:	b0 e0       	ldi	r27, 0x00	; 0
    45ac:	bc 01       	movw	r22, r24
    45ae:	cd 01       	movw	r24, r26
    45b0:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    45b4:	dc 01       	movw	r26, r24
    45b6:	cb 01       	movw	r24, r22
    45b8:	bc 01       	movw	r22, r24
    45ba:	cd 01       	movw	r24, r26
    45bc:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>
	HCLCD_GoToXY(2,10);
    45c0:	82 e0       	ldi	r24, 0x02	; 2
    45c2:	6a e0       	ldi	r22, 0x0A	; 10
    45c4:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
	HCLCD_SendNumber(Reading3);
    45c8:	80 91 da 01 	lds	r24, 0x01DA
    45cc:	90 91 db 01 	lds	r25, 0x01DB
    45d0:	cc 01       	movw	r24, r24
    45d2:	a0 e0       	ldi	r26, 0x00	; 0
    45d4:	b0 e0       	ldi	r27, 0x00	; 0
    45d6:	bc 01       	movw	r22, r24
    45d8:	cd 01       	movw	r24, r26
    45da:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    45de:	dc 01       	movw	r26, r24
    45e0:	cb 01       	movw	r24, r22
    45e2:	bc 01       	movw	r22, r24
    45e4:	cd 01       	movw	r24, r26
    45e6:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>

		if (flag)
    45ea:	80 91 dc 01 	lds	r24, 0x01DC
    45ee:	88 23       	and	r24, r24
    45f0:	91 f1       	breq	.+100    	; 0x4656 <main+0x158>
		{
			Periodtime = Reading2 - Reading1;
    45f2:	20 91 d8 01 	lds	r18, 0x01D8
    45f6:	30 91 d9 01 	lds	r19, 0x01D9
    45fa:	80 91 d6 01 	lds	r24, 0x01D6
    45fe:	90 91 d7 01 	lds	r25, 0x01D7
    4602:	a9 01       	movw	r20, r18
    4604:	48 1b       	sub	r20, r24
    4606:	59 0b       	sbc	r21, r25
    4608:	ca 01       	movw	r24, r20
    460a:	90 93 de 01 	sts	0x01DE, r25
    460e:	80 93 dd 01 	sts	0x01DD, r24
			Ontime = Reading3 -Reading2;
    4612:	20 91 da 01 	lds	r18, 0x01DA
    4616:	30 91 db 01 	lds	r19, 0x01DB
    461a:	80 91 d8 01 	lds	r24, 0x01D8
    461e:	90 91 d9 01 	lds	r25, 0x01D9
    4622:	a9 01       	movw	r20, r18
    4624:	48 1b       	sub	r20, r24
    4626:	59 0b       	sbc	r21, r25
    4628:	ca 01       	movw	r24, r20
    462a:	90 93 e0 01 	sts	0x01E0, r25
    462e:	80 93 df 01 	sts	0x01DF, r24
			Duty = Ontime / Periodtime;
    4632:	80 91 df 01 	lds	r24, 0x01DF
    4636:	90 91 e0 01 	lds	r25, 0x01E0
    463a:	20 91 dd 01 	lds	r18, 0x01DD
    463e:	30 91 de 01 	lds	r19, 0x01DE
    4642:	b9 01       	movw	r22, r18
    4644:	0e 94 9f 23 	call	0x473e	; 0x473e <__udivmodhi4>
    4648:	cb 01       	movw	r24, r22
    464a:	90 93 e2 01 	sts	0x01E2, r25
    464e:	80 93 e1 01 	sts	0x01E1, r24
			flag =0;
    4652:	10 92 dc 01 	sts	0x01DC, r1

		}
		HCLCD_GoToXY(1,0);
    4656:	81 e0       	ldi	r24, 0x01	; 1
    4658:	60 e0       	ldi	r22, 0x00	; 0
    465a:	0e 94 df 1f 	call	0x3fbe	; 0x3fbe <HCLCD_GoToXY>
		HCLCD_SendNumber(Ontime);
    465e:	80 91 df 01 	lds	r24, 0x01DF
    4662:	90 91 e0 01 	lds	r25, 0x01E0
    4666:	cc 01       	movw	r24, r24
    4668:	a0 e0       	ldi	r26, 0x00	; 0
    466a:	b0 e0       	ldi	r27, 0x00	; 0
    466c:	bc 01       	movw	r22, r24
    466e:	cd 01       	movw	r24, r26
    4670:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    4674:	dc 01       	movw	r26, r24
    4676:	cb 01       	movw	r24, r22
    4678:	bc 01       	movw	r22, r24
    467a:	cd 01       	movw	r24, r26
    467c:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <HCLCD_SendNumber>
    4680:	75 cf       	rjmp	.-278    	; 0x456c <main+0x6e>

00004682 <ICU_HW>:

	}
}

void ICU_HW(void)
{
    4682:	df 93       	push	r29
    4684:	cf 93       	push	r28
    4686:	cd b7       	in	r28, 0x3d	; 61
    4688:	de b7       	in	r29, 0x3e	; 62

	HLED_voidTurnOn(LED_BLUE);
    468a:	83 e0       	ldi	r24, 0x03	; 3
    468c:	0e 94 35 1a 	call	0x346a	; 0x346a <HLED_voidTurnOn>

	static u8 counter = 0;

	if (counter == 0)
    4690:	80 91 e3 01 	lds	r24, 0x01E3
    4694:	88 23       	and	r24, r24
    4696:	61 f4       	brne	.+24     	; 0x46b0 <ICU_HW+0x2e>
	{
		Reading1 = ICU_u16ReadInputCapture();
    4698:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU_u16ReadInputCapture>
    469c:	90 93 d7 01 	sts	0x01D7, r25
    46a0:	80 93 d6 01 	sts	0x01D6, r24
		counter ++;
    46a4:	80 91 e3 01 	lds	r24, 0x01E3
    46a8:	8f 5f       	subi	r24, 0xFF	; 255
    46aa:	80 93 e3 01 	sts	0x01E3, r24
    46ae:	25 c0       	rjmp	.+74     	; 0x46fa <ICU_HW+0x78>

	}
	else if (counter == 1)
    46b0:	80 91 e3 01 	lds	r24, 0x01E3
    46b4:	81 30       	cpi	r24, 0x01	; 1
    46b6:	79 f4       	brne	.+30     	; 0x46d6 <ICU_HW+0x54>
	{
		Reading2 = ICU_u16ReadInputCapture();
    46b8:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU_u16ReadInputCapture>
    46bc:	90 93 d9 01 	sts	0x01D9, r25
    46c0:	80 93 d8 01 	sts	0x01D8, r24
		counter ++;
    46c4:	80 91 e3 01 	lds	r24, 0x01E3
    46c8:	8f 5f       	subi	r24, 0xFF	; 255
    46ca:	80 93 e3 01 	sts	0x01E3, r24
		ICU_u8SetTriggerEdge(ICU_FALLING_EDGE);
    46ce:	80 e0       	ldi	r24, 0x00	; 0
    46d0:	0e 94 c1 09 	call	0x1382	; 0x1382 <ICU_u8SetTriggerEdge>
    46d4:	12 c0       	rjmp	.+36     	; 0x46fa <ICU_HW+0x78>
		//HCLCD_GoToXY(2,10);
		//HCLCD_SendNumber(Reading1);

	}
	else if (counter == 2)
    46d6:	80 91 e3 01 	lds	r24, 0x01E3
    46da:	82 30       	cpi	r24, 0x02	; 2
    46dc:	71 f4       	brne	.+28     	; 0x46fa <ICU_HW+0x78>
	{
		flag = 1;
    46de:	81 e0       	ldi	r24, 0x01	; 1
    46e0:	80 93 dc 01 	sts	0x01DC, r24
		Reading3 = ICU_u16ReadInputCapture();
    46e4:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU_u16ReadInputCapture>
    46e8:	90 93 db 01 	sts	0x01DB, r25
    46ec:	80 93 da 01 	sts	0x01DA, r24
		//HCLCD_GoToXY(2,15);
		//HCLCD_SendNumber(Reading3);
		counter = 0;
    46f0:	10 92 e3 01 	sts	0x01E3, r1
		ICU_u8SetTriggerEdge(ICU_RISING_EDGE);
    46f4:	81 e0       	ldi	r24, 0x01	; 1
    46f6:	0e 94 c1 09 	call	0x1382	; 0x1382 <ICU_u8SetTriggerEdge>
		// no thing
	}



}
    46fa:	cf 91       	pop	r28
    46fc:	df 91       	pop	r29
    46fe:	08 95       	ret

00004700 <__mulsi3>:
    4700:	62 9f       	mul	r22, r18
    4702:	d0 01       	movw	r26, r0
    4704:	73 9f       	mul	r23, r19
    4706:	f0 01       	movw	r30, r0
    4708:	82 9f       	mul	r24, r18
    470a:	e0 0d       	add	r30, r0
    470c:	f1 1d       	adc	r31, r1
    470e:	64 9f       	mul	r22, r20
    4710:	e0 0d       	add	r30, r0
    4712:	f1 1d       	adc	r31, r1
    4714:	92 9f       	mul	r25, r18
    4716:	f0 0d       	add	r31, r0
    4718:	83 9f       	mul	r24, r19
    471a:	f0 0d       	add	r31, r0
    471c:	74 9f       	mul	r23, r20
    471e:	f0 0d       	add	r31, r0
    4720:	65 9f       	mul	r22, r21
    4722:	f0 0d       	add	r31, r0
    4724:	99 27       	eor	r25, r25
    4726:	72 9f       	mul	r23, r18
    4728:	b0 0d       	add	r27, r0
    472a:	e1 1d       	adc	r30, r1
    472c:	f9 1f       	adc	r31, r25
    472e:	63 9f       	mul	r22, r19
    4730:	b0 0d       	add	r27, r0
    4732:	e1 1d       	adc	r30, r1
    4734:	f9 1f       	adc	r31, r25
    4736:	bd 01       	movw	r22, r26
    4738:	cf 01       	movw	r24, r30
    473a:	11 24       	eor	r1, r1
    473c:	08 95       	ret

0000473e <__udivmodhi4>:
    473e:	aa 1b       	sub	r26, r26
    4740:	bb 1b       	sub	r27, r27
    4742:	51 e1       	ldi	r21, 0x11	; 17
    4744:	07 c0       	rjmp	.+14     	; 0x4754 <__udivmodhi4_ep>

00004746 <__udivmodhi4_loop>:
    4746:	aa 1f       	adc	r26, r26
    4748:	bb 1f       	adc	r27, r27
    474a:	a6 17       	cp	r26, r22
    474c:	b7 07       	cpc	r27, r23
    474e:	10 f0       	brcs	.+4      	; 0x4754 <__udivmodhi4_ep>
    4750:	a6 1b       	sub	r26, r22
    4752:	b7 0b       	sbc	r27, r23

00004754 <__udivmodhi4_ep>:
    4754:	88 1f       	adc	r24, r24
    4756:	99 1f       	adc	r25, r25
    4758:	5a 95       	dec	r21
    475a:	a9 f7       	brne	.-22     	; 0x4746 <__udivmodhi4_loop>
    475c:	80 95       	com	r24
    475e:	90 95       	com	r25
    4760:	bc 01       	movw	r22, r24
    4762:	cd 01       	movw	r24, r26
    4764:	08 95       	ret

00004766 <__divmodhi4>:
    4766:	97 fb       	bst	r25, 7
    4768:	09 2e       	mov	r0, r25
    476a:	07 26       	eor	r0, r23
    476c:	0a d0       	rcall	.+20     	; 0x4782 <__divmodhi4_neg1>
    476e:	77 fd       	sbrc	r23, 7
    4770:	04 d0       	rcall	.+8      	; 0x477a <__divmodhi4_neg2>
    4772:	e5 df       	rcall	.-54     	; 0x473e <__udivmodhi4>
    4774:	06 d0       	rcall	.+12     	; 0x4782 <__divmodhi4_neg1>
    4776:	00 20       	and	r0, r0
    4778:	1a f4       	brpl	.+6      	; 0x4780 <__divmodhi4_exit>

0000477a <__divmodhi4_neg2>:
    477a:	70 95       	com	r23
    477c:	61 95       	neg	r22
    477e:	7f 4f       	sbci	r23, 0xFF	; 255

00004780 <__divmodhi4_exit>:
    4780:	08 95       	ret

00004782 <__divmodhi4_neg1>:
    4782:	f6 f7       	brtc	.-4      	; 0x4780 <__divmodhi4_exit>
    4784:	90 95       	com	r25
    4786:	81 95       	neg	r24
    4788:	9f 4f       	sbci	r25, 0xFF	; 255
    478a:	08 95       	ret

0000478c <__udivmodsi4>:
    478c:	a1 e2       	ldi	r26, 0x21	; 33
    478e:	1a 2e       	mov	r1, r26
    4790:	aa 1b       	sub	r26, r26
    4792:	bb 1b       	sub	r27, r27
    4794:	fd 01       	movw	r30, r26
    4796:	0d c0       	rjmp	.+26     	; 0x47b2 <__udivmodsi4_ep>

00004798 <__udivmodsi4_loop>:
    4798:	aa 1f       	adc	r26, r26
    479a:	bb 1f       	adc	r27, r27
    479c:	ee 1f       	adc	r30, r30
    479e:	ff 1f       	adc	r31, r31
    47a0:	a2 17       	cp	r26, r18
    47a2:	b3 07       	cpc	r27, r19
    47a4:	e4 07       	cpc	r30, r20
    47a6:	f5 07       	cpc	r31, r21
    47a8:	20 f0       	brcs	.+8      	; 0x47b2 <__udivmodsi4_ep>
    47aa:	a2 1b       	sub	r26, r18
    47ac:	b3 0b       	sbc	r27, r19
    47ae:	e4 0b       	sbc	r30, r20
    47b0:	f5 0b       	sbc	r31, r21

000047b2 <__udivmodsi4_ep>:
    47b2:	66 1f       	adc	r22, r22
    47b4:	77 1f       	adc	r23, r23
    47b6:	88 1f       	adc	r24, r24
    47b8:	99 1f       	adc	r25, r25
    47ba:	1a 94       	dec	r1
    47bc:	69 f7       	brne	.-38     	; 0x4798 <__udivmodsi4_loop>
    47be:	60 95       	com	r22
    47c0:	70 95       	com	r23
    47c2:	80 95       	com	r24
    47c4:	90 95       	com	r25
    47c6:	9b 01       	movw	r18, r22
    47c8:	ac 01       	movw	r20, r24
    47ca:	bd 01       	movw	r22, r26
    47cc:	cf 01       	movw	r24, r30
    47ce:	08 95       	ret

000047d0 <__divmodsi4>:
    47d0:	97 fb       	bst	r25, 7
    47d2:	09 2e       	mov	r0, r25
    47d4:	05 26       	eor	r0, r21
    47d6:	0e d0       	rcall	.+28     	; 0x47f4 <__divmodsi4_neg1>
    47d8:	57 fd       	sbrc	r21, 7
    47da:	04 d0       	rcall	.+8      	; 0x47e4 <__divmodsi4_neg2>
    47dc:	d7 df       	rcall	.-82     	; 0x478c <__udivmodsi4>
    47de:	0a d0       	rcall	.+20     	; 0x47f4 <__divmodsi4_neg1>
    47e0:	00 1c       	adc	r0, r0
    47e2:	38 f4       	brcc	.+14     	; 0x47f2 <__divmodsi4_exit>

000047e4 <__divmodsi4_neg2>:
    47e4:	50 95       	com	r21
    47e6:	40 95       	com	r20
    47e8:	30 95       	com	r19
    47ea:	21 95       	neg	r18
    47ec:	3f 4f       	sbci	r19, 0xFF	; 255
    47ee:	4f 4f       	sbci	r20, 0xFF	; 255
    47f0:	5f 4f       	sbci	r21, 0xFF	; 255

000047f2 <__divmodsi4_exit>:
    47f2:	08 95       	ret

000047f4 <__divmodsi4_neg1>:
    47f4:	f6 f7       	brtc	.-4      	; 0x47f2 <__divmodsi4_exit>
    47f6:	90 95       	com	r25
    47f8:	80 95       	com	r24
    47fa:	70 95       	com	r23
    47fc:	61 95       	neg	r22
    47fe:	7f 4f       	sbci	r23, 0xFF	; 255
    4800:	8f 4f       	sbci	r24, 0xFF	; 255
    4802:	9f 4f       	sbci	r25, 0xFF	; 255
    4804:	08 95       	ret

00004806 <__prologue_saves__>:
    4806:	2f 92       	push	r2
    4808:	3f 92       	push	r3
    480a:	4f 92       	push	r4
    480c:	5f 92       	push	r5
    480e:	6f 92       	push	r6
    4810:	7f 92       	push	r7
    4812:	8f 92       	push	r8
    4814:	9f 92       	push	r9
    4816:	af 92       	push	r10
    4818:	bf 92       	push	r11
    481a:	cf 92       	push	r12
    481c:	df 92       	push	r13
    481e:	ef 92       	push	r14
    4820:	ff 92       	push	r15
    4822:	0f 93       	push	r16
    4824:	1f 93       	push	r17
    4826:	cf 93       	push	r28
    4828:	df 93       	push	r29
    482a:	cd b7       	in	r28, 0x3d	; 61
    482c:	de b7       	in	r29, 0x3e	; 62
    482e:	ca 1b       	sub	r28, r26
    4830:	db 0b       	sbc	r29, r27
    4832:	0f b6       	in	r0, 0x3f	; 63
    4834:	f8 94       	cli
    4836:	de bf       	out	0x3e, r29	; 62
    4838:	0f be       	out	0x3f, r0	; 63
    483a:	cd bf       	out	0x3d, r28	; 61
    483c:	09 94       	ijmp

0000483e <__epilogue_restores__>:
    483e:	2a 88       	ldd	r2, Y+18	; 0x12
    4840:	39 88       	ldd	r3, Y+17	; 0x11
    4842:	48 88       	ldd	r4, Y+16	; 0x10
    4844:	5f 84       	ldd	r5, Y+15	; 0x0f
    4846:	6e 84       	ldd	r6, Y+14	; 0x0e
    4848:	7d 84       	ldd	r7, Y+13	; 0x0d
    484a:	8c 84       	ldd	r8, Y+12	; 0x0c
    484c:	9b 84       	ldd	r9, Y+11	; 0x0b
    484e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4850:	b9 84       	ldd	r11, Y+9	; 0x09
    4852:	c8 84       	ldd	r12, Y+8	; 0x08
    4854:	df 80       	ldd	r13, Y+7	; 0x07
    4856:	ee 80       	ldd	r14, Y+6	; 0x06
    4858:	fd 80       	ldd	r15, Y+5	; 0x05
    485a:	0c 81       	ldd	r16, Y+4	; 0x04
    485c:	1b 81       	ldd	r17, Y+3	; 0x03
    485e:	aa 81       	ldd	r26, Y+2	; 0x02
    4860:	b9 81       	ldd	r27, Y+1	; 0x01
    4862:	ce 0f       	add	r28, r30
    4864:	d1 1d       	adc	r29, r1
    4866:	0f b6       	in	r0, 0x3f	; 63
    4868:	f8 94       	cli
    486a:	de bf       	out	0x3e, r29	; 62
    486c:	0f be       	out	0x3f, r0	; 63
    486e:	cd bf       	out	0x3d, r28	; 61
    4870:	ed 01       	movw	r28, r26
    4872:	08 95       	ret

00004874 <_exit>:
    4874:	f8 94       	cli

00004876 <__stop_program>:
    4876:	ff cf       	rjmp	.-2      	; 0x4876 <__stop_program>
