
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005c  00800200  00001442  000014d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001442  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  0080025c  0080025c  00001532  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001532  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000328  00000000  00000000  00001562  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002622  00000000  00000000  0000188a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012a2  00000000  00000000  00003eac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001cbf  00000000  00000000  0000514e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000670  00000000  00000000  00006e10  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007e1  00000000  00000000  00007480  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000fab  00000000  00000000  00007c61  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000248  00000000  00000000  00008c0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	df c1       	rjmp	.+958    	; 0x450 <__vector_36>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	b3 c4       	rjmp	.+2406   	; 0xa04 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	2c c4       	rjmp	.+2136   	; 0x902 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	1d 05       	cpc	r17, r13
      e6:	6f 05       	cpc	r22, r15
      e8:	6f 05       	cpc	r22, r15
      ea:	6f 05       	cpc	r22, r15
      ec:	6f 05       	cpc	r22, r15
      ee:	6f 05       	cpc	r22, r15
      f0:	6f 05       	cpc	r22, r15
      f2:	6f 05       	cpc	r22, r15
      f4:	1d 05       	cpc	r17, r13
      f6:	6f 05       	cpc	r22, r15
      f8:	6f 05       	cpc	r22, r15
      fa:	6f 05       	cpc	r22, r15
      fc:	6f 05       	cpc	r22, r15
      fe:	6f 05       	cpc	r22, r15
     100:	6f 05       	cpc	r22, r15
     102:	6f 05       	cpc	r22, r15
     104:	1f 05       	cpc	r17, r15
     106:	6f 05       	cpc	r22, r15
     108:	6f 05       	cpc	r22, r15
     10a:	6f 05       	cpc	r22, r15
     10c:	6f 05       	cpc	r22, r15
     10e:	6f 05       	cpc	r22, r15
     110:	6f 05       	cpc	r22, r15
     112:	6f 05       	cpc	r22, r15
     114:	6f 05       	cpc	r22, r15
     116:	6f 05       	cpc	r22, r15
     118:	6f 05       	cpc	r22, r15
     11a:	6f 05       	cpc	r22, r15
     11c:	6f 05       	cpc	r22, r15
     11e:	6f 05       	cpc	r22, r15
     120:	6f 05       	cpc	r22, r15
     122:	6f 05       	cpc	r22, r15
     124:	1f 05       	cpc	r17, r15
     126:	6f 05       	cpc	r22, r15
     128:	6f 05       	cpc	r22, r15
     12a:	6f 05       	cpc	r22, r15
     12c:	6f 05       	cpc	r22, r15
     12e:	6f 05       	cpc	r22, r15
     130:	6f 05       	cpc	r22, r15
     132:	6f 05       	cpc	r22, r15
     134:	6f 05       	cpc	r22, r15
     136:	6f 05       	cpc	r22, r15
     138:	6f 05       	cpc	r22, r15
     13a:	6f 05       	cpc	r22, r15
     13c:	6f 05       	cpc	r22, r15
     13e:	6f 05       	cpc	r22, r15
     140:	6f 05       	cpc	r22, r15
     142:	6f 05       	cpc	r22, r15
     144:	6b 05       	cpc	r22, r11
     146:	6f 05       	cpc	r22, r15
     148:	6f 05       	cpc	r22, r15
     14a:	6f 05       	cpc	r22, r15
     14c:	6f 05       	cpc	r22, r15
     14e:	6f 05       	cpc	r22, r15
     150:	6f 05       	cpc	r22, r15
     152:	6f 05       	cpc	r22, r15
     154:	48 05       	cpc	r20, r8
     156:	6f 05       	cpc	r22, r15
     158:	6f 05       	cpc	r22, r15
     15a:	6f 05       	cpc	r22, r15
     15c:	6f 05       	cpc	r22, r15
     15e:	6f 05       	cpc	r22, r15
     160:	6f 05       	cpc	r22, r15
     162:	6f 05       	cpc	r22, r15
     164:	6f 05       	cpc	r22, r15
     166:	6f 05       	cpc	r22, r15
     168:	6f 05       	cpc	r22, r15
     16a:	6f 05       	cpc	r22, r15
     16c:	6f 05       	cpc	r22, r15
     16e:	6f 05       	cpc	r22, r15
     170:	6f 05       	cpc	r22, r15
     172:	6f 05       	cpc	r22, r15
     174:	3c 05       	cpc	r19, r12
     176:	6f 05       	cpc	r22, r15
     178:	6f 05       	cpc	r22, r15
     17a:	6f 05       	cpc	r22, r15
     17c:	6f 05       	cpc	r22, r15
     17e:	6f 05       	cpc	r22, r15
     180:	6f 05       	cpc	r22, r15
     182:	6f 05       	cpc	r22, r15
     184:	5a 05       	cpc	r21, r10

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e4       	ldi	r30, 0x42	; 66
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 35       	cpi	r26, 0x5C	; 92
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac e5       	ldi	r26, 0x5C	; 92
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 37       	cpi	r26, 0x75	; 117
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	c9 d4       	rcall	.+2450   	; 0xb54 <main>
     1c2:	0c 94 1f 0a 	jmp	0x143e	; 0x143e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#define ADC_START_ADDRESS 0x1400

void ADC_init(void){
	
	//ADC enable
	ADCSRA	|=	(1 << ADEN);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	
	//Selecting prescaler: f_clk/128
	ADCSRA |= (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	87 60       	ori	r24, 0x07	; 7
     1d6:	80 83       	st	Z, r24
	
	//Setting PF0 to input pin
	DDRF &= ~(1 << PF0);
     1d8:	80 98       	cbi	0x10, 0	; 16
	
	//Selecting voltage reference to AVCC with external capacitor at AREF pin
	ADMUX &= ~(1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	8f 77       	andi	r24, 0x7F	; 127
     1e2:	80 83       	st	Z, r24
	ADMUX |= (1 << REFS0);
     1e4:	80 81       	ld	r24, Z
     1e6:	80 64       	ori	r24, 0x40	; 64
     1e8:	80 83       	st	Z, r24
	
	//Selecting ADC0 as input channel
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     1ea:	80 81       	ld	r24, Z
     1ec:	80 7e       	andi	r24, 0xE0	; 224
     1ee:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     1f0:	ab e7       	ldi	r26, 0x7B	; 123
     1f2:	b0 e0       	ldi	r27, 0x00	; 0
     1f4:	8c 91       	ld	r24, X
     1f6:	87 7f       	andi	r24, 0xF7	; 247
     1f8:	8c 93       	st	X, r24
	
	//Left adjusted result
	ADMUX |= (1 << ADLAR);
     1fa:	80 81       	ld	r24, Z
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 83       	st	Z, r24
     200:	08 95       	ret

00000202 <CAN_init>:
	for (uint8_t i = 0; i < message.length; i++) {
		printf("%d ", message.data[i]);
	}
	printf("\n\n");
	
}
     202:	9f d1       	rcall	.+830    	; 0x542 <MCP2515_init>
     204:	40 e6       	ldi	r20, 0x60	; 96
     206:	64 e6       	ldi	r22, 0x64	; 100
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	82 d1       	rcall	.+772    	; 0x510 <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	7e c1       	rjmp	.+764    	; 0x510 <MCP2515_bit_modify>
     214:	08 95       	ret

00000216 <CAN_send_message>:
     216:	1f 93       	push	r17
     218:	cf 93       	push	r28
     21a:	df 93       	push	r29
     21c:	ec 01       	movw	r28, r24
     21e:	80 e3       	ldi	r24, 0x30	; 48
     220:	43 d1       	rcall	.+646    	; 0x4a8 <MCP2515_read>
     222:	83 fd       	sbrc	r24, 3
     224:	22 c0       	rjmp	.+68     	; 0x26a <CAN_send_message+0x54>
     226:	88 81       	ld	r24, Y
     228:	99 81       	ldd	r25, Y+1	; 0x01
     22a:	96 95       	lsr	r25
     22c:	87 95       	ror	r24
     22e:	96 95       	lsr	r25
     230:	87 95       	ror	r24
     232:	96 95       	lsr	r25
     234:	87 95       	ror	r24
     236:	61 e3       	ldi	r22, 0x31	; 49
     238:	44 d1       	rcall	.+648    	; 0x4c2 <MCP2515_write>
     23a:	88 81       	ld	r24, Y
     23c:	62 e3       	ldi	r22, 0x32	; 50
     23e:	82 95       	swap	r24
     240:	88 0f       	add	r24, r24
     242:	80 7e       	andi	r24, 0xE0	; 224
     244:	3e d1       	rcall	.+636    	; 0x4c2 <MCP2515_write>
     246:	65 e3       	ldi	r22, 0x35	; 53
     248:	8a 81       	ldd	r24, Y+2	; 0x02
     24a:	3b d1       	rcall	.+630    	; 0x4c2 <MCP2515_write>
     24c:	8a 81       	ldd	r24, Y+2	; 0x02
     24e:	88 23       	and	r24, r24
     250:	61 f0       	breq	.+24     	; 0x26a <CAN_send_message+0x54>
     252:	10 e0       	ldi	r17, 0x00	; 0
     254:	66 e3       	ldi	r22, 0x36	; 54
     256:	61 0f       	add	r22, r17
     258:	fe 01       	movw	r30, r28
     25a:	e1 0f       	add	r30, r17
     25c:	f1 1d       	adc	r31, r1
     25e:	83 81       	ldd	r24, Z+3	; 0x03
     260:	30 d1       	rcall	.+608    	; 0x4c2 <MCP2515_write>
     262:	1f 5f       	subi	r17, 0xFF	; 255
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	18 17       	cp	r17, r24
     268:	a8 f3       	brcs	.-22     	; 0x254 <CAN_send_message+0x3e>
     26a:	81 e8       	ldi	r24, 0x81	; 129
     26c:	3a d1       	rcall	.+628    	; 0x4e2 <MCP2515_request_to_send>
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	1f 91       	pop	r17
     274:	08 95       	ret

00000276 <CAN_recieve_data>:
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	ec 01       	movw	r28, r24
     27e:	8c e2       	ldi	r24, 0x2C	; 44
     280:	13 d1       	rcall	.+550    	; 0x4a8 <MCP2515_read>
     282:	80 ff       	sbrs	r24, 0
     284:	34 c0       	rjmp	.+104    	; 0x2ee <CAN_recieve_data+0x78>
     286:	2f ef       	ldi	r18, 0xFF	; 255
     288:	80 e7       	ldi	r24, 0x70	; 112
     28a:	92 e0       	ldi	r25, 0x02	; 2
     28c:	21 50       	subi	r18, 0x01	; 1
     28e:	80 40       	sbci	r24, 0x00	; 0
     290:	90 40       	sbci	r25, 0x00	; 0
     292:	e1 f7       	brne	.-8      	; 0x28c <CAN_recieve_data+0x16>
     294:	00 c0       	rjmp	.+0      	; 0x296 <CAN_recieve_data+0x20>
     296:	00 00       	nop
     298:	81 e6       	ldi	r24, 0x61	; 97
     29a:	06 d1       	rcall	.+524    	; 0x4a8 <MCP2515_read>
     29c:	18 2f       	mov	r17, r24
     29e:	82 e6       	ldi	r24, 0x62	; 98
     2a0:	03 d1       	rcall	.+518    	; 0x4a8 <MCP2515_read>
     2a2:	48 2f       	mov	r20, r24
     2a4:	42 95       	swap	r20
     2a6:	46 95       	lsr	r20
     2a8:	47 70       	andi	r20, 0x07	; 7
     2aa:	21 2f       	mov	r18, r17
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	c9 01       	movw	r24, r18
     2b0:	88 0f       	add	r24, r24
     2b2:	99 1f       	adc	r25, r25
     2b4:	88 0f       	add	r24, r24
     2b6:	99 1f       	adc	r25, r25
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	84 2b       	or	r24, r20
     2be:	99 83       	std	Y+1, r25	; 0x01
     2c0:	88 83       	st	Y, r24
     2c2:	85 e6       	ldi	r24, 0x65	; 101
     2c4:	f1 d0       	rcall	.+482    	; 0x4a8 <MCP2515_read>
     2c6:	87 70       	andi	r24, 0x07	; 7
     2c8:	8a 83       	std	Y+2, r24	; 0x02
     2ca:	88 23       	and	r24, r24
     2cc:	61 f0       	breq	.+24     	; 0x2e6 <CAN_recieve_data+0x70>
     2ce:	10 e0       	ldi	r17, 0x00	; 0
     2d0:	86 e6       	ldi	r24, 0x66	; 102
     2d2:	81 0f       	add	r24, r17
     2d4:	e9 d0       	rcall	.+466    	; 0x4a8 <MCP2515_read>
     2d6:	fe 01       	movw	r30, r28
     2d8:	e1 0f       	add	r30, r17
     2da:	f1 1d       	adc	r31, r1
     2dc:	83 83       	std	Z+3, r24	; 0x03
     2de:	1f 5f       	subi	r17, 0xFF	; 255
     2e0:	8a 81       	ldd	r24, Y+2	; 0x02
     2e2:	18 17       	cp	r17, r24
     2e4:	a8 f3       	brcs	.-22     	; 0x2d0 <CAN_recieve_data+0x5a>
     2e6:	40 e0       	ldi	r20, 0x00	; 0
     2e8:	61 e0       	ldi	r22, 0x01	; 1
     2ea:	8c e2       	ldi	r24, 0x2C	; 44
     2ec:	11 d1       	rcall	.+546    	; 0x510 <MCP2515_bit_modify>
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	1f 91       	pop	r17
     2f4:	08 95       	ret

000002f6 <CAN_create_message>:


can_message_t* CAN_create_message(can_message_t* message, uint16_t id, uint8_t length, uint8_t data[]) {
	
	message->id = id;
     2f6:	fc 01       	movw	r30, r24
     2f8:	71 83       	std	Z+1, r23	; 0x01
     2fa:	60 83       	st	Z, r22
	message->length = length;
     2fc:	42 83       	std	Z+2, r20	; 0x02
	
	for (uint8_t i = 0; i < message->length; i = i+1) {
     2fe:	44 23       	and	r20, r20
     300:	59 f0       	breq	.+22     	; 0x318 <CAN_create_message+0x22>
     302:	52 2f       	mov	r21, r18
     304:	dc 01       	movw	r26, r24
     306:	13 96       	adiw	r26, 0x03	; 3
     308:	e2 2f       	mov	r30, r18
     30a:	f3 2f       	mov	r31, r19
		message->data[i] = data[i];
     30c:	21 91       	ld	r18, Z+
     30e:	2d 93       	st	X+, r18
     310:	2e 2f       	mov	r18, r30
     312:	25 1b       	sub	r18, r21
can_message_t* CAN_create_message(can_message_t* message, uint16_t id, uint8_t length, uint8_t data[]) {
	
	message->id = id;
	message->length = length;
	
	for (uint8_t i = 0; i < message->length; i = i+1) {
     314:	24 17       	cp	r18, r20
     316:	d0 f3       	brcs	.-12     	; 0x30c <CAN_create_message+0x16>
		message->data[i] = data[i];
	}
	
	return message;
}
     318:	08 95       	ret

0000031a <DAC_init>:


void DAC_init(void){
	
	//Enable Global Interrupts
	sei();
     31a:	78 94       	sei
	
	TWI_Master_Initialise();
     31c:	47 c3       	rjmp	.+1678   	; 0x9ac <TWI_Master_Initialise>
     31e:	08 95       	ret

00000320 <DAC_write>:
	
}

void DAC_write(uint8_t data){
     320:	cf 93       	push	r28
     322:	df 93       	push	r29
     324:	00 d0       	rcall	.+0      	; 0x326 <DAC_write+0x6>
     326:	cd b7       	in	r28, 0x3d	; 61
     328:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t msg[TWI_msg_size] = {MAX520_ADDR,0,data};
     32a:	9e e5       	ldi	r25, 0x5E	; 94
     32c:	99 83       	std	Y+1, r25	; 0x01
     32e:	1a 82       	std	Y+2, r1	; 0x02
     330:	8b 83       	std	Y+3, r24	; 0x03
		
	TWI_Start_Transceiver_With_Data(msg,TWI_msg_size);
     332:	63 e0       	ldi	r22, 0x03	; 3
     334:	ce 01       	movw	r24, r28
     336:	01 96       	adiw	r24, 0x01	; 1
     338:	43 d3       	rcall	.+1670   	; 0x9c0 <TWI_Start_Transceiver_With_Data>
	
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
     33e:	0f 90       	pop	r0
     340:	df 91       	pop	r29
     342:	cf 91       	pop	r28
     344:	08 95       	ret

00000346 <HC05_init>:
}

double HC05_convert_to_servo_dc(uint8_t data) {
	printf("SERVO INPUT: %d\n\n",(((data*10)-5)/250)*(31-16) + 15);
	return (double)(((data*10)-5)/250)*(31-16) + 15;
}
     346:	cf 93       	push	r28
     348:	df 93       	push	r29
     34a:	cc ec       	ldi	r28, 0xCC	; 204
     34c:	d0 e0       	ldi	r29, 0x00	; 0
     34e:	19 82       	std	Y+1, r1	; 0x01
     350:	18 82       	st	Y, r1
     352:	53 9a       	sbi	0x0a, 3	; 10
     354:	5b 98       	cbi	0x0b, 3	; 11
     356:	aa ec       	ldi	r26, 0xCA	; 202
     358:	b0 e0       	ldi	r27, 0x00	; 0
     35a:	20 ec       	ldi	r18, 0xC0	; 192
     35c:	2c 93       	st	X, r18
     35e:	e9 ec       	ldi	r30, 0xC9	; 201
     360:	f0 e0       	ldi	r31, 0x00	; 0
     362:	28 e1       	ldi	r18, 0x18	; 24
     364:	20 83       	st	Z, r18
     366:	90 93 cd 00 	sts	0x00CD, r25
     36a:	88 83       	st	Y, r24
     36c:	8e e0       	ldi	r24, 0x0E	; 14
     36e:	8c 93       	st	X, r24
     370:	80 81       	ld	r24, Z
     372:	80 68       	ori	r24, 0x80	; 128
     374:	80 83       	st	Z, r24
     376:	78 94       	sei
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <HC05_receive>:
     37e:	e8 ec       	ldi	r30, 0xC8	; 200
     380:	f0 e0       	ldi	r31, 0x00	; 0
     382:	80 81       	ld	r24, Z
     384:	88 23       	and	r24, r24
     386:	ec f7       	brge	.-6      	; 0x382 <HC05_receive+0x4>
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	80 93 5d 02 	sts	0x025D, r24
     38e:	80 91 ce 00 	lds	r24, 0x00CE
     392:	08 95       	ret

00000394 <HC05_convert_to_motor_speed>:
     394:	28 2f       	mov	r18, r24
     396:	30 e0       	ldi	r19, 0x00	; 0
     398:	2e 57       	subi	r18, 0x7E	; 126
     39a:	31 09       	sbc	r19, r1
     39c:	2d 31       	cpi	r18, 0x1D	; 29
     39e:	31 05       	cpc	r19, r1
     3a0:	b0 f0       	brcs	.+44     	; 0x3ce <HC05_convert_to_motor_speed+0x3a>
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	8c 58       	subi	r24, 0x8C	; 140
     3a6:	91 09       	sbc	r25, r1
     3a8:	bc 01       	movw	r22, r24
     3aa:	99 23       	and	r25, r25
     3ac:	24 f4       	brge	.+8      	; 0x3b6 <HC05_convert_to_motor_speed+0x22>
     3ae:	66 27       	eor	r22, r22
     3b0:	77 27       	eor	r23, r23
     3b2:	68 1b       	sub	r22, r24
     3b4:	79 0b       	sbc	r23, r25
     3b6:	88 27       	eor	r24, r24
     3b8:	77 fd       	sbrc	r23, 7
     3ba:	80 95       	com	r24
     3bc:	98 2f       	mov	r25, r24
     3be:	63 d5       	rcall	.+2758   	; 0xe86 <__floatsisf>
     3c0:	2f e8       	ldi	r18, 0x8F	; 143
     3c2:	32 ec       	ldi	r19, 0xC2	; 194
     3c4:	45 e3       	ldi	r20, 0x35	; 53
     3c6:	5f e3       	ldi	r21, 0x3F	; 63
     3c8:	c8 d4       	rcall	.+2448   	; 0xd5a <__divsf3>
     3ca:	2f d5       	rcall	.+2654   	; 0xe2a <__fixunssfsi>
     3cc:	01 c0       	rjmp	.+2      	; 0x3d0 <HC05_convert_to_motor_speed+0x3c>
     3ce:	60 e0       	ldi	r22, 0x00	; 0
     3d0:	70 e0       	ldi	r23, 0x00	; 0
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	57 d5       	rcall	.+2734   	; 0xe86 <__floatsisf>
     3d8:	26 e6       	ldi	r18, 0x66	; 102
     3da:	36 e6       	ldi	r19, 0x66	; 102
     3dc:	46 ee       	ldi	r20, 0xE6	; 230
     3de:	5f e3       	ldi	r21, 0x3F	; 63
     3e0:	06 d6       	rcall	.+3084   	; 0xfee <__mulsf3>
     3e2:	23 d5       	rcall	.+2630   	; 0xe2a <__fixunssfsi>
     3e4:	86 2f       	mov	r24, r22
     3e6:	08 95       	ret

000003e8 <HC05_set_control_input>:
     3e8:	cf 93       	push	r28
     3ea:	c9 df       	rcall	.-110    	; 0x37e <HC05_receive>
     3ec:	80 93 5c 02 	sts	0x025C, r24
     3f0:	81 50       	subi	r24, 0x01	; 1
     3f2:	82 30       	cpi	r24, 0x02	; 2
     3f4:	10 f4       	brcc	.+4      	; 0x3fa <HC05_set_control_input+0x12>
     3f6:	84 e0       	ldi	r24, 0x04	; 4
     3f8:	bb d2       	rcall	.+1398   	; 0x970 <TIMER_start>
     3fa:	c0 91 5c 02 	lds	r28, 0x025C
     3fe:	ca 3f       	cpi	r28, 0xFA	; 250
     400:	79 f4       	brne	.+30     	; 0x420 <HC05_set_control_input+0x38>
     402:	67 d2       	rcall	.+1230   	; 0x8d2 <SOLENOID_enable>
     404:	87 e0       	ldi	r24, 0x07	; 7
     406:	92 e0       	ldi	r25, 0x02	; 2
     408:	a5 d6       	rcall	.+3402   	; 0x1154 <puts>
     40a:	2f ef       	ldi	r18, 0xFF	; 255
     40c:	80 e7       	ldi	r24, 0x70	; 112
     40e:	92 e0       	ldi	r25, 0x02	; 2
     410:	21 50       	subi	r18, 0x01	; 1
     412:	80 40       	sbci	r24, 0x00	; 0
     414:	90 40       	sbci	r25, 0x00	; 0
     416:	e1 f7       	brne	.-8      	; 0x410 <HC05_set_control_input+0x28>
     418:	00 c0       	rjmp	.+0      	; 0x41a <HC05_set_control_input+0x32>
     41a:	00 00       	nop
     41c:	58 d2       	rcall	.+1200   	; 0x8ce <SOLENOID_disable>
     41e:	16 c0       	rjmp	.+44     	; 0x44c <HC05_set_control_input+0x64>
     420:	8a ef       	ldi	r24, 0xFA	; 250
     422:	8c 0f       	add	r24, r28
     424:	88 31       	cpi	r24, 0x18	; 24
     426:	38 f4       	brcc	.+14     	; 0x436 <HC05_set_control_input+0x4e>
     428:	6c 2f       	mov	r22, r28
     42a:	70 e0       	ldi	r23, 0x00	; 0
     42c:	80 e0       	ldi	r24, 0x00	; 0
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	28 d5       	rcall	.+2640   	; 0xe82 <__floatunsisf>
     432:	1a d2       	rcall	.+1076   	; 0x868 <PWM_set_duty_cycle>
     434:	0b c0       	rjmp	.+22     	; 0x44c <HC05_set_control_input+0x64>
     436:	8d ec       	ldi	r24, 0xCD	; 205
     438:	8c 0f       	add	r24, r28
     43a:	83 3b       	cpi	r24, 0xB3	; 179
     43c:	38 f4       	brcc	.+14     	; 0x44c <HC05_set_control_input+0x64>
     43e:	8c 2f       	mov	r24, r28
     440:	a9 df       	rcall	.-174    	; 0x394 <HC05_convert_to_motor_speed>
     442:	61 e0       	ldi	r22, 0x01	; 1
     444:	c3 38       	cpi	r28, 0x83	; 131
     446:	08 f4       	brcc	.+2      	; 0x44a <HC05_set_control_input+0x62>
     448:	60 e0       	ldi	r22, 0x00	; 0
     44a:	a9 d0       	rcall	.+338    	; 0x59e <MOTOR_write>
     44c:	cf 91       	pop	r28
     44e:	08 95       	ret

00000450 <__vector_36>:



ISR(USART1_RX_vect) {
     450:	1f 92       	push	r1
     452:	0f 92       	push	r0
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	0f 92       	push	r0
     458:	11 24       	eor	r1, r1
     45a:	0b b6       	in	r0, 0x3b	; 59
     45c:	0f 92       	push	r0
     45e:	8f 93       	push	r24
     460:	ef 93       	push	r30
     462:	ff 93       	push	r31
	
	//Set interrupt flag
	HC05_flag = 0;
     464:	10 92 5d 02 	sts	0x025D, r1
	
	//Get data from app controller
	app_data = UDR1;
     468:	80 91 ce 00 	lds	r24, 0x00CE
     46c:	80 93 5c 02 	sts	0x025C, r24
	
	//Clear interrupt
	UCSR1A &= ~(1 << RXCIE1);
     470:	e8 ec       	ldi	r30, 0xC8	; 200
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	8f 77       	andi	r24, 0x7F	; 127
     478:	80 83       	st	Z, r24
	
}
     47a:	ff 91       	pop	r31
     47c:	ef 91       	pop	r30
     47e:	8f 91       	pop	r24
     480:	0f 90       	pop	r0
     482:	0b be       	out	0x3b, r0	; 59
     484:	0f 90       	pop	r0
     486:	0f be       	out	0x3f, r0	; 63
     488:	0f 90       	pop	r0
     48a:	1f 90       	pop	r1
     48c:	18 95       	reti

0000048e <IR_init>:



void IR_init(void){
	
	ADC_init();
     48e:	9c ce       	rjmp	.-712    	; 0x1c8 <ADC_init>
     490:	08 95       	ret

00000492 <IR_read>:
}

uint8_t IR_read(void){
	
	//Start conversion
	ADCSRA |= (1<<ADSC);	
     492:	ea e7       	ldi	r30, 0x7A	; 122
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	80 81       	ld	r24, Z
     498:	80 64       	ori	r24, 0x40	; 64
     49a:	80 83       	st	Z, r24
	
	while (ADCSRA & (1<<ADSC)) {};
     49c:	80 81       	ld	r24, Z
     49e:	86 fd       	sbrc	r24, 6
     4a0:	fd cf       	rjmp	.-6      	; 0x49c <IR_read+0xa>
	
	return ADCH;
     4a2:	80 91 79 00 	lds	r24, 0x0079
	
}
     4a6:	08 95       	ret

000004a8 <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     4a8:	cf 93       	push	r28
     4aa:	c8 2f       	mov	r28, r24
     4ac:	26 d2       	rcall	.+1100   	; 0x8fa <SPI_enable_chipselect>
     4ae:	83 e0       	ldi	r24, 0x03	; 3
     4b0:	1b d2       	rcall	.+1078   	; 0x8e8 <SPI_send>
     4b2:	8c 2f       	mov	r24, r28
     4b4:	19 d2       	rcall	.+1074   	; 0x8e8 <SPI_send>
     4b6:	1d d2       	rcall	.+1082   	; 0x8f2 <SPI_read>
     4b8:	c8 2f       	mov	r28, r24
     4ba:	21 d2       	rcall	.+1090   	; 0x8fe <SPI_disable_chipselect>
     4bc:	8c 2f       	mov	r24, r28
     4be:	cf 91       	pop	r28
     4c0:	08 95       	ret

000004c2 <MCP2515_write>:
     4c2:	cf 93       	push	r28
     4c4:	df 93       	push	r29
     4c6:	c8 2f       	mov	r28, r24
     4c8:	d6 2f       	mov	r29, r22
     4ca:	17 d2       	rcall	.+1070   	; 0x8fa <SPI_enable_chipselect>
     4cc:	82 e0       	ldi	r24, 0x02	; 2
     4ce:	0c d2       	rcall	.+1048   	; 0x8e8 <SPI_send>
     4d0:	8d 2f       	mov	r24, r29
     4d2:	0a d2       	rcall	.+1044   	; 0x8e8 <SPI_send>
     4d4:	8c 2f       	mov	r24, r28
     4d6:	08 d2       	rcall	.+1040   	; 0x8e8 <SPI_send>
     4d8:	12 d2       	rcall	.+1060   	; 0x8fe <SPI_disable_chipselect>
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	08 95       	ret

000004e2 <MCP2515_request_to_send>:
     4e2:	cf 93       	push	r28
     4e4:	c8 2f       	mov	r28, r24
     4e6:	09 d2       	rcall	.+1042   	; 0x8fa <SPI_enable_chipselect>
     4e8:	c1 30       	cpi	r28, 0x01	; 1
     4ea:	39 f0       	breq	.+14     	; 0x4fa <MCP2515_request_to_send+0x18>
     4ec:	18 f0       	brcs	.+6      	; 0x4f4 <MCP2515_request_to_send+0x12>
     4ee:	c2 30       	cpi	r28, 0x02	; 2
     4f0:	39 f0       	breq	.+14     	; 0x500 <MCP2515_request_to_send+0x1e>
     4f2:	09 c0       	rjmp	.+18     	; 0x506 <MCP2515_request_to_send+0x24>
     4f4:	81 e8       	ldi	r24, 0x81	; 129
     4f6:	f8 d1       	rcall	.+1008   	; 0x8e8 <SPI_send>
     4f8:	08 c0       	rjmp	.+16     	; 0x50a <MCP2515_request_to_send+0x28>
     4fa:	82 e8       	ldi	r24, 0x82	; 130
     4fc:	f5 d1       	rcall	.+1002   	; 0x8e8 <SPI_send>
     4fe:	05 c0       	rjmp	.+10     	; 0x50a <MCP2515_request_to_send+0x28>
     500:	84 e8       	ldi	r24, 0x84	; 132
     502:	f2 d1       	rcall	.+996    	; 0x8e8 <SPI_send>
     504:	02 c0       	rjmp	.+4      	; 0x50a <MCP2515_request_to_send+0x28>
     506:	87 e8       	ldi	r24, 0x87	; 135
     508:	ef d1       	rcall	.+990    	; 0x8e8 <SPI_send>
     50a:	f9 d1       	rcall	.+1010   	; 0x8fe <SPI_disable_chipselect>
     50c:	cf 91       	pop	r28
     50e:	08 95       	ret

00000510 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     510:	1f 93       	push	r17
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	18 2f       	mov	r17, r24
     518:	d6 2f       	mov	r29, r22
     51a:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     51c:	ee d1       	rcall	.+988    	; 0x8fa <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     51e:	85 e0       	ldi	r24, 0x05	; 5
     520:	e3 d1       	rcall	.+966    	; 0x8e8 <SPI_send>
	SPI_send(addr);
     522:	81 2f       	mov	r24, r17
     524:	e1 d1       	rcall	.+962    	; 0x8e8 <SPI_send>
	SPI_send(maskbyte);
     526:	8d 2f       	mov	r24, r29
     528:	df d1       	rcall	.+958    	; 0x8e8 <SPI_send>
	SPI_send(databyte);
     52a:	8c 2f       	mov	r24, r28
     52c:	dd d1       	rcall	.+954    	; 0x8e8 <SPI_send>
	
	SPI_disable_chipselect();
     52e:	e7 d1       	rcall	.+974    	; 0x8fe <SPI_disable_chipselect>
	
}
     530:	df 91       	pop	r29
     532:	cf 91       	pop	r28
     534:	1f 91       	pop	r17
     536:	08 95       	ret

00000538 <MCP2515_reset>:


void MCP2515_reset(){
	
	//Pulling CS to low
	SPI_enable_chipselect();
     538:	e0 d1       	rcall	.+960    	; 0x8fa <SPI_enable_chipselect>
			
	SPI_send(MCP_RESET);
     53a:	80 ec       	ldi	r24, 0xC0	; 192
     53c:	d5 d1       	rcall	.+938    	; 0x8e8 <SPI_send>
	
	//Pulling CS to high
	SPI_disable_chipselect();		
     53e:	df c1       	rjmp	.+958    	; 0x8fe <SPI_disable_chipselect>
     540:	08 95       	ret

00000542 <MCP2515_init>:
#include <stdint.h>
#include <util/delay.h>

void MCP2515_init() {
	
	SPI_init();
     542:	c9 d1       	rcall	.+914    	; 0x8d6 <SPI_init>
	
	MCP2515_reset();
     544:	f9 df       	rcall	.-14     	; 0x538 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     546:	8f e9       	ldi	r24, 0x9F	; 159
     548:	9f e0       	ldi	r25, 0x0F	; 15
     54a:	01 97       	sbiw	r24, 0x01	; 1
     54c:	f1 f7       	brne	.-4      	; 0x54a <MCP2515_init+0x8>
     54e:	00 c0       	rjmp	.+0      	; 0x550 <MCP2515_init+0xe>
     550:	00 00       	nop
	_delay_ms(1);
	
	//Test configuration mode after reset
	uint8_t val;
	val = MCP2515_read(MCP_CANSTAT);
     552:	8e e0       	ldi	r24, 0x0E	; 14
     554:	a9 df       	rcall	.-174    	; 0x4a8 <MCP2515_read>
	if((val & MODE_MASK) != MODE_CONFIG) {
     556:	80 7e       	andi	r24, 0xE0	; 224
     558:	80 38       	cpi	r24, 0x80	; 128
     55a:	19 f0       	breq	.+6      	; 0x562 <MCP2515_init+0x20>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     55c:	8a e2       	ldi	r24, 0x2A	; 42
     55e:	92 e0       	ldi	r25, 0x02	; 2
     560:	f9 c5       	rjmp	.+3058   	; 0x1154 <puts>
     562:	08 95       	ret

00000564 <MOTOR_read>:
 


uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1 << _OE);	
     564:	e2 e0       	ldi	r30, 0x02	; 2
     566:	f1 e0       	ldi	r31, 0x01	; 1
     568:	80 81       	ld	r24, Z
     56a:	8f 7d       	andi	r24, 0xDF	; 223
     56c:	80 83       	st	Z, r24
	
	//Selecting high byte (MSB)	
	PORTH &= ~(1 << SEL);		
     56e:	80 81       	ld	r24, Z
     570:	87 7f       	andi	r24, 0xF7	; 247
     572:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     574:	85 e8       	ldi	r24, 0x85	; 133
     576:	8a 95       	dec	r24
     578:	f1 f7       	brne	.-4      	; 0x576 <MOTOR_read+0x12>
     57a:	00 00       	nop
	_delay_us(25);
	
	uint8_t msb = PINK;
     57c:	20 91 06 01 	lds	r18, 0x0106
	
	//Selecting low byte (LSB)
	PORTH |= (1 << SEL);		
     580:	80 81       	ld	r24, Z
     582:	88 60       	ori	r24, 0x08	; 8
     584:	80 83       	st	Z, r24
     586:	85 e8       	ldi	r24, 0x85	; 133
     588:	8a 95       	dec	r24
     58a:	f1 f7       	brne	.-4      	; 0x588 <MOTOR_read+0x24>
     58c:	00 00       	nop
	_delay_us(25);
	
	uint8_t lsb = PINK;
     58e:	80 91 06 01 	lds	r24, 0x0106

	PORTH |= (1 << _OE);
     592:	90 81       	ld	r25, Z
     594:	90 62       	ori	r25, 0x20	; 32
     596:	90 83       	st	Z, r25
	
	//Returning 16 bit
	return (msb << 8) | lsb;
     598:	90 e0       	ldi	r25, 0x00	; 0
	
}
     59a:	92 2b       	or	r25, r18
     59c:	08 95       	ret

0000059e <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     59e:	61 30       	cpi	r22, 0x01	; 1
     5a0:	31 f4       	brne	.+12     	; 0x5ae <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     5a2:	e2 e0       	ldi	r30, 0x02	; 2
     5a4:	f1 e0       	ldi	r31, 0x01	; 1
     5a6:	90 81       	ld	r25, Z
     5a8:	92 60       	ori	r25, 0x02	; 2
     5aa:	90 83       	st	Z, r25
     5ac:	05 c0       	rjmp	.+10     	; 0x5b8 <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     5ae:	e2 e0       	ldi	r30, 0x02	; 2
     5b0:	f1 e0       	ldi	r31, 0x01	; 1
     5b2:	90 81       	ld	r25, Z
     5b4:	9d 7f       	andi	r25, 0xFD	; 253
     5b6:	90 83       	st	Z, r25
	}
	
	DAC_write(speed);
     5b8:	b3 ce       	rjmp	.-666    	; 0x320 <DAC_write>
     5ba:	08 95       	ret

000005bc <MOTOR_init>:

volatile int16_t rot_max = 0;
volatile int16_t rot_min = 0;


void MOTOR_init(void) {
     5bc:	cf 93       	push	r28
     5be:	df 93       	push	r29
	
	//Setting output-pins:
	DDRH |= (1 << DDH1) | (1 << DDH3) | (1 << DDH4) | (1 << DDH5) | (1 << DDH6); 
     5c0:	e1 e0       	ldi	r30, 0x01	; 1
     5c2:	f1 e0       	ldi	r31, 0x01	; 1
     5c4:	80 81       	ld	r24, Z
     5c6:	8a 67       	ori	r24, 0x7A	; 122
     5c8:	80 83       	st	Z, r24
	
	TWI_Master_Initialise();
     5ca:	f0 d1       	rcall	.+992    	; 0x9ac <TWI_Master_Initialise>
	
	//Enable motor
	PORTH |= (1 << EN);
     5cc:	e2 e0       	ldi	r30, 0x02	; 2
     5ce:	f1 e0       	ldi	r31, 0x01	; 1
     5d0:	80 81       	ld	r24, Z
     5d2:	80 61       	ori	r24, 0x10	; 16
     5d4:	80 83       	st	Z, r24
	
	//Motor direction
	PORTH |= (1 << DIR);		
     5d6:	80 81       	ld	r24, Z
     5d8:	82 60       	ori	r24, 0x02	; 2
     5da:	80 83       	st	Z, r24
	
	//Counter reset		
	PORTH &=  ~(1 << _RST);		
     5dc:	80 81       	ld	r24, Z
     5de:	8f 7b       	andi	r24, 0xBF	; 191
     5e0:	80 83       	st	Z, r24
	PORTH |=  (1 << _RST);
     5e2:	80 81       	ld	r24, Z
     5e4:	80 64       	ori	r24, 0x40	; 64
     5e6:	80 83       	st	Z, r24
	
	//Allowing the counter to appear on MJ2
	PORTH &= ~(1 << _OE);	
     5e8:	80 81       	ld	r24, Z
     5ea:	8f 7d       	andi	r24, 0xDF	; 223
     5ec:	80 83       	st	Z, r24
	
	//Selecting high byte (MSB)	
	PORTH &= ~(1 << SEL);
     5ee:	80 81       	ld	r24, Z
     5f0:	87 7f       	andi	r24, 0xF7	; 247
     5f2:	80 83       	st	Z, r24
	
	//Setting rot_min
	MOTOR_write(127,LEFT);
     5f4:	60 e0       	ldi	r22, 0x00	; 0
     5f6:	8f e7       	ldi	r24, 0x7F	; 127
     5f8:	d2 df       	rcall	.-92     	; 0x59e <MOTOR_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5fa:	2f ef       	ldi	r18, 0xFF	; 255
     5fc:	8b e4       	ldi	r24, 0x4B	; 75
     5fe:	9d e1       	ldi	r25, 0x1D	; 29
     600:	21 50       	subi	r18, 0x01	; 1
     602:	80 40       	sbci	r24, 0x00	; 0
     604:	90 40       	sbci	r25, 0x00	; 0
     606:	e1 f7       	brne	.-8      	; 0x600 <MOTOR_init+0x44>
     608:	00 c0       	rjmp	.+0      	; 0x60a <MOTOR_init+0x4e>
     60a:	00 00       	nop
	_delay_ms(600);
	MOTOR_write(0,LEFT);
     60c:	60 e0       	ldi	r22, 0x00	; 0
     60e:	80 e0       	ldi	r24, 0x00	; 0
     610:	c6 df       	rcall	.-116    	; 0x59e <MOTOR_write>
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
		
		_delay_ms(20);
		PORTH &= ~(1<<_RST);
     612:	c2 e0       	ldi	r28, 0x02	; 2
     614:	d1 e0       	ldi	r29, 0x01	; 1
	MOTOR_write(127,LEFT);
	_delay_ms(600);
	MOTOR_write(0,LEFT);
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
     616:	18 c0       	rjmp	.+48     	; 0x648 <MOTOR_init+0x8c>
     618:	2f ef       	ldi	r18, 0xFF	; 255
     61a:	89 ef       	ldi	r24, 0xF9	; 249
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	21 50       	subi	r18, 0x01	; 1
     620:	80 40       	sbci	r24, 0x00	; 0
     622:	90 40       	sbci	r25, 0x00	; 0
     624:	e1 f7       	brne	.-8      	; 0x61e <MOTOR_init+0x62>
     626:	00 c0       	rjmp	.+0      	; 0x628 <MOTOR_init+0x6c>
     628:	00 00       	nop
		
		_delay_ms(20);
		PORTH &= ~(1<<_RST);
     62a:	88 81       	ld	r24, Y
     62c:	8f 7b       	andi	r24, 0xBF	; 191
     62e:	88 83       	st	Y, r24
     630:	2f ef       	ldi	r18, 0xFF	; 255
     632:	89 ef       	ldi	r24, 0xF9	; 249
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	21 50       	subi	r18, 0x01	; 1
     638:	80 40       	sbci	r24, 0x00	; 0
     63a:	90 40       	sbci	r25, 0x00	; 0
     63c:	e1 f7       	brne	.-8      	; 0x636 <MOTOR_init+0x7a>
     63e:	00 c0       	rjmp	.+0      	; 0x640 <MOTOR_init+0x84>
     640:	00 00       	nop
		_delay_ms(20);
		PORTH |=  (1<<_RST);
     642:	88 81       	ld	r24, Y
     644:	80 64       	ori	r24, 0x40	; 64
     646:	88 83       	st	Y, r24
	MOTOR_write(127,LEFT);
	_delay_ms(600);
	MOTOR_write(0,LEFT);
	
	//Resetting the encoder so that encoder value = 0
	while (MOTOR_read()!= 0){ 
     648:	8d df       	rcall	.-230    	; 0x564 <MOTOR_read>
     64a:	89 2b       	or	r24, r25
     64c:	29 f7       	brne	.-54     	; 0x618 <MOTOR_init+0x5c>
		_delay_ms(20);
		PORTH |=  (1<<_RST);
		
	}
	
	rot_min = MOTOR_read();
     64e:	8a df       	rcall	.-236    	; 0x564 <MOTOR_read>
     650:	90 93 5f 02 	sts	0x025F, r25
     654:	80 93 5e 02 	sts	0x025E, r24
     658:	2f ef       	ldi	r18, 0xFF	; 255
     65a:	83 ed       	ldi	r24, 0xD3	; 211
     65c:	90 e3       	ldi	r25, 0x30	; 48
     65e:	21 50       	subi	r18, 0x01	; 1
     660:	80 40       	sbci	r24, 0x00	; 0
     662:	90 40       	sbci	r25, 0x00	; 0
     664:	e1 f7       	brne	.-8      	; 0x65e <MOTOR_init+0xa2>
     666:	00 c0       	rjmp	.+0      	; 0x668 <MOTOR_init+0xac>
     668:	00 00       	nop
	_delay_ms(1000);
	
	
	//Setting rot_max
	MOTOR_write(127,RIGHT);
     66a:	61 e0       	ldi	r22, 0x01	; 1
     66c:	8f e7       	ldi	r24, 0x7F	; 127
     66e:	97 df       	rcall	.-210    	; 0x59e <MOTOR_write>
     670:	2f ef       	ldi	r18, 0xFF	; 255
     672:	8b e4       	ldi	r24, 0x4B	; 75
     674:	9d e1       	ldi	r25, 0x1D	; 29
     676:	21 50       	subi	r18, 0x01	; 1
     678:	80 40       	sbci	r24, 0x00	; 0
     67a:	90 40       	sbci	r25, 0x00	; 0
     67c:	e1 f7       	brne	.-8      	; 0x676 <MOTOR_init+0xba>
     67e:	00 c0       	rjmp	.+0      	; 0x680 <MOTOR_init+0xc4>
     680:	00 00       	nop
	_delay_ms(600);
	MOTOR_write(0,RIGHT);
     682:	61 e0       	ldi	r22, 0x01	; 1
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	8b df       	rcall	.-234    	; 0x59e <MOTOR_write>

	rot_max = MOTOR_read();
     688:	6d df       	rcall	.-294    	; 0x564 <MOTOR_read>
     68a:	90 93 61 02 	sts	0x0261, r25
     68e:	80 93 60 02 	sts	0x0260, r24
     692:	2f ef       	ldi	r18, 0xFF	; 255
     694:	83 ed       	ldi	r24, 0xD3	; 211
     696:	90 e3       	ldi	r25, 0x30	; 48
     698:	21 50       	subi	r18, 0x01	; 1
     69a:	80 40       	sbci	r24, 0x00	; 0
     69c:	90 40       	sbci	r25, 0x00	; 0
     69e:	e1 f7       	brne	.-8      	; 0x698 <MOTOR_init+0xdc>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <MOTOR_init+0xe6>
     6a2:	00 00       	nop
	_delay_ms(1000);
	
	
	//Initial position in center
	MOTOR_write(127,LEFT);
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	8f e7       	ldi	r24, 0x7F	; 127
     6a8:	7a df       	rcall	.-268    	; 0x59e <MOTOR_write>
     6aa:	2f ef       	ldi	r18, 0xFF	; 255
     6ac:	85 ea       	ldi	r24, 0xA5	; 165
     6ae:	9e e0       	ldi	r25, 0x0E	; 14
     6b0:	21 50       	subi	r18, 0x01	; 1
     6b2:	80 40       	sbci	r24, 0x00	; 0
     6b4:	90 40       	sbci	r25, 0x00	; 0
     6b6:	e1 f7       	brne	.-8      	; 0x6b0 <MOTOR_init+0xf4>
     6b8:	00 c0       	rjmp	.+0      	; 0x6ba <MOTOR_init+0xfe>
     6ba:	00 00       	nop
	_delay_ms(300);
	MOTOR_write(0,LEFT);		
     6bc:	60 e0       	ldi	r22, 0x00	; 0
     6be:	80 e0       	ldi	r24, 0x00	; 0
     6c0:	6e df       	rcall	.-292    	; 0x59e <MOTOR_write>

}
     6c2:	df 91       	pop	r29
     6c4:	cf 91       	pop	r28
     6c6:	08 95       	ret

000006c8 <MOTOR_scale_to_8bit>:





uint8_t MOTOR_scale_to_8bit(int16_t encoder_val) {
     6c8:	cf 92       	push	r12
     6ca:	df 92       	push	r13
     6cc:	ef 92       	push	r14
     6ce:	ff 92       	push	r15
     6d0:	cf 93       	push	r28
     6d2:	df 93       	push	r29
     6d4:	bc 01       	movw	r22, r24
	
	if (encoder_val < rot_max) {
     6d6:	80 91 60 02 	lds	r24, 0x0260
     6da:	90 91 61 02 	lds	r25, 0x0261
     6de:	68 17       	cp	r22, r24
     6e0:	79 07       	cpc	r23, r25
     6e2:	2c f4       	brge	.+10     	; 0x6ee <MOTOR_scale_to_8bit+0x26>
		encoder_val = rot_max;
     6e4:	60 91 60 02 	lds	r22, 0x0260
     6e8:	70 91 61 02 	lds	r23, 0x0261
     6ec:	0b c0       	rjmp	.+22     	; 0x704 <MOTOR_scale_to_8bit+0x3c>
	}
	else if (encoder_val > rot_min) {
     6ee:	80 91 5e 02 	lds	r24, 0x025E
     6f2:	90 91 5f 02 	lds	r25, 0x025F
     6f6:	86 17       	cp	r24, r22
     6f8:	97 07       	cpc	r25, r23
     6fa:	24 f4       	brge	.+8      	; 0x704 <MOTOR_scale_to_8bit+0x3c>
		encoder_val = rot_min;
     6fc:	60 91 5e 02 	lds	r22, 0x025E
     700:	70 91 5f 02 	lds	r23, 0x025F
	}
	
	uint8_t val = -(encoder_val *(255.0/rot_max));
     704:	c0 91 60 02 	lds	r28, 0x0260
     708:	d0 91 61 02 	lds	r29, 0x0261
     70c:	88 27       	eor	r24, r24
     70e:	77 fd       	sbrc	r23, 7
     710:	80 95       	com	r24
     712:	98 2f       	mov	r25, r24
     714:	b8 d3       	rcall	.+1904   	; 0xe86 <__floatsisf>
     716:	6b 01       	movw	r12, r22
     718:	7c 01       	movw	r14, r24
     71a:	be 01       	movw	r22, r28
     71c:	88 27       	eor	r24, r24
     71e:	77 fd       	sbrc	r23, 7
     720:	80 95       	com	r24
     722:	98 2f       	mov	r25, r24
     724:	b0 d3       	rcall	.+1888   	; 0xe86 <__floatsisf>
     726:	9b 01       	movw	r18, r22
     728:	ac 01       	movw	r20, r24
     72a:	60 e0       	ldi	r22, 0x00	; 0
     72c:	70 e0       	ldi	r23, 0x00	; 0
     72e:	8f e7       	ldi	r24, 0x7F	; 127
     730:	93 e4       	ldi	r25, 0x43	; 67
     732:	13 d3       	rcall	.+1574   	; 0xd5a <__divsf3>
     734:	9b 01       	movw	r18, r22
     736:	ac 01       	movw	r20, r24
     738:	c7 01       	movw	r24, r14
     73a:	b6 01       	movw	r22, r12
     73c:	58 d4       	rcall	.+2224   	; 0xfee <__mulsf3>
     73e:	90 58       	subi	r25, 0x80	; 128
     740:	74 d3       	rcall	.+1768   	; 0xe2a <__fixunssfsi>
	
	return 255-val;
}
     742:	86 2f       	mov	r24, r22
     744:	80 95       	com	r24
     746:	df 91       	pop	r29
     748:	cf 91       	pop	r28
     74a:	ff 90       	pop	r15
     74c:	ef 90       	pop	r14
     74e:	df 90       	pop	r13
     750:	cf 90       	pop	r12
     752:	08 95       	ret

00000754 <MOTOR_position_control>:
	
}


//P controlled 
void MOTOR_position_control(int16_t target_pos) {
     754:	cf 93       	push	r28
     756:	df 93       	push	r29
     758:	ec 01       	movw	r28, r24

		
		uint8_t current_pos = MOTOR_scale_to_8bit(MOTOR_read()); 
     75a:	04 df       	rcall	.-504    	; 0x564 <MOTOR_read>
     75c:	b5 df       	rcall	.-150    	; 0x6c8 <MOTOR_scale_to_8bit>
		//Proportional regulation from feedback
		uint8_t speed = abs(target_pos-current_pos)*1;
     75e:	28 2f       	mov	r18, r24
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	ce 01       	movw	r24, r28
     764:	82 1b       	sub	r24, r18
     766:	93 0b       	sbc	r25, r19
     768:	ac 01       	movw	r20, r24
     76a:	22 f4       	brpl	.+8      	; 0x774 <MOTOR_position_control+0x20>
     76c:	44 27       	eor	r20, r20
     76e:	55 27       	eor	r21, r21
     770:	48 1b       	sub	r20, r24
     772:	59 0b       	sbc	r21, r25
     774:	84 2f       	mov	r24, r20
		
		//Saturation
		if (speed > 120) {
     776:	49 37       	cpi	r20, 0x79	; 121
     778:	20 f4       	brcc	.+8      	; 0x782 <MOTOR_position_control+0x2e>
			speed = 120;
		}
		else if (speed < 60 && speed > 30) {
     77a:	4f 51       	subi	r20, 0x1F	; 31
     77c:	4d 31       	cpi	r20, 0x1D	; 29
     77e:	18 f0       	brcs	.+6      	; 0x786 <MOTOR_position_control+0x32>
     780:	03 c0       	rjmp	.+6      	; 0x788 <MOTOR_position_control+0x34>
		//Proportional regulation from feedback
		uint8_t speed = abs(target_pos-current_pos)*1;
		
		//Saturation
		if (speed > 120) {
			speed = 120;
     782:	88 e7       	ldi	r24, 0x78	; 120
     784:	01 c0       	rjmp	.+2      	; 0x788 <MOTOR_position_control+0x34>
		}
		else if (speed < 60 && speed > 30) {
			speed = 60;
     786:	8c e3       	ldi	r24, 0x3C	; 60
		}
		
		
		if (target_pos/*+10 */> current_pos) {
     788:	2c 17       	cp	r18, r28
     78a:	3d 07       	cpc	r19, r29
     78c:	1c f4       	brge	.+6      	; 0x794 <MOTOR_position_control+0x40>
		
			MOTOR_write(speed,RIGHT);
     78e:	61 e0       	ldi	r22, 0x01	; 1
     790:	06 df       	rcall	.-500    	; 0x59e <MOTOR_write>
     792:	09 c0       	rjmp	.+18     	; 0x7a6 <MOTOR_position_control+0x52>
		
		}
	
		else if (target_pos/*-10*/ < current_pos) {
     794:	c2 17       	cp	r28, r18
     796:	d3 07       	cpc	r29, r19
     798:	1c f4       	brge	.+6      	; 0x7a0 <MOTOR_position_control+0x4c>
			
			MOTOR_write(speed,LEFT);
     79a:	60 e0       	ldi	r22, 0x00	; 0
     79c:	00 df       	rcall	.-512    	; 0x59e <MOTOR_write>
     79e:	03 c0       	rjmp	.+6      	; 0x7a6 <MOTOR_position_control+0x52>
			
		}
		else {
			MOTOR_write(0,RIGHT);
     7a0:	61 e0       	ldi	r22, 0x01	; 1
     7a2:	80 e0       	ldi	r24, 0x00	; 0
     7a4:	fc de       	rcall	.-520    	; 0x59e <MOTOR_write>
			
		}
	
	
	 }
     7a6:	df 91       	pop	r29
     7a8:	cf 91       	pop	r28
     7aa:	08 95       	ret

000007ac <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     7ac:	a0 e8       	ldi	r26, 0x80	; 128
     7ae:	b0 e0       	ldi	r27, 0x00	; 0
     7b0:	8c 91       	ld	r24, X
     7b2:	8e 7f       	andi	r24, 0xFE	; 254
     7b4:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     7b6:	8c 91       	ld	r24, X
     7b8:	82 60       	ori	r24, 0x02	; 2
     7ba:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     7bc:	e1 e8       	ldi	r30, 0x81	; 129
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	88 60       	ori	r24, 0x08	; 8
     7c4:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     7c6:	80 81       	ld	r24, Z
     7c8:	80 61       	ori	r24, 0x10	; 16
     7ca:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     7cc:	8c 91       	ld	r24, X
     7ce:	80 68       	ori	r24, 0x80	; 128
     7d0:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     7d2:	80 81       	ld	r24, Z
     7d4:	84 60       	ori	r24, 0x04	; 4
     7d6:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     7d8:	80 81       	ld	r24, Z
     7da:	8d 7f       	andi	r24, 0xFD	; 253
     7dc:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     7de:	80 81       	ld	r24, Z
     7e0:	81 60       	ori	r24, 0x01	; 1
     7e2:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     7e4:	88 e3       	ldi	r24, 0x38	; 56
     7e6:	91 e0       	ldi	r25, 0x01	; 1
     7e8:	90 93 87 00 	sts	0x0087, r25
     7ec:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     7f0:	86 e1       	ldi	r24, 0x16	; 22
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	90 93 89 00 	sts	0x0089, r25
     7f8:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     7fc:	25 9a       	sbi	0x04, 5	; 4
     7fe:	08 95       	ret

00000800 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     800:	ef 92       	push	r14
     802:	ff 92       	push	r15
     804:	0f 93       	push	r16
     806:	1f 93       	push	r17
     808:	cf 93       	push	r28
     80a:	df 93       	push	r29
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	2b 97       	sbiw	r28, 0x0b	; 11
     812:	0f b6       	in	r0, 0x3f	; 63
     814:	f8 94       	cli
     816:	de bf       	out	0x3e, r29	; 62
     818:	0f be       	out	0x3f, r0	; 63
     81a:	cd bf       	out	0x3d, r28	; 61
     81c:	1c 83       	std	Y+4, r17	; 0x04
	
	
	
	MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);
     81e:	41 e0       	ldi	r20, 0x01	; 1
     820:	61 e0       	ldi	r22, 0x01	; 1
     822:	8c e2       	ldi	r24, 0x2C	; 44
     824:	75 de       	rcall	.-790    	; 0x510 <MCP2515_bit_modify>
	
	
	double x_pos = msg.data[0];
     826:	6c 81       	ldd	r22, Y+4	; 0x04
     828:	70 e0       	ldi	r23, 0x00	; 0
     82a:	80 e0       	ldi	r24, 0x00	; 0
     82c:	90 e0       	ldi	r25, 0x00	; 0
     82e:	29 d3       	rcall	.+1618   	; 0xe82 <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     830:	20 e0       	ldi	r18, 0x00	; 0
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	4f e7       	ldi	r20, 0x7F	; 127
     836:	53 e4       	ldi	r21, 0x43	; 67
     838:	90 d2       	rcall	.+1312   	; 0xd5a <__divsf3>
     83a:	20 e0       	ldi	r18, 0x00	; 0
     83c:	30 e0       	ldi	r19, 0x00	; 0
     83e:	40 e8       	ldi	r20, 0x80	; 128
     840:	51 e4       	ldi	r21, 0x41	; 65
     842:	d5 d3       	rcall	.+1962   	; 0xfee <__mulsf3>
     844:	20 e0       	ldi	r18, 0x00	; 0
     846:	30 e0       	ldi	r19, 0x00	; 0
     848:	40 e6       	ldi	r20, 0x60	; 96
     84a:	51 e4       	ldi	r21, 0x41	; 65
     84c:	1e d2       	rcall	.+1084   	; 0xc8a <__addsf3>
	
}
     84e:	2b 96       	adiw	r28, 0x0b	; 11
     850:	0f b6       	in	r0, 0x3f	; 63
     852:	f8 94       	cli
     854:	de bf       	out	0x3e, r29	; 62
     856:	0f be       	out	0x3f, r0	; 63
     858:	cd bf       	out	0x3d, r28	; 61
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
     85e:	1f 91       	pop	r17
     860:	0f 91       	pop	r16
     862:	ff 90       	pop	r15
     864:	ef 90       	pop	r14
     866:	08 95       	ret

00000868 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     868:	cf 92       	push	r12
     86a:	df 92       	push	r13
     86c:	ef 92       	push	r14
     86e:	ff 92       	push	r15
     870:	6b 01       	movw	r12, r22
     872:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     874:	20 e0       	ldi	r18, 0x00	; 0
     876:	30 e0       	ldi	r19, 0x00	; 0
     878:	40 ef       	ldi	r20, 0xF0	; 240
     87a:	51 e4       	ldi	r21, 0x41	; 65
     87c:	b4 d3       	rcall	.+1896   	; 0xfe6 <__gesf2>
     87e:	88 23       	and	r24, r24
     880:	3c f0       	brlt	.+14     	; 0x890 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     882:	8e e1       	ldi	r24, 0x1E	; 30
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	90 93 89 00 	sts	0x0089, r25
     88a:	80 93 88 00 	sts	0x0088, r24
     88e:	18 c0       	rjmp	.+48     	; 0x8c0 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     890:	20 e0       	ldi	r18, 0x00	; 0
     892:	30 e0       	ldi	r19, 0x00	; 0
     894:	40 e6       	ldi	r20, 0x60	; 96
     896:	51 e4       	ldi	r21, 0x41	; 65
     898:	c7 01       	movw	r24, r14
     89a:	b6 01       	movw	r22, r12
     89c:	5a d2       	rcall	.+1204   	; 0xd52 <__cmpsf2>
     89e:	18 16       	cp	r1, r24
     8a0:	3c f0       	brlt	.+14     	; 0x8b0 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     8a2:	8e e0       	ldi	r24, 0x0E	; 14
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	90 93 89 00 	sts	0x0089, r25
     8aa:	80 93 88 00 	sts	0x0088, r24
     8ae:	08 c0       	rjmp	.+16     	; 0x8c0 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     8b0:	c7 01       	movw	r24, r14
     8b2:	b6 01       	movw	r22, r12
     8b4:	ba d2       	rcall	.+1396   	; 0xe2a <__fixunssfsi>
     8b6:	70 e0       	ldi	r23, 0x00	; 0
     8b8:	70 93 89 00 	sts	0x0089, r23
     8bc:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     8c0:	ff 90       	pop	r15
     8c2:	ef 90       	pop	r14
     8c4:	df 90       	pop	r13
     8c6:	cf 90       	pop	r12
     8c8:	08 95       	ret

000008ca <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     8ca:	24 9a       	sbi	0x04, 4	; 4
     8cc:	08 95       	ret

000008ce <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB &= ~(1 << PB4);
     8ce:	2c 98       	cbi	0x05, 4	; 5
     8d0:	08 95       	ret

000008d2 <SOLENOID_enable>:
}

void SOLENOID_enable(){
	
	
	PORTB |= (1 << PB4);
     8d2:	2c 9a       	sbi	0x05, 4	; 5
     8d4:	08 95       	ret

000008d6 <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     8d6:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     8d8:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     8da:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     8dc:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     8de:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     8e0:	8c b5       	in	r24, 0x2c	; 44
     8e2:	81 65       	ori	r24, 0x51	; 81
     8e4:	8c bd       	out	0x2c, r24	; 44
     8e6:	08 95       	ret

000008e8 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     8e8:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     8ea:	0d b4       	in	r0, 0x2d	; 45
     8ec:	07 fe       	sbrs	r0, 7
     8ee:	fd cf       	rjmp	.-6      	; 0x8ea <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     8f0:	08 95       	ret

000008f2 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     8f2:	81 e0       	ldi	r24, 0x01	; 1
     8f4:	f9 df       	rcall	.-14     	; 0x8e8 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     8f6:	8e b5       	in	r24, 0x2e	; 46
	
}
     8f8:	08 95       	ret

000008fa <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     8fa:	2f 98       	cbi	0x05, 7	; 5
     8fc:	08 95       	ret

000008fe <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     8fe:	2f 9a       	sbi	0x05, 7	; 5
     900:	08 95       	ret

00000902 <__vector_42>:

uint16_t volatile static stopwatch = 0;



ISR(TIMER4_COMPA_vect) {
     902:	1f 92       	push	r1
     904:	0f 92       	push	r0
     906:	0f b6       	in	r0, 0x3f	; 63
     908:	0f 92       	push	r0
     90a:	11 24       	eor	r1, r1
     90c:	8f 93       	push	r24
     90e:	9f 93       	push	r25
	stopwatch = stopwatch + 1;
     910:	80 91 62 02 	lds	r24, 0x0262
     914:	90 91 63 02 	lds	r25, 0x0263
     918:	01 96       	adiw	r24, 0x01	; 1
     91a:	90 93 63 02 	sts	0x0263, r25
     91e:	80 93 62 02 	sts	0x0262, r24
     922:	8f e9       	ldi	r24, 0x9F	; 159
     924:	9f e0       	ldi	r25, 0x0F	; 15
     926:	01 97       	sbiw	r24, 0x01	; 1
     928:	f1 f7       	brne	.-4      	; 0x926 <__vector_42+0x24>
     92a:	00 c0       	rjmp	.+0      	; 0x92c <__vector_42+0x2a>
     92c:	00 00       	nop
	_delay_ms(1);
	/*printf("Interrupt vector func\n\n");*/
} 
     92e:	9f 91       	pop	r25
     930:	8f 91       	pop	r24
     932:	0f 90       	pop	r0
     934:	0f be       	out	0x3f, r0	; 63
     936:	0f 90       	pop	r0
     938:	1f 90       	pop	r1
     93a:	18 95       	reti

0000093c <TIMER_init>:

void TIMER_init() {
	
	
	//CTC mode for highscore_timer
	TCCR4B |= (1 << WGM42); 
     93c:	e1 ea       	ldi	r30, 0xA1	; 161
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	80 81       	ld	r24, Z
     942:	88 60       	ori	r24, 0x08	; 8
     944:	80 83       	st	Z, r24
	
	/*Want to count each second:
	Clock frequency = 16 000 000 and prescaler = 1024 ---> 16000000/1024 = 15625 ticks per sec*/
	
	//Defining top value of counter for highscore_timer --> reset each second
	OCR4A = 15625;
     946:	89 e0       	ldi	r24, 0x09	; 9
     948:	9d e3       	ldi	r25, 0x3D	; 61
     94a:	90 93 a9 00 	sts	0x00A9, r25
     94e:	80 93 a8 00 	sts	0x00A8, r24
	//Defining top value of counter for pid_timer --> reset each 1/25 second
	OCR2A = 625;
     952:	81 e7       	ldi	r24, 0x71	; 113
     954:	80 93 b3 00 	sts	0x00B3, r24
	
	//Enable global interrupt
	sei();
     958:	78 94       	sei
	
	//Enable Timer Compare Match A Interrupt for highscore_timer
	TIMSK4 |= (1 << OCIE4A);
     95a:	e2 e7       	ldi	r30, 0x72	; 114
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	82 60       	ori	r24, 0x02	; 2
     962:	80 83       	st	Z, r24
	
	//Enable Timer Overflow Interrupt for pid_timer 
	TIMSK2 |= (1 << TOIE2);
     964:	e0 e7       	ldi	r30, 0x70	; 112
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	80 81       	ld	r24, Z
     96a:	81 60       	ori	r24, 0x01	; 1
     96c:	80 83       	st	Z, r24
     96e:	08 95       	ret

00000970 <TIMER_start>:
	
}

void TIMER_start(timer_t timer){
	
	stopwatch = 0;
     970:	10 92 63 02 	sts	0x0263, r1
     974:	10 92 62 02 	sts	0x0262, r1
	
	if (timer == highscore_timer) {
     978:	84 30       	cpi	r24, 0x04	; 4
     97a:	51 f4       	brne	.+20     	; 0x990 <TIMER_start+0x20>
		TCNT4H = 0x00;
     97c:	10 92 a5 00 	sts	0x00A5, r1
		TCNT4L = 0x00;
     980:	10 92 a4 00 	sts	0x00A4, r1
		
		//Prescaler = 1024
		TCCR4B |= (1 << CS40) | (1 << CS42);
     984:	e1 ea       	ldi	r30, 0xA1	; 161
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	80 81       	ld	r24, Z
     98a:	85 60       	ori	r24, 0x05	; 5
     98c:	80 83       	st	Z, r24
     98e:	08 95       	ret
	}
	else if (timer == pid_timer) {
     990:	82 30       	cpi	r24, 0x02	; 2
     992:	29 f4       	brne	.+10     	; 0x99e <TIMER_start+0x2e>
	
		//Prescaler = 1024
		TCCR2B |= (1 << CS20) | (1 << CS22);
     994:	e1 eb       	ldi	r30, 0xB1	; 177
     996:	f0 e0       	ldi	r31, 0x00	; 0
     998:	80 81       	ld	r24, Z
     99a:	85 60       	ori	r24, 0x05	; 5
     99c:	80 83       	st	Z, r24
     99e:	08 95       	ret

000009a0 <TIMER_stop>:
}

void TIMER_stop() {
	
	//Turning off clock source
	TCCR4B &= ~(1<<CS40) & ~(1 << CS41) & ~(1 << CS42);
     9a0:	e1 ea       	ldi	r30, 0xA1	; 161
     9a2:	f0 e0       	ldi	r31, 0x00	; 0
     9a4:	80 81       	ld	r24, Z
     9a6:	88 7f       	andi	r24, 0xF8	; 248
     9a8:	80 83       	st	Z, r24
     9aa:	08 95       	ret

000009ac <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     9ac:	8c e0       	ldi	r24, 0x0C	; 12
     9ae:	80 93 b8 00 	sts	0x00B8, r24
     9b2:	8f ef       	ldi	r24, 0xFF	; 255
     9b4:	80 93 bb 00 	sts	0x00BB, r24
     9b8:	84 e0       	ldi	r24, 0x04	; 4
     9ba:	80 93 bc 00 	sts	0x00BC, r24
     9be:	08 95       	ret

000009c0 <TWI_Start_Transceiver_With_Data>:
     9c0:	ec eb       	ldi	r30, 0xBC	; 188
     9c2:	f0 e0       	ldi	r31, 0x00	; 0
     9c4:	20 81       	ld	r18, Z
     9c6:	20 fd       	sbrc	r18, 0
     9c8:	fd cf       	rjmp	.-6      	; 0x9c4 <TWI_Start_Transceiver_With_Data+0x4>
     9ca:	60 93 66 02 	sts	0x0266, r22
     9ce:	fc 01       	movw	r30, r24
     9d0:	20 81       	ld	r18, Z
     9d2:	20 93 67 02 	sts	0x0267, r18
     9d6:	20 fd       	sbrc	r18, 0
     9d8:	0c c0       	rjmp	.+24     	; 0x9f2 <TWI_Start_Transceiver_With_Data+0x32>
     9da:	62 30       	cpi	r22, 0x02	; 2
     9dc:	50 f0       	brcs	.+20     	; 0x9f2 <TWI_Start_Transceiver_With_Data+0x32>
     9de:	dc 01       	movw	r26, r24
     9e0:	11 96       	adiw	r26, 0x01	; 1
     9e2:	e8 e6       	ldi	r30, 0x68	; 104
     9e4:	f2 e0       	ldi	r31, 0x02	; 2
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	9d 91       	ld	r25, X+
     9ea:	91 93       	st	Z+, r25
     9ec:	8f 5f       	subi	r24, 0xFF	; 255
     9ee:	86 13       	cpse	r24, r22
     9f0:	fb cf       	rjmp	.-10     	; 0x9e8 <TWI_Start_Transceiver_With_Data+0x28>
     9f2:	10 92 65 02 	sts	0x0265, r1
     9f6:	88 ef       	ldi	r24, 0xF8	; 248
     9f8:	80 93 06 02 	sts	0x0206, r24
     9fc:	85 ea       	ldi	r24, 0xA5	; 165
     9fe:	80 93 bc 00 	sts	0x00BC, r24
     a02:	08 95       	ret

00000a04 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a04:	1f 92       	push	r1
     a06:	0f 92       	push	r0
     a08:	0f b6       	in	r0, 0x3f	; 63
     a0a:	0f 92       	push	r0
     a0c:	11 24       	eor	r1, r1
     a0e:	0b b6       	in	r0, 0x3b	; 59
     a10:	0f 92       	push	r0
     a12:	2f 93       	push	r18
     a14:	3f 93       	push	r19
     a16:	8f 93       	push	r24
     a18:	9f 93       	push	r25
     a1a:	af 93       	push	r26
     a1c:	bf 93       	push	r27
     a1e:	ef 93       	push	r30
     a20:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     a22:	80 91 b9 00 	lds	r24, 0x00B9
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	fc 01       	movw	r30, r24
     a2a:	38 97       	sbiw	r30, 0x08	; 8
     a2c:	e1 35       	cpi	r30, 0x51	; 81
     a2e:	f1 05       	cpc	r31, r1
     a30:	08 f0       	brcs	.+2      	; 0xa34 <__vector_39+0x30>
     a32:	55 c0       	rjmp	.+170    	; 0xade <__vector_39+0xda>
     a34:	ee 58       	subi	r30, 0x8E	; 142
     a36:	ff 4f       	sbci	r31, 0xFF	; 255
     a38:	3d c3       	rjmp	.+1658   	; 0x10b4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a3a:	10 92 64 02 	sts	0x0264, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a3e:	e0 91 64 02 	lds	r30, 0x0264
     a42:	80 91 66 02 	lds	r24, 0x0266
     a46:	e8 17       	cp	r30, r24
     a48:	70 f4       	brcc	.+28     	; 0xa66 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a4a:	81 e0       	ldi	r24, 0x01	; 1
     a4c:	8e 0f       	add	r24, r30
     a4e:	80 93 64 02 	sts	0x0264, r24
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	e9 59       	subi	r30, 0x99	; 153
     a56:	fd 4f       	sbci	r31, 0xFD	; 253
     a58:	80 81       	ld	r24, Z
     a5a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a5e:	85 e8       	ldi	r24, 0x85	; 133
     a60:	80 93 bc 00 	sts	0x00BC, r24
     a64:	43 c0       	rjmp	.+134    	; 0xaec <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a66:	80 91 65 02 	lds	r24, 0x0265
     a6a:	81 60       	ori	r24, 0x01	; 1
     a6c:	80 93 65 02 	sts	0x0265, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a70:	84 e9       	ldi	r24, 0x94	; 148
     a72:	80 93 bc 00 	sts	0x00BC, r24
     a76:	3a c0       	rjmp	.+116    	; 0xaec <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a78:	e0 91 64 02 	lds	r30, 0x0264
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	8e 0f       	add	r24, r30
     a80:	80 93 64 02 	sts	0x0264, r24
     a84:	80 91 bb 00 	lds	r24, 0x00BB
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	e9 59       	subi	r30, 0x99	; 153
     a8c:	fd 4f       	sbci	r31, 0xFD	; 253
     a8e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a90:	20 91 64 02 	lds	r18, 0x0264
     a94:	30 e0       	ldi	r19, 0x00	; 0
     a96:	80 91 66 02 	lds	r24, 0x0266
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	01 97       	sbiw	r24, 0x01	; 1
     a9e:	28 17       	cp	r18, r24
     aa0:	39 07       	cpc	r19, r25
     aa2:	24 f4       	brge	.+8      	; 0xaac <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa4:	85 ec       	ldi	r24, 0xC5	; 197
     aa6:	80 93 bc 00 	sts	0x00BC, r24
     aaa:	20 c0       	rjmp	.+64     	; 0xaec <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aac:	85 e8       	ldi	r24, 0x85	; 133
     aae:	80 93 bc 00 	sts	0x00BC, r24
     ab2:	1c c0       	rjmp	.+56     	; 0xaec <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ab4:	80 91 bb 00 	lds	r24, 0x00BB
     ab8:	e0 91 64 02 	lds	r30, 0x0264
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	e9 59       	subi	r30, 0x99	; 153
     ac0:	fd 4f       	sbci	r31, 0xFD	; 253
     ac2:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ac4:	80 91 65 02 	lds	r24, 0x0265
     ac8:	81 60       	ori	r24, 0x01	; 1
     aca:	80 93 65 02 	sts	0x0265, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ace:	84 e9       	ldi	r24, 0x94	; 148
     ad0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ad4:	0b c0       	rjmp	.+22     	; 0xaec <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ad6:	85 ea       	ldi	r24, 0xA5	; 165
     ad8:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     adc:	07 c0       	rjmp	.+14     	; 0xaec <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ade:	80 91 b9 00 	lds	r24, 0x00B9
     ae2:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ae6:	84 e0       	ldi	r24, 0x04	; 4
     ae8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     aec:	ff 91       	pop	r31
     aee:	ef 91       	pop	r30
     af0:	bf 91       	pop	r27
     af2:	af 91       	pop	r26
     af4:	9f 91       	pop	r25
     af6:	8f 91       	pop	r24
     af8:	3f 91       	pop	r19
     afa:	2f 91       	pop	r18
     afc:	0f 90       	pop	r0
     afe:	0b be       	out	0x3b, r0	; 59
     b00:	0f 90       	pop	r0
     b02:	0f be       	out	0x3f, r0	; 63
     b04:	0f 90       	pop	r0
     b06:	1f 90       	pop	r1
     b08:	18 95       	reti

00000b0a <UART_init>:


void UART_init(unsigned int ubrr) {
	
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     b0a:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     b0e:	80 93 c4 00 	sts	0x00C4, r24
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); 
     b12:	e1 ec       	ldi	r30, 0xC1	; 193
     b14:	f0 e0       	ldi	r31, 0x00	; 0
     b16:	88 e1       	ldi	r24, 0x18	; 24
     b18:	80 83       	st	Z, r24
	
	// Set frame format: 8data, 2 stop bit
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     b1a:	8e e0       	ldi	r24, 0x0E	; 14
     b1c:	80 93 c2 00 	sts	0x00C2, r24

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     b20:	80 81       	ld	r24, Z
     b22:	80 68       	ori	r24, 0x80	; 128
     b24:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     b26:	e0 ec       	ldi	r30, 0xC0	; 192
     b28:	f0 e0       	ldi	r31, 0x00	; 0
     b2a:	80 81       	ld	r24, Z
     b2c:	80 68       	ori	r24, 0x80	; 128
     b2e:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     b30:	78 94       	sei
     b32:	08 95       	ret

00000b34 <UART_Transmit>:
}


void UART_Transmit(unsigned char data) {
	
	while (!(UCSR0A & (1<<UDRE0) )){}
     b34:	e0 ec       	ldi	r30, 0xC0	; 192
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	90 81       	ld	r25, Z
     b3a:	95 ff       	sbrs	r25, 5
     b3c:	fd cf       	rjmp	.-6      	; 0xb38 <UART_Transmit+0x4>
	
	UDR0 = data;
     b3e:	80 93 c6 00 	sts	0x00C6, r24
     b42:	08 95       	ret

00000b44 <UART_Recieve>:



unsigned char UART_Recieve(void) {
	
	while ( !(UCSR0A & (1<<RXC0)));
     b44:	e0 ec       	ldi	r30, 0xC0	; 192
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	80 81       	ld	r24, Z
     b4a:	88 23       	and	r24, r24
     b4c:	ec f7       	brge	.-6      	; 0xb48 <UART_Recieve+0x4>
	
	return UDR0;
     b4e:	80 91 c6 00 	lds	r24, 0x00C6
	
     b52:	08 95       	ret

00000b54 <main>:
#include "../lib/DEFINITIONS.h"
uint8_t RECEIVED = 0;



int main(void) {
     b54:	cf 93       	push	r28
     b56:	df 93       	push	r29
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
     b5c:	a1 97       	sbiw	r28, 0x21	; 33
     b5e:	0f b6       	in	r0, 0x3f	; 63
     b60:	f8 94       	cli
     b62:	de bf       	out	0x3e, r29	; 62
     b64:	0f be       	out	0x3f, r0	; 63
     b66:	cd bf       	out	0x3d, r28	; 61
	
	//Setting port A to output
	DDRA = OUTPUT_ENABLE_ALL;
     b68:	8f ef       	ldi	r24, 0xFF	; 255
     b6a:	81 b9       	out	0x01, r24	; 1
	
	//Initializing all drivers
	UART_init(UBRR);
     b6c:	87 e6       	ldi	r24, 0x67	; 103
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	cc df       	rcall	.-104    	; 0xb0a <UART_init>
	HC05_init(UBRR);
     b72:	87 e6       	ldi	r24, 0x67	; 103
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	e7 db       	rcall	.-2098   	; 0x346 <HC05_init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     b78:	62 ea       	ldi	r22, 0xA2	; 162
     b7a:	75 e0       	ldi	r23, 0x05	; 5
     b7c:	8a e9       	ldi	r24, 0x9A	; 154
     b7e:	95 e0       	ldi	r25, 0x05	; 5
     b80:	9f d2       	rcall	.+1342   	; 0x10c0 <fdevopen>
	CAN_init();
     b82:	3f db       	rcall	.-2434   	; 0x202 <CAN_init>
	PWM_init();
     b84:	13 de       	rcall	.-986    	; 0x7ac <PWM_init>
	DAC_init();
     b86:	c9 db       	rcall	.-2158   	; 0x31a <DAC_init>
	MOTOR_init();
     b88:	19 dd       	rcall	.-1486   	; 0x5bc <MOTOR_init>
	IR_init();
     b8a:	81 dc       	rcall	.-1790   	; 0x48e <IR_init>
	SOLENOID_init();
     b8c:	9e de       	rcall	.-708    	; 0x8ca <SOLENOID_init>
	TIMER_init();
     b8e:	d6 de       	rcall	.-596    	; 0x93c <TIMER_init>
	//Initializing variables
	//uint8_t game_enable = FALSE;
	float dc = 0;
	uint8_t mot_ref = 0;
	can_message_t empty_msg;
	empty_msg.id = EMPTY_ID;
     b90:	8e e1       	ldi	r24, 0x1E	; 30
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	9a 83       	std	Y+2, r25	; 0x02
     b96:	89 83       	std	Y+1, r24	; 0x01
	
	
		
	//Initializing receive message
	can_message_t receive_msg;
	receive_msg = *(CAN_create_message(&receive_msg,0,1,0));
     b98:	20 e0       	ldi	r18, 0x00	; 0
     b9a:	30 e0       	ldi	r19, 0x00	; 0
     b9c:	41 e0       	ldi	r20, 0x01	; 1
     b9e:	60 e0       	ldi	r22, 0x00	; 0
     ba0:	70 e0       	ldi	r23, 0x00	; 0
     ba2:	ce 01       	movw	r24, r28
     ba4:	0c 96       	adiw	r24, 0x0c	; 12
     ba6:	a7 db       	rcall	.-2226   	; 0x2f6 <CAN_create_message>
     ba8:	2b e0       	ldi	r18, 0x0B	; 11
     baa:	fc 01       	movw	r30, r24
     bac:	de 01       	movw	r26, r28
     bae:	1c 96       	adiw	r26, 0x0c	; 12
     bb0:	01 90       	ld	r0, Z+
     bb2:	0d 92       	st	X+, r0
     bb4:	2a 95       	dec	r18
     bb6:	e1 f7       	brne	.-8      	; 0xbb0 <main+0x5c>
	
	//Initializing gameover message
	can_message_t gameover_msg;
	CAN_create_message(&gameover_msg, GAMEOVER_DATA_ID,1, 0);
     bb8:	20 e0       	ldi	r18, 0x00	; 0
     bba:	30 e0       	ldi	r19, 0x00	; 0
     bbc:	41 e0       	ldi	r20, 0x01	; 1
     bbe:	6a e5       	ldi	r22, 0x5A	; 90
     bc0:	70 e0       	ldi	r23, 0x00	; 0
     bc2:	ce 01       	movw	r24, r28
     bc4:	47 96       	adiw	r24, 0x17	; 23
     bc6:	97 db       	rcall	.-2258   	; 0x2f6 <CAN_create_message>
			MOTOR_position_control(mot_ref);
			
			//Game over condition
			if (IR_read() < IR_TRIGGER_VAL) { 
				
				TIMER_stop();
     bc8:	0f 2e       	mov	r0, r31
     bca:	fa e0       	ldi	r31, 0x0A	; 10
     bcc:	df 2e       	mov	r13, r31
     bce:	f0 2d       	mov	r31, r0


	while(1){
	
	//Reading messages from Node 1	
	CAN_recieve_data(&receive_msg);
     bd0:	ce 01       	movw	r24, r28
     bd2:	0c 96       	adiw	r24, 0x0c	; 12
     bd4:	50 db       	rcall	.-2400   	; 0x276 <CAN_recieve_data>

	
	uint16_t ID = receive_msg.id;
	
	
	switch(ID) {
     bd6:	8c 85       	ldd	r24, Y+12	; 0x0c
     bd8:	9d 85       	ldd	r25, Y+13	; 0x0d
     bda:	80 35       	cpi	r24, 0x50	; 80
     bdc:	91 05       	cpc	r25, r1
     bde:	09 f4       	brne	.+2      	; 0xbe2 <main+0x8e>
     be0:	3b c0       	rjmp	.+118    	; 0xc58 <main+0x104>
     be2:	84 36       	cpi	r24, 0x64	; 100
     be4:	91 05       	cpc	r25, r1
     be6:	a1 f7       	brne	.-24     	; 0xbd0 <main+0x7c>
		
		case GAME_ID:
		
			//Starting highscore timer
			if(timer_enabled == FALSE) {
				TIMER_start(highscore_timer);
     be8:	84 e0       	ldi	r24, 0x04	; 4
     bea:	c2 de       	rcall	.-636    	; 0x970 <TIMER_start>
			}
			
			
			//Enable servo input from joystick
			dc = PWM_get_duty_cycle(receive_msg);
     bec:	ec 84       	ldd	r14, Y+12	; 0x0c
     bee:	fd 84       	ldd	r15, Y+13	; 0x0d
     bf0:	0e 85       	ldd	r16, Y+14	; 0x0e
     bf2:	1f 85       	ldd	r17, Y+15	; 0x0f
     bf4:	28 89       	ldd	r18, Y+16	; 0x10
     bf6:	39 89       	ldd	r19, Y+17	; 0x11
     bf8:	4a 89       	ldd	r20, Y+18	; 0x12
     bfa:	5b 89       	ldd	r21, Y+19	; 0x13
     bfc:	6c 89       	ldd	r22, Y+20	; 0x14
     bfe:	7d 89       	ldd	r23, Y+21	; 0x15
     c00:	8e 89       	ldd	r24, Y+22	; 0x16
     c02:	fe dd       	rcall	.-1028   	; 0x800 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
     c04:	31 de       	rcall	.-926    	; 0x868 <PWM_set_duty_cycle>
			
			
			//Enable solenoid input from right button
			if (receive_msg.data[SOLENOID_ENABLE]) {	
     c06:	8a 89       	ldd	r24, Y+18	; 0x12
     c08:	88 23       	and	r24, r24
     c0a:	79 f0       	breq	.+30     	; 0xc2a <main+0xd6>
				receive_msg.data[SOLENOID_ENABLE] = 0;
     c0c:	1a 8a       	std	Y+18, r1	; 0x12
				SOLENOID_enable();
     c0e:	61 de       	rcall	.-830    	; 0x8d2 <SOLENOID_enable>
				printf("SOLENOID_enabled\n");
     c10:	87 e0       	ldi	r24, 0x07	; 7
     c12:	92 e0       	ldi	r25, 0x02	; 2
     c14:	9f d2       	rcall	.+1342   	; 0x1154 <puts>
     c16:	2f ef       	ldi	r18, 0xFF	; 255
     c18:	82 e5       	ldi	r24, 0x52	; 82
     c1a:	97 e0       	ldi	r25, 0x07	; 7
     c1c:	21 50       	subi	r18, 0x01	; 1
     c1e:	80 40       	sbci	r24, 0x00	; 0
     c20:	90 40       	sbci	r25, 0x00	; 0
     c22:	e1 f7       	brne	.-8      	; 0xc1c <main+0xc8>
     c24:	00 c0       	rjmp	.+0      	; 0xc26 <main+0xd2>
     c26:	00 00       	nop
				_delay_ms(150);
				SOLENOID_disable();
     c28:	52 de       	rcall	.-860    	; 0x8ce <SOLENOID_disable>
				
				
			}
			
			mot_ref = receive_msg.data[MOTOR_REF];
			MOTOR_position_control(mot_ref);
     c2a:	89 89       	ldd	r24, Y+17	; 0x11
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	92 dd       	rcall	.-1244   	; 0x754 <MOTOR_position_control>
			
			//Game over condition
			if (IR_read() < IR_TRIGGER_VAL) { 
     c30:	30 dc       	rcall	.-1952   	; 0x492 <IR_read>
     c32:	8f 30       	cpi	r24, 0x0F	; 15
     c34:	68 f6       	brcc	.-102    	; 0xbd0 <main+0x7c>
				
				TIMER_stop();
     c36:	b4 de       	rcall	.-664    	; 0x9a0 <TIMER_stop>
     c38:	1d 2d       	mov	r17, r13
				for (uint8_t i = 0; i < 10; i = i+1) {
					CAN_send_message(&gameover_msg);
     c3a:	ce 01       	movw	r24, r28
     c3c:	47 96       	adiw	r24, 0x17	; 23
     c3e:	eb da       	rcall	.-2602   	; 0x216 <CAN_send_message>
     c40:	8f e9       	ldi	r24, 0x9F	; 159
     c42:	9f e0       	ldi	r25, 0x0F	; 15
     c44:	01 97       	sbiw	r24, 0x01	; 1
     c46:	f1 f7       	brne	.-4      	; 0xc44 <main+0xf0>
     c48:	00 c0       	rjmp	.+0      	; 0xc4a <main+0xf6>
     c4a:	00 00       	nop
     c4c:	11 50       	subi	r17, 0x01	; 1
			
			//Game over condition
			if (IR_read() < IR_TRIGGER_VAL) { 
				
				TIMER_stop();
				for (uint8_t i = 0; i < 10; i = i+1) {
     c4e:	a9 f7       	brne	.-22     	; 0xc3a <main+0xe6>
					CAN_send_message(&gameover_msg);
					_delay_ms(1);
				}
				//Clearing gameover state in Node 1
				CAN_send_message(&empty_msg);
     c50:	ce 01       	movw	r24, r28
     c52:	01 96       	adiw	r24, 0x01	; 1
     c54:	e0 da       	rcall	.-2624   	; 0x216 <CAN_send_message>
     c56:	bc cf       	rjmp	.-136    	; 0xbd0 <main+0x7c>
		
		case WIRELESS_ID:
		
			//Starting timer
			if(timer_enabled == FALSE) {
				TIMER_start(highscore_timer);
     c58:	84 e0       	ldi	r24, 0x04	; 4
     c5a:	8a de       	rcall	.-748    	; 0x970 <TIMER_start>
				HC05_set_control_input(); 
				
				//Game over condition
				if (IR_read() < IR_TRIGGER_VAL) {
					
					TIMER_stop();
     c5c:	0a e0       	ldi	r16, 0x0A	; 10
			
			
			//Enabling wireless control
			while(1) { 
				
				HC05_set_control_input(); 
     c5e:	c4 db       	rcall	.-2168   	; 0x3e8 <HC05_set_control_input>
				
				//Game over condition
				if (IR_read() < IR_TRIGGER_VAL) {
     c60:	18 dc       	rcall	.-2000   	; 0x492 <IR_read>
     c62:	8f 30       	cpi	r24, 0x0F	; 15
     c64:	e0 f7       	brcc	.-8      	; 0xc5e <main+0x10a>
					
					TIMER_stop();
     c66:	9c de       	rcall	.-712    	; 0x9a0 <TIMER_stop>
     c68:	10 2f       	mov	r17, r16
					for (uint8_t i = 0; i < 10; i = i+1) {
						CAN_send_message(&gameover_msg);
     c6a:	ce 01       	movw	r24, r28
     c6c:	47 96       	adiw	r24, 0x17	; 23
     c6e:	d3 da       	rcall	.-2650   	; 0x216 <CAN_send_message>
     c70:	8f e9       	ldi	r24, 0x9F	; 159
     c72:	9f e0       	ldi	r25, 0x0F	; 15
     c74:	01 97       	sbiw	r24, 0x01	; 1
     c76:	f1 f7       	brne	.-4      	; 0xc74 <main+0x120>
     c78:	00 c0       	rjmp	.+0      	; 0xc7a <main+0x126>
     c7a:	00 00       	nop
     c7c:	11 50       	subi	r17, 0x01	; 1
				
				//Game over condition
				if (IR_read() < IR_TRIGGER_VAL) {
					
					TIMER_stop();
					for (uint8_t i = 0; i < 10; i = i+1) {
     c7e:	a9 f7       	brne	.-22     	; 0xc6a <main+0x116>
						CAN_send_message(&gameover_msg);
						_delay_ms(1);
					}
					//Clearing gameover state in Node 1
					CAN_send_message(&empty_msg);
     c80:	ce 01       	movw	r24, r28
     c82:	01 96       	adiw	r24, 0x01	; 1
     c84:	c8 da       	rcall	.-2672   	; 0x216 <CAN_send_message>
     c86:	eb cf       	rjmp	.-42     	; 0xc5e <main+0x10a>

00000c88 <__subsf3>:
     c88:	50 58       	subi	r21, 0x80	; 128

00000c8a <__addsf3>:
     c8a:	bb 27       	eor	r27, r27
     c8c:	aa 27       	eor	r26, r26
     c8e:	0e d0       	rcall	.+28     	; 0xcac <__addsf3x>
     c90:	70 c1       	rjmp	.+736    	; 0xf72 <__fp_round>
     c92:	61 d1       	rcall	.+706    	; 0xf56 <__fp_pscA>
     c94:	30 f0       	brcs	.+12     	; 0xca2 <__addsf3+0x18>
     c96:	66 d1       	rcall	.+716    	; 0xf64 <__fp_pscB>
     c98:	20 f0       	brcs	.+8      	; 0xca2 <__addsf3+0x18>
     c9a:	31 f4       	brne	.+12     	; 0xca8 <__addsf3+0x1e>
     c9c:	9f 3f       	cpi	r25, 0xFF	; 255
     c9e:	11 f4       	brne	.+4      	; 0xca4 <__addsf3+0x1a>
     ca0:	1e f4       	brtc	.+6      	; 0xca8 <__addsf3+0x1e>
     ca2:	56 c1       	rjmp	.+684    	; 0xf50 <__fp_nan>
     ca4:	0e f4       	brtc	.+2      	; 0xca8 <__addsf3+0x1e>
     ca6:	e0 95       	com	r30
     ca8:	e7 fb       	bst	r30, 7
     caa:	4c c1       	rjmp	.+664    	; 0xf44 <__fp_inf>

00000cac <__addsf3x>:
     cac:	e9 2f       	mov	r30, r25
     cae:	72 d1       	rcall	.+740    	; 0xf94 <__fp_split3>
     cb0:	80 f3       	brcs	.-32     	; 0xc92 <__addsf3+0x8>
     cb2:	ba 17       	cp	r27, r26
     cb4:	62 07       	cpc	r22, r18
     cb6:	73 07       	cpc	r23, r19
     cb8:	84 07       	cpc	r24, r20
     cba:	95 07       	cpc	r25, r21
     cbc:	18 f0       	brcs	.+6      	; 0xcc4 <__addsf3x+0x18>
     cbe:	71 f4       	brne	.+28     	; 0xcdc <__addsf3x+0x30>
     cc0:	9e f5       	brtc	.+102    	; 0xd28 <__addsf3x+0x7c>
     cc2:	8a c1       	rjmp	.+788    	; 0xfd8 <__fp_zero>
     cc4:	0e f4       	brtc	.+2      	; 0xcc8 <__addsf3x+0x1c>
     cc6:	e0 95       	com	r30
     cc8:	0b 2e       	mov	r0, r27
     cca:	ba 2f       	mov	r27, r26
     ccc:	a0 2d       	mov	r26, r0
     cce:	0b 01       	movw	r0, r22
     cd0:	b9 01       	movw	r22, r18
     cd2:	90 01       	movw	r18, r0
     cd4:	0c 01       	movw	r0, r24
     cd6:	ca 01       	movw	r24, r20
     cd8:	a0 01       	movw	r20, r0
     cda:	11 24       	eor	r1, r1
     cdc:	ff 27       	eor	r31, r31
     cde:	59 1b       	sub	r21, r25
     ce0:	99 f0       	breq	.+38     	; 0xd08 <__addsf3x+0x5c>
     ce2:	59 3f       	cpi	r21, 0xF9	; 249
     ce4:	50 f4       	brcc	.+20     	; 0xcfa <__addsf3x+0x4e>
     ce6:	50 3e       	cpi	r21, 0xE0	; 224
     ce8:	68 f1       	brcs	.+90     	; 0xd44 <__addsf3x+0x98>
     cea:	1a 16       	cp	r1, r26
     cec:	f0 40       	sbci	r31, 0x00	; 0
     cee:	a2 2f       	mov	r26, r18
     cf0:	23 2f       	mov	r18, r19
     cf2:	34 2f       	mov	r19, r20
     cf4:	44 27       	eor	r20, r20
     cf6:	58 5f       	subi	r21, 0xF8	; 248
     cf8:	f3 cf       	rjmp	.-26     	; 0xce0 <__addsf3x+0x34>
     cfa:	46 95       	lsr	r20
     cfc:	37 95       	ror	r19
     cfe:	27 95       	ror	r18
     d00:	a7 95       	ror	r26
     d02:	f0 40       	sbci	r31, 0x00	; 0
     d04:	53 95       	inc	r21
     d06:	c9 f7       	brne	.-14     	; 0xcfa <__addsf3x+0x4e>
     d08:	7e f4       	brtc	.+30     	; 0xd28 <__addsf3x+0x7c>
     d0a:	1f 16       	cp	r1, r31
     d0c:	ba 0b       	sbc	r27, r26
     d0e:	62 0b       	sbc	r22, r18
     d10:	73 0b       	sbc	r23, r19
     d12:	84 0b       	sbc	r24, r20
     d14:	ba f0       	brmi	.+46     	; 0xd44 <__addsf3x+0x98>
     d16:	91 50       	subi	r25, 0x01	; 1
     d18:	a1 f0       	breq	.+40     	; 0xd42 <__addsf3x+0x96>
     d1a:	ff 0f       	add	r31, r31
     d1c:	bb 1f       	adc	r27, r27
     d1e:	66 1f       	adc	r22, r22
     d20:	77 1f       	adc	r23, r23
     d22:	88 1f       	adc	r24, r24
     d24:	c2 f7       	brpl	.-16     	; 0xd16 <__addsf3x+0x6a>
     d26:	0e c0       	rjmp	.+28     	; 0xd44 <__addsf3x+0x98>
     d28:	ba 0f       	add	r27, r26
     d2a:	62 1f       	adc	r22, r18
     d2c:	73 1f       	adc	r23, r19
     d2e:	84 1f       	adc	r24, r20
     d30:	48 f4       	brcc	.+18     	; 0xd44 <__addsf3x+0x98>
     d32:	87 95       	ror	r24
     d34:	77 95       	ror	r23
     d36:	67 95       	ror	r22
     d38:	b7 95       	ror	r27
     d3a:	f7 95       	ror	r31
     d3c:	9e 3f       	cpi	r25, 0xFE	; 254
     d3e:	08 f0       	brcs	.+2      	; 0xd42 <__addsf3x+0x96>
     d40:	b3 cf       	rjmp	.-154    	; 0xca8 <__addsf3+0x1e>
     d42:	93 95       	inc	r25
     d44:	88 0f       	add	r24, r24
     d46:	08 f0       	brcs	.+2      	; 0xd4a <__addsf3x+0x9e>
     d48:	99 27       	eor	r25, r25
     d4a:	ee 0f       	add	r30, r30
     d4c:	97 95       	ror	r25
     d4e:	87 95       	ror	r24
     d50:	08 95       	ret

00000d52 <__cmpsf2>:
     d52:	d4 d0       	rcall	.+424    	; 0xefc <__fp_cmp>
     d54:	08 f4       	brcc	.+2      	; 0xd58 <__cmpsf2+0x6>
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	08 95       	ret

00000d5a <__divsf3>:
     d5a:	0c d0       	rcall	.+24     	; 0xd74 <__divsf3x>
     d5c:	0a c1       	rjmp	.+532    	; 0xf72 <__fp_round>
     d5e:	02 d1       	rcall	.+516    	; 0xf64 <__fp_pscB>
     d60:	40 f0       	brcs	.+16     	; 0xd72 <__divsf3+0x18>
     d62:	f9 d0       	rcall	.+498    	; 0xf56 <__fp_pscA>
     d64:	30 f0       	brcs	.+12     	; 0xd72 <__divsf3+0x18>
     d66:	21 f4       	brne	.+8      	; 0xd70 <__divsf3+0x16>
     d68:	5f 3f       	cpi	r21, 0xFF	; 255
     d6a:	19 f0       	breq	.+6      	; 0xd72 <__divsf3+0x18>
     d6c:	eb c0       	rjmp	.+470    	; 0xf44 <__fp_inf>
     d6e:	51 11       	cpse	r21, r1
     d70:	34 c1       	rjmp	.+616    	; 0xfda <__fp_szero>
     d72:	ee c0       	rjmp	.+476    	; 0xf50 <__fp_nan>

00000d74 <__divsf3x>:
     d74:	0f d1       	rcall	.+542    	; 0xf94 <__fp_split3>
     d76:	98 f3       	brcs	.-26     	; 0xd5e <__divsf3+0x4>

00000d78 <__divsf3_pse>:
     d78:	99 23       	and	r25, r25
     d7a:	c9 f3       	breq	.-14     	; 0xd6e <__divsf3+0x14>
     d7c:	55 23       	and	r21, r21
     d7e:	b1 f3       	breq	.-20     	; 0xd6c <__divsf3+0x12>
     d80:	95 1b       	sub	r25, r21
     d82:	55 0b       	sbc	r21, r21
     d84:	bb 27       	eor	r27, r27
     d86:	aa 27       	eor	r26, r26
     d88:	62 17       	cp	r22, r18
     d8a:	73 07       	cpc	r23, r19
     d8c:	84 07       	cpc	r24, r20
     d8e:	38 f0       	brcs	.+14     	; 0xd9e <__divsf3_pse+0x26>
     d90:	9f 5f       	subi	r25, 0xFF	; 255
     d92:	5f 4f       	sbci	r21, 0xFF	; 255
     d94:	22 0f       	add	r18, r18
     d96:	33 1f       	adc	r19, r19
     d98:	44 1f       	adc	r20, r20
     d9a:	aa 1f       	adc	r26, r26
     d9c:	a9 f3       	breq	.-22     	; 0xd88 <__divsf3_pse+0x10>
     d9e:	33 d0       	rcall	.+102    	; 0xe06 <__divsf3_pse+0x8e>
     da0:	0e 2e       	mov	r0, r30
     da2:	3a f0       	brmi	.+14     	; 0xdb2 <__divsf3_pse+0x3a>
     da4:	e0 e8       	ldi	r30, 0x80	; 128
     da6:	30 d0       	rcall	.+96     	; 0xe08 <__divsf3_pse+0x90>
     da8:	91 50       	subi	r25, 0x01	; 1
     daa:	50 40       	sbci	r21, 0x00	; 0
     dac:	e6 95       	lsr	r30
     dae:	00 1c       	adc	r0, r0
     db0:	ca f7       	brpl	.-14     	; 0xda4 <__divsf3_pse+0x2c>
     db2:	29 d0       	rcall	.+82     	; 0xe06 <__divsf3_pse+0x8e>
     db4:	fe 2f       	mov	r31, r30
     db6:	27 d0       	rcall	.+78     	; 0xe06 <__divsf3_pse+0x8e>
     db8:	66 0f       	add	r22, r22
     dba:	77 1f       	adc	r23, r23
     dbc:	88 1f       	adc	r24, r24
     dbe:	bb 1f       	adc	r27, r27
     dc0:	26 17       	cp	r18, r22
     dc2:	37 07       	cpc	r19, r23
     dc4:	48 07       	cpc	r20, r24
     dc6:	ab 07       	cpc	r26, r27
     dc8:	b0 e8       	ldi	r27, 0x80	; 128
     dca:	09 f0       	breq	.+2      	; 0xdce <__divsf3_pse+0x56>
     dcc:	bb 0b       	sbc	r27, r27
     dce:	80 2d       	mov	r24, r0
     dd0:	bf 01       	movw	r22, r30
     dd2:	ff 27       	eor	r31, r31
     dd4:	93 58       	subi	r25, 0x83	; 131
     dd6:	5f 4f       	sbci	r21, 0xFF	; 255
     dd8:	2a f0       	brmi	.+10     	; 0xde4 <__divsf3_pse+0x6c>
     dda:	9e 3f       	cpi	r25, 0xFE	; 254
     ddc:	51 05       	cpc	r21, r1
     dde:	68 f0       	brcs	.+26     	; 0xdfa <__divsf3_pse+0x82>
     de0:	b1 c0       	rjmp	.+354    	; 0xf44 <__fp_inf>
     de2:	fb c0       	rjmp	.+502    	; 0xfda <__fp_szero>
     de4:	5f 3f       	cpi	r21, 0xFF	; 255
     de6:	ec f3       	brlt	.-6      	; 0xde2 <__divsf3_pse+0x6a>
     de8:	98 3e       	cpi	r25, 0xE8	; 232
     dea:	dc f3       	brlt	.-10     	; 0xde2 <__divsf3_pse+0x6a>
     dec:	86 95       	lsr	r24
     dee:	77 95       	ror	r23
     df0:	67 95       	ror	r22
     df2:	b7 95       	ror	r27
     df4:	f7 95       	ror	r31
     df6:	9f 5f       	subi	r25, 0xFF	; 255
     df8:	c9 f7       	brne	.-14     	; 0xdec <__divsf3_pse+0x74>
     dfa:	88 0f       	add	r24, r24
     dfc:	91 1d       	adc	r25, r1
     dfe:	96 95       	lsr	r25
     e00:	87 95       	ror	r24
     e02:	97 f9       	bld	r25, 7
     e04:	08 95       	ret
     e06:	e1 e0       	ldi	r30, 0x01	; 1
     e08:	66 0f       	add	r22, r22
     e0a:	77 1f       	adc	r23, r23
     e0c:	88 1f       	adc	r24, r24
     e0e:	bb 1f       	adc	r27, r27
     e10:	62 17       	cp	r22, r18
     e12:	73 07       	cpc	r23, r19
     e14:	84 07       	cpc	r24, r20
     e16:	ba 07       	cpc	r27, r26
     e18:	20 f0       	brcs	.+8      	; 0xe22 <__divsf3_pse+0xaa>
     e1a:	62 1b       	sub	r22, r18
     e1c:	73 0b       	sbc	r23, r19
     e1e:	84 0b       	sbc	r24, r20
     e20:	ba 0b       	sbc	r27, r26
     e22:	ee 1f       	adc	r30, r30
     e24:	88 f7       	brcc	.-30     	; 0xe08 <__divsf3_pse+0x90>
     e26:	e0 95       	com	r30
     e28:	08 95       	ret

00000e2a <__fixunssfsi>:
     e2a:	bc d0       	rcall	.+376    	; 0xfa4 <__fp_splitA>
     e2c:	88 f0       	brcs	.+34     	; 0xe50 <__fixunssfsi+0x26>
     e2e:	9f 57       	subi	r25, 0x7F	; 127
     e30:	90 f0       	brcs	.+36     	; 0xe56 <__fixunssfsi+0x2c>
     e32:	b9 2f       	mov	r27, r25
     e34:	99 27       	eor	r25, r25
     e36:	b7 51       	subi	r27, 0x17	; 23
     e38:	a0 f0       	brcs	.+40     	; 0xe62 <__fixunssfsi+0x38>
     e3a:	d1 f0       	breq	.+52     	; 0xe70 <__fixunssfsi+0x46>
     e3c:	66 0f       	add	r22, r22
     e3e:	77 1f       	adc	r23, r23
     e40:	88 1f       	adc	r24, r24
     e42:	99 1f       	adc	r25, r25
     e44:	1a f0       	brmi	.+6      	; 0xe4c <__fixunssfsi+0x22>
     e46:	ba 95       	dec	r27
     e48:	c9 f7       	brne	.-14     	; 0xe3c <__fixunssfsi+0x12>
     e4a:	12 c0       	rjmp	.+36     	; 0xe70 <__fixunssfsi+0x46>
     e4c:	b1 30       	cpi	r27, 0x01	; 1
     e4e:	81 f0       	breq	.+32     	; 0xe70 <__fixunssfsi+0x46>
     e50:	c3 d0       	rcall	.+390    	; 0xfd8 <__fp_zero>
     e52:	b1 e0       	ldi	r27, 0x01	; 1
     e54:	08 95       	ret
     e56:	c0 c0       	rjmp	.+384    	; 0xfd8 <__fp_zero>
     e58:	67 2f       	mov	r22, r23
     e5a:	78 2f       	mov	r23, r24
     e5c:	88 27       	eor	r24, r24
     e5e:	b8 5f       	subi	r27, 0xF8	; 248
     e60:	39 f0       	breq	.+14     	; 0xe70 <__fixunssfsi+0x46>
     e62:	b9 3f       	cpi	r27, 0xF9	; 249
     e64:	cc f3       	brlt	.-14     	; 0xe58 <__fixunssfsi+0x2e>
     e66:	86 95       	lsr	r24
     e68:	77 95       	ror	r23
     e6a:	67 95       	ror	r22
     e6c:	b3 95       	inc	r27
     e6e:	d9 f7       	brne	.-10     	; 0xe66 <__fixunssfsi+0x3c>
     e70:	3e f4       	brtc	.+14     	; 0xe80 <__fixunssfsi+0x56>
     e72:	90 95       	com	r25
     e74:	80 95       	com	r24
     e76:	70 95       	com	r23
     e78:	61 95       	neg	r22
     e7a:	7f 4f       	sbci	r23, 0xFF	; 255
     e7c:	8f 4f       	sbci	r24, 0xFF	; 255
     e7e:	9f 4f       	sbci	r25, 0xFF	; 255
     e80:	08 95       	ret

00000e82 <__floatunsisf>:
     e82:	e8 94       	clt
     e84:	09 c0       	rjmp	.+18     	; 0xe98 <__floatsisf+0x12>

00000e86 <__floatsisf>:
     e86:	97 fb       	bst	r25, 7
     e88:	3e f4       	brtc	.+14     	; 0xe98 <__floatsisf+0x12>
     e8a:	90 95       	com	r25
     e8c:	80 95       	com	r24
     e8e:	70 95       	com	r23
     e90:	61 95       	neg	r22
     e92:	7f 4f       	sbci	r23, 0xFF	; 255
     e94:	8f 4f       	sbci	r24, 0xFF	; 255
     e96:	9f 4f       	sbci	r25, 0xFF	; 255
     e98:	99 23       	and	r25, r25
     e9a:	a9 f0       	breq	.+42     	; 0xec6 <__floatsisf+0x40>
     e9c:	f9 2f       	mov	r31, r25
     e9e:	96 e9       	ldi	r25, 0x96	; 150
     ea0:	bb 27       	eor	r27, r27
     ea2:	93 95       	inc	r25
     ea4:	f6 95       	lsr	r31
     ea6:	87 95       	ror	r24
     ea8:	77 95       	ror	r23
     eaa:	67 95       	ror	r22
     eac:	b7 95       	ror	r27
     eae:	f1 11       	cpse	r31, r1
     eb0:	f8 cf       	rjmp	.-16     	; 0xea2 <__floatsisf+0x1c>
     eb2:	fa f4       	brpl	.+62     	; 0xef2 <__floatsisf+0x6c>
     eb4:	bb 0f       	add	r27, r27
     eb6:	11 f4       	brne	.+4      	; 0xebc <__floatsisf+0x36>
     eb8:	60 ff       	sbrs	r22, 0
     eba:	1b c0       	rjmp	.+54     	; 0xef2 <__floatsisf+0x6c>
     ebc:	6f 5f       	subi	r22, 0xFF	; 255
     ebe:	7f 4f       	sbci	r23, 0xFF	; 255
     ec0:	8f 4f       	sbci	r24, 0xFF	; 255
     ec2:	9f 4f       	sbci	r25, 0xFF	; 255
     ec4:	16 c0       	rjmp	.+44     	; 0xef2 <__floatsisf+0x6c>
     ec6:	88 23       	and	r24, r24
     ec8:	11 f0       	breq	.+4      	; 0xece <__floatsisf+0x48>
     eca:	96 e9       	ldi	r25, 0x96	; 150
     ecc:	11 c0       	rjmp	.+34     	; 0xef0 <__floatsisf+0x6a>
     ece:	77 23       	and	r23, r23
     ed0:	21 f0       	breq	.+8      	; 0xeda <__floatsisf+0x54>
     ed2:	9e e8       	ldi	r25, 0x8E	; 142
     ed4:	87 2f       	mov	r24, r23
     ed6:	76 2f       	mov	r23, r22
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__floatsisf+0x5e>
     eda:	66 23       	and	r22, r22
     edc:	71 f0       	breq	.+28     	; 0xefa <__floatsisf+0x74>
     ede:	96 e8       	ldi	r25, 0x86	; 134
     ee0:	86 2f       	mov	r24, r22
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	60 e0       	ldi	r22, 0x00	; 0
     ee6:	2a f0       	brmi	.+10     	; 0xef2 <__floatsisf+0x6c>
     ee8:	9a 95       	dec	r25
     eea:	66 0f       	add	r22, r22
     eec:	77 1f       	adc	r23, r23
     eee:	88 1f       	adc	r24, r24
     ef0:	da f7       	brpl	.-10     	; 0xee8 <__floatsisf+0x62>
     ef2:	88 0f       	add	r24, r24
     ef4:	96 95       	lsr	r25
     ef6:	87 95       	ror	r24
     ef8:	97 f9       	bld	r25, 7
     efa:	08 95       	ret

00000efc <__fp_cmp>:
     efc:	99 0f       	add	r25, r25
     efe:	00 08       	sbc	r0, r0
     f00:	55 0f       	add	r21, r21
     f02:	aa 0b       	sbc	r26, r26
     f04:	e0 e8       	ldi	r30, 0x80	; 128
     f06:	fe ef       	ldi	r31, 0xFE	; 254
     f08:	16 16       	cp	r1, r22
     f0a:	17 06       	cpc	r1, r23
     f0c:	e8 07       	cpc	r30, r24
     f0e:	f9 07       	cpc	r31, r25
     f10:	c0 f0       	brcs	.+48     	; 0xf42 <__fp_cmp+0x46>
     f12:	12 16       	cp	r1, r18
     f14:	13 06       	cpc	r1, r19
     f16:	e4 07       	cpc	r30, r20
     f18:	f5 07       	cpc	r31, r21
     f1a:	98 f0       	brcs	.+38     	; 0xf42 <__fp_cmp+0x46>
     f1c:	62 1b       	sub	r22, r18
     f1e:	73 0b       	sbc	r23, r19
     f20:	84 0b       	sbc	r24, r20
     f22:	95 0b       	sbc	r25, r21
     f24:	39 f4       	brne	.+14     	; 0xf34 <__fp_cmp+0x38>
     f26:	0a 26       	eor	r0, r26
     f28:	61 f0       	breq	.+24     	; 0xf42 <__fp_cmp+0x46>
     f2a:	23 2b       	or	r18, r19
     f2c:	24 2b       	or	r18, r20
     f2e:	25 2b       	or	r18, r21
     f30:	21 f4       	brne	.+8      	; 0xf3a <__fp_cmp+0x3e>
     f32:	08 95       	ret
     f34:	0a 26       	eor	r0, r26
     f36:	09 f4       	brne	.+2      	; 0xf3a <__fp_cmp+0x3e>
     f38:	a1 40       	sbci	r26, 0x01	; 1
     f3a:	a6 95       	lsr	r26
     f3c:	8f ef       	ldi	r24, 0xFF	; 255
     f3e:	81 1d       	adc	r24, r1
     f40:	81 1d       	adc	r24, r1
     f42:	08 95       	ret

00000f44 <__fp_inf>:
     f44:	97 f9       	bld	r25, 7
     f46:	9f 67       	ori	r25, 0x7F	; 127
     f48:	80 e8       	ldi	r24, 0x80	; 128
     f4a:	70 e0       	ldi	r23, 0x00	; 0
     f4c:	60 e0       	ldi	r22, 0x00	; 0
     f4e:	08 95       	ret

00000f50 <__fp_nan>:
     f50:	9f ef       	ldi	r25, 0xFF	; 255
     f52:	80 ec       	ldi	r24, 0xC0	; 192
     f54:	08 95       	ret

00000f56 <__fp_pscA>:
     f56:	00 24       	eor	r0, r0
     f58:	0a 94       	dec	r0
     f5a:	16 16       	cp	r1, r22
     f5c:	17 06       	cpc	r1, r23
     f5e:	18 06       	cpc	r1, r24
     f60:	09 06       	cpc	r0, r25
     f62:	08 95       	ret

00000f64 <__fp_pscB>:
     f64:	00 24       	eor	r0, r0
     f66:	0a 94       	dec	r0
     f68:	12 16       	cp	r1, r18
     f6a:	13 06       	cpc	r1, r19
     f6c:	14 06       	cpc	r1, r20
     f6e:	05 06       	cpc	r0, r21
     f70:	08 95       	ret

00000f72 <__fp_round>:
     f72:	09 2e       	mov	r0, r25
     f74:	03 94       	inc	r0
     f76:	00 0c       	add	r0, r0
     f78:	11 f4       	brne	.+4      	; 0xf7e <__fp_round+0xc>
     f7a:	88 23       	and	r24, r24
     f7c:	52 f0       	brmi	.+20     	; 0xf92 <__fp_round+0x20>
     f7e:	bb 0f       	add	r27, r27
     f80:	40 f4       	brcc	.+16     	; 0xf92 <__fp_round+0x20>
     f82:	bf 2b       	or	r27, r31
     f84:	11 f4       	brne	.+4      	; 0xf8a <__fp_round+0x18>
     f86:	60 ff       	sbrs	r22, 0
     f88:	04 c0       	rjmp	.+8      	; 0xf92 <__fp_round+0x20>
     f8a:	6f 5f       	subi	r22, 0xFF	; 255
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8f 4f       	sbci	r24, 0xFF	; 255
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	08 95       	ret

00000f94 <__fp_split3>:
     f94:	57 fd       	sbrc	r21, 7
     f96:	90 58       	subi	r25, 0x80	; 128
     f98:	44 0f       	add	r20, r20
     f9a:	55 1f       	adc	r21, r21
     f9c:	59 f0       	breq	.+22     	; 0xfb4 <__fp_splitA+0x10>
     f9e:	5f 3f       	cpi	r21, 0xFF	; 255
     fa0:	71 f0       	breq	.+28     	; 0xfbe <__fp_splitA+0x1a>
     fa2:	47 95       	ror	r20

00000fa4 <__fp_splitA>:
     fa4:	88 0f       	add	r24, r24
     fa6:	97 fb       	bst	r25, 7
     fa8:	99 1f       	adc	r25, r25
     faa:	61 f0       	breq	.+24     	; 0xfc4 <__fp_splitA+0x20>
     fac:	9f 3f       	cpi	r25, 0xFF	; 255
     fae:	79 f0       	breq	.+30     	; 0xfce <__fp_splitA+0x2a>
     fb0:	87 95       	ror	r24
     fb2:	08 95       	ret
     fb4:	12 16       	cp	r1, r18
     fb6:	13 06       	cpc	r1, r19
     fb8:	14 06       	cpc	r1, r20
     fba:	55 1f       	adc	r21, r21
     fbc:	f2 cf       	rjmp	.-28     	; 0xfa2 <__fp_split3+0xe>
     fbe:	46 95       	lsr	r20
     fc0:	f1 df       	rcall	.-30     	; 0xfa4 <__fp_splitA>
     fc2:	08 c0       	rjmp	.+16     	; 0xfd4 <__fp_splitA+0x30>
     fc4:	16 16       	cp	r1, r22
     fc6:	17 06       	cpc	r1, r23
     fc8:	18 06       	cpc	r1, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	f1 cf       	rjmp	.-30     	; 0xfb0 <__fp_splitA+0xc>
     fce:	86 95       	lsr	r24
     fd0:	71 05       	cpc	r23, r1
     fd2:	61 05       	cpc	r22, r1
     fd4:	08 94       	sec
     fd6:	08 95       	ret

00000fd8 <__fp_zero>:
     fd8:	e8 94       	clt

00000fda <__fp_szero>:
     fda:	bb 27       	eor	r27, r27
     fdc:	66 27       	eor	r22, r22
     fde:	77 27       	eor	r23, r23
     fe0:	cb 01       	movw	r24, r22
     fe2:	97 f9       	bld	r25, 7
     fe4:	08 95       	ret

00000fe6 <__gesf2>:
     fe6:	8a df       	rcall	.-236    	; 0xefc <__fp_cmp>
     fe8:	08 f4       	brcc	.+2      	; 0xfec <__gesf2+0x6>
     fea:	8f ef       	ldi	r24, 0xFF	; 255
     fec:	08 95       	ret

00000fee <__mulsf3>:
     fee:	0b d0       	rcall	.+22     	; 0x1006 <__mulsf3x>
     ff0:	c0 cf       	rjmp	.-128    	; 0xf72 <__fp_round>
     ff2:	b1 df       	rcall	.-158    	; 0xf56 <__fp_pscA>
     ff4:	28 f0       	brcs	.+10     	; 0x1000 <__mulsf3+0x12>
     ff6:	b6 df       	rcall	.-148    	; 0xf64 <__fp_pscB>
     ff8:	18 f0       	brcs	.+6      	; 0x1000 <__mulsf3+0x12>
     ffa:	95 23       	and	r25, r21
     ffc:	09 f0       	breq	.+2      	; 0x1000 <__mulsf3+0x12>
     ffe:	a2 cf       	rjmp	.-188    	; 0xf44 <__fp_inf>
    1000:	a7 cf       	rjmp	.-178    	; 0xf50 <__fp_nan>
    1002:	11 24       	eor	r1, r1
    1004:	ea cf       	rjmp	.-44     	; 0xfda <__fp_szero>

00001006 <__mulsf3x>:
    1006:	c6 df       	rcall	.-116    	; 0xf94 <__fp_split3>
    1008:	a0 f3       	brcs	.-24     	; 0xff2 <__mulsf3+0x4>

0000100a <__mulsf3_pse>:
    100a:	95 9f       	mul	r25, r21
    100c:	d1 f3       	breq	.-12     	; 0x1002 <__mulsf3+0x14>
    100e:	95 0f       	add	r25, r21
    1010:	50 e0       	ldi	r21, 0x00	; 0
    1012:	55 1f       	adc	r21, r21
    1014:	62 9f       	mul	r22, r18
    1016:	f0 01       	movw	r30, r0
    1018:	72 9f       	mul	r23, r18
    101a:	bb 27       	eor	r27, r27
    101c:	f0 0d       	add	r31, r0
    101e:	b1 1d       	adc	r27, r1
    1020:	63 9f       	mul	r22, r19
    1022:	aa 27       	eor	r26, r26
    1024:	f0 0d       	add	r31, r0
    1026:	b1 1d       	adc	r27, r1
    1028:	aa 1f       	adc	r26, r26
    102a:	64 9f       	mul	r22, r20
    102c:	66 27       	eor	r22, r22
    102e:	b0 0d       	add	r27, r0
    1030:	a1 1d       	adc	r26, r1
    1032:	66 1f       	adc	r22, r22
    1034:	82 9f       	mul	r24, r18
    1036:	22 27       	eor	r18, r18
    1038:	b0 0d       	add	r27, r0
    103a:	a1 1d       	adc	r26, r1
    103c:	62 1f       	adc	r22, r18
    103e:	73 9f       	mul	r23, r19
    1040:	b0 0d       	add	r27, r0
    1042:	a1 1d       	adc	r26, r1
    1044:	62 1f       	adc	r22, r18
    1046:	83 9f       	mul	r24, r19
    1048:	a0 0d       	add	r26, r0
    104a:	61 1d       	adc	r22, r1
    104c:	22 1f       	adc	r18, r18
    104e:	74 9f       	mul	r23, r20
    1050:	33 27       	eor	r19, r19
    1052:	a0 0d       	add	r26, r0
    1054:	61 1d       	adc	r22, r1
    1056:	23 1f       	adc	r18, r19
    1058:	84 9f       	mul	r24, r20
    105a:	60 0d       	add	r22, r0
    105c:	21 1d       	adc	r18, r1
    105e:	82 2f       	mov	r24, r18
    1060:	76 2f       	mov	r23, r22
    1062:	6a 2f       	mov	r22, r26
    1064:	11 24       	eor	r1, r1
    1066:	9f 57       	subi	r25, 0x7F	; 127
    1068:	50 40       	sbci	r21, 0x00	; 0
    106a:	8a f0       	brmi	.+34     	; 0x108e <__mulsf3_pse+0x84>
    106c:	e1 f0       	breq	.+56     	; 0x10a6 <__mulsf3_pse+0x9c>
    106e:	88 23       	and	r24, r24
    1070:	4a f0       	brmi	.+18     	; 0x1084 <__mulsf3_pse+0x7a>
    1072:	ee 0f       	add	r30, r30
    1074:	ff 1f       	adc	r31, r31
    1076:	bb 1f       	adc	r27, r27
    1078:	66 1f       	adc	r22, r22
    107a:	77 1f       	adc	r23, r23
    107c:	88 1f       	adc	r24, r24
    107e:	91 50       	subi	r25, 0x01	; 1
    1080:	50 40       	sbci	r21, 0x00	; 0
    1082:	a9 f7       	brne	.-22     	; 0x106e <__mulsf3_pse+0x64>
    1084:	9e 3f       	cpi	r25, 0xFE	; 254
    1086:	51 05       	cpc	r21, r1
    1088:	70 f0       	brcs	.+28     	; 0x10a6 <__mulsf3_pse+0x9c>
    108a:	5c cf       	rjmp	.-328    	; 0xf44 <__fp_inf>
    108c:	a6 cf       	rjmp	.-180    	; 0xfda <__fp_szero>
    108e:	5f 3f       	cpi	r21, 0xFF	; 255
    1090:	ec f3       	brlt	.-6      	; 0x108c <__mulsf3_pse+0x82>
    1092:	98 3e       	cpi	r25, 0xE8	; 232
    1094:	dc f3       	brlt	.-10     	; 0x108c <__mulsf3_pse+0x82>
    1096:	86 95       	lsr	r24
    1098:	77 95       	ror	r23
    109a:	67 95       	ror	r22
    109c:	b7 95       	ror	r27
    109e:	f7 95       	ror	r31
    10a0:	e7 95       	ror	r30
    10a2:	9f 5f       	subi	r25, 0xFF	; 255
    10a4:	c1 f7       	brne	.-16     	; 0x1096 <__mulsf3_pse+0x8c>
    10a6:	fe 2b       	or	r31, r30
    10a8:	88 0f       	add	r24, r24
    10aa:	91 1d       	adc	r25, r1
    10ac:	96 95       	lsr	r25
    10ae:	87 95       	ror	r24
    10b0:	97 f9       	bld	r25, 7
    10b2:	08 95       	ret

000010b4 <__tablejump2__>:
    10b4:	ee 0f       	add	r30, r30
    10b6:	ff 1f       	adc	r31, r31

000010b8 <__tablejump__>:
    10b8:	05 90       	lpm	r0, Z+
    10ba:	f4 91       	lpm	r31, Z
    10bc:	e0 2d       	mov	r30, r0
    10be:	19 94       	eijmp

000010c0 <fdevopen>:
    10c0:	0f 93       	push	r16
    10c2:	1f 93       	push	r17
    10c4:	cf 93       	push	r28
    10c6:	df 93       	push	r29
    10c8:	ec 01       	movw	r28, r24
    10ca:	8b 01       	movw	r16, r22
    10cc:	00 97       	sbiw	r24, 0x00	; 0
    10ce:	31 f4       	brne	.+12     	; 0x10dc <fdevopen+0x1c>
    10d0:	61 15       	cp	r22, r1
    10d2:	71 05       	cpc	r23, r1
    10d4:	19 f4       	brne	.+6      	; 0x10dc <fdevopen+0x1c>
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	37 c0       	rjmp	.+110    	; 0x114a <fdevopen+0x8a>
    10dc:	6e e0       	ldi	r22, 0x0E	; 14
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	64 d0       	rcall	.+200    	; 0x11ae <calloc>
    10e6:	fc 01       	movw	r30, r24
    10e8:	00 97       	sbiw	r24, 0x00	; 0
    10ea:	a9 f3       	breq	.-22     	; 0x10d6 <fdevopen+0x16>
    10ec:	80 e8       	ldi	r24, 0x80	; 128
    10ee:	83 83       	std	Z+3, r24	; 0x03
    10f0:	01 15       	cp	r16, r1
    10f2:	11 05       	cpc	r17, r1
    10f4:	71 f0       	breq	.+28     	; 0x1112 <fdevopen+0x52>
    10f6:	13 87       	std	Z+11, r17	; 0x0b
    10f8:	02 87       	std	Z+10, r16	; 0x0a
    10fa:	81 e8       	ldi	r24, 0x81	; 129
    10fc:	83 83       	std	Z+3, r24	; 0x03
    10fe:	80 91 6b 02 	lds	r24, 0x026B
    1102:	90 91 6c 02 	lds	r25, 0x026C
    1106:	89 2b       	or	r24, r25
    1108:	21 f4       	brne	.+8      	; 0x1112 <fdevopen+0x52>
    110a:	f0 93 6c 02 	sts	0x026C, r31
    110e:	e0 93 6b 02 	sts	0x026B, r30
    1112:	20 97       	sbiw	r28, 0x00	; 0
    1114:	c9 f0       	breq	.+50     	; 0x1148 <fdevopen+0x88>
    1116:	d1 87       	std	Z+9, r29	; 0x09
    1118:	c0 87       	std	Z+8, r28	; 0x08
    111a:	83 81       	ldd	r24, Z+3	; 0x03
    111c:	82 60       	ori	r24, 0x02	; 2
    111e:	83 83       	std	Z+3, r24	; 0x03
    1120:	80 91 6d 02 	lds	r24, 0x026D
    1124:	90 91 6e 02 	lds	r25, 0x026E
    1128:	89 2b       	or	r24, r25
    112a:	71 f4       	brne	.+28     	; 0x1148 <fdevopen+0x88>
    112c:	f0 93 6e 02 	sts	0x026E, r31
    1130:	e0 93 6d 02 	sts	0x026D, r30
    1134:	80 91 6f 02 	lds	r24, 0x026F
    1138:	90 91 70 02 	lds	r25, 0x0270
    113c:	89 2b       	or	r24, r25
    113e:	21 f4       	brne	.+8      	; 0x1148 <fdevopen+0x88>
    1140:	f0 93 70 02 	sts	0x0270, r31
    1144:	e0 93 6f 02 	sts	0x026F, r30
    1148:	cf 01       	movw	r24, r30
    114a:	df 91       	pop	r29
    114c:	cf 91       	pop	r28
    114e:	1f 91       	pop	r17
    1150:	0f 91       	pop	r16
    1152:	08 95       	ret

00001154 <puts>:
    1154:	0f 93       	push	r16
    1156:	1f 93       	push	r17
    1158:	cf 93       	push	r28
    115a:	df 93       	push	r29
    115c:	e0 91 6d 02 	lds	r30, 0x026D
    1160:	f0 91 6e 02 	lds	r31, 0x026E
    1164:	23 81       	ldd	r18, Z+3	; 0x03
    1166:	21 ff       	sbrs	r18, 1
    1168:	1b c0       	rjmp	.+54     	; 0x11a0 <puts+0x4c>
    116a:	ec 01       	movw	r28, r24
    116c:	00 e0       	ldi	r16, 0x00	; 0
    116e:	10 e0       	ldi	r17, 0x00	; 0
    1170:	89 91       	ld	r24, Y+
    1172:	60 91 6d 02 	lds	r22, 0x026D
    1176:	70 91 6e 02 	lds	r23, 0x026E
    117a:	db 01       	movw	r26, r22
    117c:	18 96       	adiw	r26, 0x08	; 8
    117e:	ed 91       	ld	r30, X+
    1180:	fc 91       	ld	r31, X
    1182:	19 97       	sbiw	r26, 0x09	; 9
    1184:	88 23       	and	r24, r24
    1186:	31 f0       	breq	.+12     	; 0x1194 <puts+0x40>
    1188:	19 95       	eicall
    118a:	89 2b       	or	r24, r25
    118c:	89 f3       	breq	.-30     	; 0x1170 <puts+0x1c>
    118e:	0f ef       	ldi	r16, 0xFF	; 255
    1190:	1f ef       	ldi	r17, 0xFF	; 255
    1192:	ee cf       	rjmp	.-36     	; 0x1170 <puts+0x1c>
    1194:	8a e0       	ldi	r24, 0x0A	; 10
    1196:	19 95       	eicall
    1198:	89 2b       	or	r24, r25
    119a:	11 f4       	brne	.+4      	; 0x11a0 <puts+0x4c>
    119c:	c8 01       	movw	r24, r16
    119e:	02 c0       	rjmp	.+4      	; 0x11a4 <puts+0x50>
    11a0:	8f ef       	ldi	r24, 0xFF	; 255
    11a2:	9f ef       	ldi	r25, 0xFF	; 255
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	1f 91       	pop	r17
    11aa:	0f 91       	pop	r16
    11ac:	08 95       	ret

000011ae <calloc>:
    11ae:	0f 93       	push	r16
    11b0:	1f 93       	push	r17
    11b2:	cf 93       	push	r28
    11b4:	df 93       	push	r29
    11b6:	86 9f       	mul	r24, r22
    11b8:	80 01       	movw	r16, r0
    11ba:	87 9f       	mul	r24, r23
    11bc:	10 0d       	add	r17, r0
    11be:	96 9f       	mul	r25, r22
    11c0:	10 0d       	add	r17, r0
    11c2:	11 24       	eor	r1, r1
    11c4:	c8 01       	movw	r24, r16
    11c6:	0d d0       	rcall	.+26     	; 0x11e2 <malloc>
    11c8:	ec 01       	movw	r28, r24
    11ca:	00 97       	sbiw	r24, 0x00	; 0
    11cc:	21 f0       	breq	.+8      	; 0x11d6 <calloc+0x28>
    11ce:	a8 01       	movw	r20, r16
    11d0:	60 e0       	ldi	r22, 0x00	; 0
    11d2:	70 e0       	ldi	r23, 0x00	; 0
    11d4:	2d d1       	rcall	.+602    	; 0x1430 <memset>
    11d6:	ce 01       	movw	r24, r28
    11d8:	df 91       	pop	r29
    11da:	cf 91       	pop	r28
    11dc:	1f 91       	pop	r17
    11de:	0f 91       	pop	r16
    11e0:	08 95       	ret

000011e2 <malloc>:
    11e2:	cf 93       	push	r28
    11e4:	df 93       	push	r29
    11e6:	82 30       	cpi	r24, 0x02	; 2
    11e8:	91 05       	cpc	r25, r1
    11ea:	10 f4       	brcc	.+4      	; 0x11f0 <malloc+0xe>
    11ec:	82 e0       	ldi	r24, 0x02	; 2
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	e0 91 73 02 	lds	r30, 0x0273
    11f4:	f0 91 74 02 	lds	r31, 0x0274
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	a0 e0       	ldi	r26, 0x00	; 0
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	30 97       	sbiw	r30, 0x00	; 0
    1202:	39 f1       	breq	.+78     	; 0x1252 <malloc+0x70>
    1204:	40 81       	ld	r20, Z
    1206:	51 81       	ldd	r21, Z+1	; 0x01
    1208:	48 17       	cp	r20, r24
    120a:	59 07       	cpc	r21, r25
    120c:	b8 f0       	brcs	.+46     	; 0x123c <malloc+0x5a>
    120e:	48 17       	cp	r20, r24
    1210:	59 07       	cpc	r21, r25
    1212:	71 f4       	brne	.+28     	; 0x1230 <malloc+0x4e>
    1214:	82 81       	ldd	r24, Z+2	; 0x02
    1216:	93 81       	ldd	r25, Z+3	; 0x03
    1218:	10 97       	sbiw	r26, 0x00	; 0
    121a:	29 f0       	breq	.+10     	; 0x1226 <malloc+0x44>
    121c:	13 96       	adiw	r26, 0x03	; 3
    121e:	9c 93       	st	X, r25
    1220:	8e 93       	st	-X, r24
    1222:	12 97       	sbiw	r26, 0x02	; 2
    1224:	2c c0       	rjmp	.+88     	; 0x127e <malloc+0x9c>
    1226:	90 93 74 02 	sts	0x0274, r25
    122a:	80 93 73 02 	sts	0x0273, r24
    122e:	27 c0       	rjmp	.+78     	; 0x127e <malloc+0x9c>
    1230:	21 15       	cp	r18, r1
    1232:	31 05       	cpc	r19, r1
    1234:	31 f0       	breq	.+12     	; 0x1242 <malloc+0x60>
    1236:	42 17       	cp	r20, r18
    1238:	53 07       	cpc	r21, r19
    123a:	18 f0       	brcs	.+6      	; 0x1242 <malloc+0x60>
    123c:	a9 01       	movw	r20, r18
    123e:	db 01       	movw	r26, r22
    1240:	01 c0       	rjmp	.+2      	; 0x1244 <malloc+0x62>
    1242:	ef 01       	movw	r28, r30
    1244:	9a 01       	movw	r18, r20
    1246:	bd 01       	movw	r22, r26
    1248:	df 01       	movw	r26, r30
    124a:	02 80       	ldd	r0, Z+2	; 0x02
    124c:	f3 81       	ldd	r31, Z+3	; 0x03
    124e:	e0 2d       	mov	r30, r0
    1250:	d7 cf       	rjmp	.-82     	; 0x1200 <malloc+0x1e>
    1252:	21 15       	cp	r18, r1
    1254:	31 05       	cpc	r19, r1
    1256:	f9 f0       	breq	.+62     	; 0x1296 <malloc+0xb4>
    1258:	28 1b       	sub	r18, r24
    125a:	39 0b       	sbc	r19, r25
    125c:	24 30       	cpi	r18, 0x04	; 4
    125e:	31 05       	cpc	r19, r1
    1260:	80 f4       	brcc	.+32     	; 0x1282 <malloc+0xa0>
    1262:	8a 81       	ldd	r24, Y+2	; 0x02
    1264:	9b 81       	ldd	r25, Y+3	; 0x03
    1266:	61 15       	cp	r22, r1
    1268:	71 05       	cpc	r23, r1
    126a:	21 f0       	breq	.+8      	; 0x1274 <malloc+0x92>
    126c:	fb 01       	movw	r30, r22
    126e:	93 83       	std	Z+3, r25	; 0x03
    1270:	82 83       	std	Z+2, r24	; 0x02
    1272:	04 c0       	rjmp	.+8      	; 0x127c <malloc+0x9a>
    1274:	90 93 74 02 	sts	0x0274, r25
    1278:	80 93 73 02 	sts	0x0273, r24
    127c:	fe 01       	movw	r30, r28
    127e:	32 96       	adiw	r30, 0x02	; 2
    1280:	44 c0       	rjmp	.+136    	; 0x130a <malloc+0x128>
    1282:	fe 01       	movw	r30, r28
    1284:	e2 0f       	add	r30, r18
    1286:	f3 1f       	adc	r31, r19
    1288:	81 93       	st	Z+, r24
    128a:	91 93       	st	Z+, r25
    128c:	22 50       	subi	r18, 0x02	; 2
    128e:	31 09       	sbc	r19, r1
    1290:	39 83       	std	Y+1, r19	; 0x01
    1292:	28 83       	st	Y, r18
    1294:	3a c0       	rjmp	.+116    	; 0x130a <malloc+0x128>
    1296:	20 91 71 02 	lds	r18, 0x0271
    129a:	30 91 72 02 	lds	r19, 0x0272
    129e:	23 2b       	or	r18, r19
    12a0:	41 f4       	brne	.+16     	; 0x12b2 <malloc+0xd0>
    12a2:	20 91 02 02 	lds	r18, 0x0202
    12a6:	30 91 03 02 	lds	r19, 0x0203
    12aa:	30 93 72 02 	sts	0x0272, r19
    12ae:	20 93 71 02 	sts	0x0271, r18
    12b2:	20 91 00 02 	lds	r18, 0x0200
    12b6:	30 91 01 02 	lds	r19, 0x0201
    12ba:	21 15       	cp	r18, r1
    12bc:	31 05       	cpc	r19, r1
    12be:	41 f4       	brne	.+16     	; 0x12d0 <malloc+0xee>
    12c0:	2d b7       	in	r18, 0x3d	; 61
    12c2:	3e b7       	in	r19, 0x3e	; 62
    12c4:	40 91 04 02 	lds	r20, 0x0204
    12c8:	50 91 05 02 	lds	r21, 0x0205
    12cc:	24 1b       	sub	r18, r20
    12ce:	35 0b       	sbc	r19, r21
    12d0:	e0 91 71 02 	lds	r30, 0x0271
    12d4:	f0 91 72 02 	lds	r31, 0x0272
    12d8:	e2 17       	cp	r30, r18
    12da:	f3 07       	cpc	r31, r19
    12dc:	a0 f4       	brcc	.+40     	; 0x1306 <malloc+0x124>
    12de:	2e 1b       	sub	r18, r30
    12e0:	3f 0b       	sbc	r19, r31
    12e2:	28 17       	cp	r18, r24
    12e4:	39 07       	cpc	r19, r25
    12e6:	78 f0       	brcs	.+30     	; 0x1306 <malloc+0x124>
    12e8:	ac 01       	movw	r20, r24
    12ea:	4e 5f       	subi	r20, 0xFE	; 254
    12ec:	5f 4f       	sbci	r21, 0xFF	; 255
    12ee:	24 17       	cp	r18, r20
    12f0:	35 07       	cpc	r19, r21
    12f2:	48 f0       	brcs	.+18     	; 0x1306 <malloc+0x124>
    12f4:	4e 0f       	add	r20, r30
    12f6:	5f 1f       	adc	r21, r31
    12f8:	50 93 72 02 	sts	0x0272, r21
    12fc:	40 93 71 02 	sts	0x0271, r20
    1300:	81 93       	st	Z+, r24
    1302:	91 93       	st	Z+, r25
    1304:	02 c0       	rjmp	.+4      	; 0x130a <malloc+0x128>
    1306:	e0 e0       	ldi	r30, 0x00	; 0
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	cf 01       	movw	r24, r30
    130c:	df 91       	pop	r29
    130e:	cf 91       	pop	r28
    1310:	08 95       	ret

00001312 <free>:
    1312:	cf 93       	push	r28
    1314:	df 93       	push	r29
    1316:	00 97       	sbiw	r24, 0x00	; 0
    1318:	09 f4       	brne	.+2      	; 0x131c <free+0xa>
    131a:	87 c0       	rjmp	.+270    	; 0x142a <free+0x118>
    131c:	fc 01       	movw	r30, r24
    131e:	32 97       	sbiw	r30, 0x02	; 2
    1320:	13 82       	std	Z+3, r1	; 0x03
    1322:	12 82       	std	Z+2, r1	; 0x02
    1324:	c0 91 73 02 	lds	r28, 0x0273
    1328:	d0 91 74 02 	lds	r29, 0x0274
    132c:	20 97       	sbiw	r28, 0x00	; 0
    132e:	81 f4       	brne	.+32     	; 0x1350 <free+0x3e>
    1330:	20 81       	ld	r18, Z
    1332:	31 81       	ldd	r19, Z+1	; 0x01
    1334:	28 0f       	add	r18, r24
    1336:	39 1f       	adc	r19, r25
    1338:	80 91 71 02 	lds	r24, 0x0271
    133c:	90 91 72 02 	lds	r25, 0x0272
    1340:	82 17       	cp	r24, r18
    1342:	93 07       	cpc	r25, r19
    1344:	79 f5       	brne	.+94     	; 0x13a4 <free+0x92>
    1346:	f0 93 72 02 	sts	0x0272, r31
    134a:	e0 93 71 02 	sts	0x0271, r30
    134e:	6d c0       	rjmp	.+218    	; 0x142a <free+0x118>
    1350:	de 01       	movw	r26, r28
    1352:	20 e0       	ldi	r18, 0x00	; 0
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	ae 17       	cp	r26, r30
    1358:	bf 07       	cpc	r27, r31
    135a:	50 f4       	brcc	.+20     	; 0x1370 <free+0x5e>
    135c:	12 96       	adiw	r26, 0x02	; 2
    135e:	4d 91       	ld	r20, X+
    1360:	5c 91       	ld	r21, X
    1362:	13 97       	sbiw	r26, 0x03	; 3
    1364:	9d 01       	movw	r18, r26
    1366:	41 15       	cp	r20, r1
    1368:	51 05       	cpc	r21, r1
    136a:	09 f1       	breq	.+66     	; 0x13ae <free+0x9c>
    136c:	da 01       	movw	r26, r20
    136e:	f3 cf       	rjmp	.-26     	; 0x1356 <free+0x44>
    1370:	b3 83       	std	Z+3, r27	; 0x03
    1372:	a2 83       	std	Z+2, r26	; 0x02
    1374:	40 81       	ld	r20, Z
    1376:	51 81       	ldd	r21, Z+1	; 0x01
    1378:	84 0f       	add	r24, r20
    137a:	95 1f       	adc	r25, r21
    137c:	8a 17       	cp	r24, r26
    137e:	9b 07       	cpc	r25, r27
    1380:	71 f4       	brne	.+28     	; 0x139e <free+0x8c>
    1382:	8d 91       	ld	r24, X+
    1384:	9c 91       	ld	r25, X
    1386:	11 97       	sbiw	r26, 0x01	; 1
    1388:	84 0f       	add	r24, r20
    138a:	95 1f       	adc	r25, r21
    138c:	02 96       	adiw	r24, 0x02	; 2
    138e:	91 83       	std	Z+1, r25	; 0x01
    1390:	80 83       	st	Z, r24
    1392:	12 96       	adiw	r26, 0x02	; 2
    1394:	8d 91       	ld	r24, X+
    1396:	9c 91       	ld	r25, X
    1398:	13 97       	sbiw	r26, 0x03	; 3
    139a:	93 83       	std	Z+3, r25	; 0x03
    139c:	82 83       	std	Z+2, r24	; 0x02
    139e:	21 15       	cp	r18, r1
    13a0:	31 05       	cpc	r19, r1
    13a2:	29 f4       	brne	.+10     	; 0x13ae <free+0x9c>
    13a4:	f0 93 74 02 	sts	0x0274, r31
    13a8:	e0 93 73 02 	sts	0x0273, r30
    13ac:	3e c0       	rjmp	.+124    	; 0x142a <free+0x118>
    13ae:	d9 01       	movw	r26, r18
    13b0:	13 96       	adiw	r26, 0x03	; 3
    13b2:	fc 93       	st	X, r31
    13b4:	ee 93       	st	-X, r30
    13b6:	12 97       	sbiw	r26, 0x02	; 2
    13b8:	4d 91       	ld	r20, X+
    13ba:	5d 91       	ld	r21, X+
    13bc:	a4 0f       	add	r26, r20
    13be:	b5 1f       	adc	r27, r21
    13c0:	ea 17       	cp	r30, r26
    13c2:	fb 07       	cpc	r31, r27
    13c4:	79 f4       	brne	.+30     	; 0x13e4 <free+0xd2>
    13c6:	80 81       	ld	r24, Z
    13c8:	91 81       	ldd	r25, Z+1	; 0x01
    13ca:	84 0f       	add	r24, r20
    13cc:	95 1f       	adc	r25, r21
    13ce:	02 96       	adiw	r24, 0x02	; 2
    13d0:	d9 01       	movw	r26, r18
    13d2:	11 96       	adiw	r26, 0x01	; 1
    13d4:	9c 93       	st	X, r25
    13d6:	8e 93       	st	-X, r24
    13d8:	82 81       	ldd	r24, Z+2	; 0x02
    13da:	93 81       	ldd	r25, Z+3	; 0x03
    13dc:	13 96       	adiw	r26, 0x03	; 3
    13de:	9c 93       	st	X, r25
    13e0:	8e 93       	st	-X, r24
    13e2:	12 97       	sbiw	r26, 0x02	; 2
    13e4:	e0 e0       	ldi	r30, 0x00	; 0
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ea:	9b 81       	ldd	r25, Y+3	; 0x03
    13ec:	00 97       	sbiw	r24, 0x00	; 0
    13ee:	19 f0       	breq	.+6      	; 0x13f6 <free+0xe4>
    13f0:	fe 01       	movw	r30, r28
    13f2:	ec 01       	movw	r28, r24
    13f4:	f9 cf       	rjmp	.-14     	; 0x13e8 <free+0xd6>
    13f6:	ce 01       	movw	r24, r28
    13f8:	02 96       	adiw	r24, 0x02	; 2
    13fa:	28 81       	ld	r18, Y
    13fc:	39 81       	ldd	r19, Y+1	; 0x01
    13fe:	82 0f       	add	r24, r18
    1400:	93 1f       	adc	r25, r19
    1402:	20 91 71 02 	lds	r18, 0x0271
    1406:	30 91 72 02 	lds	r19, 0x0272
    140a:	28 17       	cp	r18, r24
    140c:	39 07       	cpc	r19, r25
    140e:	69 f4       	brne	.+26     	; 0x142a <free+0x118>
    1410:	30 97       	sbiw	r30, 0x00	; 0
    1412:	29 f4       	brne	.+10     	; 0x141e <free+0x10c>
    1414:	10 92 74 02 	sts	0x0274, r1
    1418:	10 92 73 02 	sts	0x0273, r1
    141c:	02 c0       	rjmp	.+4      	; 0x1422 <free+0x110>
    141e:	13 82       	std	Z+3, r1	; 0x03
    1420:	12 82       	std	Z+2, r1	; 0x02
    1422:	d0 93 72 02 	sts	0x0272, r29
    1426:	c0 93 71 02 	sts	0x0271, r28
    142a:	df 91       	pop	r29
    142c:	cf 91       	pop	r28
    142e:	08 95       	ret

00001430 <memset>:
    1430:	dc 01       	movw	r26, r24
    1432:	01 c0       	rjmp	.+2      	; 0x1436 <memset+0x6>
    1434:	6d 93       	st	X+, r22
    1436:	41 50       	subi	r20, 0x01	; 1
    1438:	50 40       	sbci	r21, 0x00	; 0
    143a:	e0 f7       	brcc	.-8      	; 0x1434 <memset+0x4>
    143c:	08 95       	ret

0000143e <_exit>:
    143e:	f8 94       	cli

00001440 <__stop_program>:
    1440:	ff cf       	rjmp	.-2      	; 0x1440 <__stop_program>
