INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aidin/Documents/University/Management and Analysis of Physics Datasets/Laboratory/VHDL_Projects/Hello_World_Var1/Hello_World_Var1.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
