module tb;
      reg [7:0]i;
      reg [2:0]s;
      wire y;
      mux8to1 DUT(.i(i),.s(s),.y(y));
      integer j;
      initial begin
         $monitor("%t=0t:i=%b,s=%b,y=%b",$time,i,s,y);
         i=8'b10010101;
         #1;
         for(j=0;j<8;j=j+1)begin
            s=j[2:0];
            #5;
         end 
         #5 $finish;
     end 
endmodule
