// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
// Date        : Thu Dec 22 20:58:11 2016
// Host        : LUO running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               F:/AX7100/t1/gtp_video_example/gtp_example.srcs/sources_1/ip/gtp/gtp_sim_netlist.v
// Design      : gtp
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "gtp,gtwizard_v3_6_1,{protocol_file=aurora_8b10b_single_lane_4byte}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "gtp,gtwizard_v3_6_1,{protocol_file=aurora_8b10b_single_lane_4byte}" *) 
(* NotValidForBitStream *)
module gtp
   (sysclk_in,
    soft_reset_tx_in,
    soft_reset_rx_in,
    dont_reset_on_data_error_in,
    gt0_drp_busy_out,
    gt0_tx_fsm_reset_done_out,
    gt0_rx_fsm_reset_done_out,
    gt0_data_valid_in,
    gt0_tx_mmcm_lock_in,
    gt0_tx_mmcm_reset_out,
    gt0_rx_mmcm_lock_in,
    gt0_rx_mmcm_reset_out,
    gt1_drp_busy_out,
    gt1_tx_fsm_reset_done_out,
    gt1_rx_fsm_reset_done_out,
    gt1_data_valid_in,
    gt1_tx_mmcm_lock_in,
    gt1_tx_mmcm_reset_out,
    gt1_rx_mmcm_lock_in,
    gt1_rx_mmcm_reset_out,
    gt2_drp_busy_out,
    gt2_tx_fsm_reset_done_out,
    gt2_rx_fsm_reset_done_out,
    gt2_data_valid_in,
    gt2_tx_mmcm_lock_in,
    gt2_tx_mmcm_reset_out,
    gt2_rx_mmcm_lock_in,
    gt2_rx_mmcm_reset_out,
    gt3_drp_busy_out,
    gt3_tx_fsm_reset_done_out,
    gt3_rx_fsm_reset_done_out,
    gt3_data_valid_in,
    gt3_tx_mmcm_lock_in,
    gt3_tx_mmcm_reset_out,
    gt3_rx_mmcm_lock_in,
    gt3_rx_mmcm_reset_out,
    gt0_drpaddr_in,
    gt0_drpclk_in,
    gt0_drpdi_in,
    gt0_drpdo_out,
    gt0_drpen_in,
    gt0_drprdy_out,
    gt0_drpwe_in,
    gt0_loopback_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_eyescanreset_in,
    gt0_rxuserrdy_in,
    gt0_eyescandataerror_out,
    gt0_eyescantrigger_in,
    gt0_rxcdrhold_in,
    gt0_rxcdrovrden_in,
    gt0_rxclkcorcnt_out,
    gt0_rxdata_out,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_rxprbserr_out,
    gt0_rxprbssel_in,
    gt0_rxprbscntreset_in,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_gtprxn_in,
    gt0_gtprxp_in,
    gt0_rxbufreset_in,
    gt0_rxbufstatus_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_dmonitorout_out,
    gt0_rxlpmhfhold_in,
    gt0_rxlpmhfovrden_in,
    gt0_rxlpmlfhold_in,
    gt0_rxoutclkfabric_out,
    gt0_gtrxreset_in,
    gt0_rxlpmreset_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxpolarity_in,
    gt0_rxresetdone_out,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_gttxreset_in,
    gt0_txuserrdy_in,
    gt0_txdata_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_txprbsforceerr_in,
    gt0_txchardispmode_in,
    gt0_txchardispval_in,
    gt0_txcharisk_in,
    gt0_txbufstatus_out,
    gt0_gtptxn_out,
    gt0_gtptxp_out,
    gt0_txdiffctrl_in,
    gt0_txmaincursor_in,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txresetdone_out,
    gt0_txpolarity_in,
    gt0_txprbssel_in,
    gt1_drpaddr_in,
    gt1_drpclk_in,
    gt1_drpdi_in,
    gt1_drpdo_out,
    gt1_drpen_in,
    gt1_drprdy_out,
    gt1_drpwe_in,
    gt1_loopback_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_eyescanreset_in,
    gt1_rxuserrdy_in,
    gt1_eyescandataerror_out,
    gt1_eyescantrigger_in,
    gt1_rxcdrhold_in,
    gt1_rxcdrovrden_in,
    gt1_rxclkcorcnt_out,
    gt1_rxdata_out,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_rxprbserr_out,
    gt1_rxprbssel_in,
    gt1_rxprbscntreset_in,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_gtprxn_in,
    gt1_gtprxp_in,
    gt1_rxbufreset_in,
    gt1_rxbufstatus_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_dmonitorout_out,
    gt1_rxlpmhfhold_in,
    gt1_rxlpmhfovrden_in,
    gt1_rxlpmlfhold_in,
    gt1_rxoutclkfabric_out,
    gt1_gtrxreset_in,
    gt1_rxlpmreset_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxpolarity_in,
    gt1_rxresetdone_out,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_gttxreset_in,
    gt1_txuserrdy_in,
    gt1_txdata_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_txprbsforceerr_in,
    gt1_txchardispmode_in,
    gt1_txchardispval_in,
    gt1_txcharisk_in,
    gt1_txbufstatus_out,
    gt1_gtptxn_out,
    gt1_gtptxp_out,
    gt1_txdiffctrl_in,
    gt1_txmaincursor_in,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txresetdone_out,
    gt1_txpolarity_in,
    gt1_txprbssel_in,
    gt2_drpaddr_in,
    gt2_drpclk_in,
    gt2_drpdi_in,
    gt2_drpdo_out,
    gt2_drpen_in,
    gt2_drprdy_out,
    gt2_drpwe_in,
    gt2_loopback_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_eyescanreset_in,
    gt2_rxuserrdy_in,
    gt2_eyescandataerror_out,
    gt2_eyescantrigger_in,
    gt2_rxcdrhold_in,
    gt2_rxcdrovrden_in,
    gt2_rxclkcorcnt_out,
    gt2_rxdata_out,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_rxprbserr_out,
    gt2_rxprbssel_in,
    gt2_rxprbscntreset_in,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_gtprxn_in,
    gt2_gtprxp_in,
    gt2_rxbufreset_in,
    gt2_rxbufstatus_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_dmonitorout_out,
    gt2_rxlpmhfhold_in,
    gt2_rxlpmhfovrden_in,
    gt2_rxlpmlfhold_in,
    gt2_rxoutclkfabric_out,
    gt2_gtrxreset_in,
    gt2_rxlpmreset_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxpolarity_in,
    gt2_rxresetdone_out,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_gttxreset_in,
    gt2_txuserrdy_in,
    gt2_txdata_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_txprbsforceerr_in,
    gt2_txchardispmode_in,
    gt2_txchardispval_in,
    gt2_txcharisk_in,
    gt2_txbufstatus_out,
    gt2_gtptxn_out,
    gt2_gtptxp_out,
    gt2_txdiffctrl_in,
    gt2_txmaincursor_in,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txresetdone_out,
    gt2_txpolarity_in,
    gt2_txprbssel_in,
    gt3_drpaddr_in,
    gt3_drpclk_in,
    gt3_drpdi_in,
    gt3_drpdo_out,
    gt3_drpen_in,
    gt3_drprdy_out,
    gt3_drpwe_in,
    gt3_loopback_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_eyescanreset_in,
    gt3_rxuserrdy_in,
    gt3_eyescandataerror_out,
    gt3_eyescantrigger_in,
    gt3_rxcdrhold_in,
    gt3_rxcdrovrden_in,
    gt3_rxclkcorcnt_out,
    gt3_rxdata_out,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_rxprbserr_out,
    gt3_rxprbssel_in,
    gt3_rxprbscntreset_in,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_gtprxn_in,
    gt3_gtprxp_in,
    gt3_rxbufreset_in,
    gt3_rxbufstatus_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_dmonitorout_out,
    gt3_rxlpmhfhold_in,
    gt3_rxlpmhfovrden_in,
    gt3_rxlpmlfhold_in,
    gt3_rxoutclkfabric_out,
    gt3_gtrxreset_in,
    gt3_rxlpmreset_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxpolarity_in,
    gt3_rxresetdone_out,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_gttxreset_in,
    gt3_txuserrdy_in,
    gt3_txdata_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_txprbsforceerr_in,
    gt3_txchardispmode_in,
    gt3_txchardispval_in,
    gt3_txcharisk_in,
    gt3_txbufstatus_out,
    gt3_gtptxn_out,
    gt3_gtptxp_out,
    gt3_txdiffctrl_in,
    gt3_txmaincursor_in,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txresetdone_out,
    gt3_txpolarity_in,
    gt3_txprbssel_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll0reset_out,
    gt0_pll0lock_in,
    gt0_pll0refclklost_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in);
  input sysclk_in;
  input soft_reset_tx_in;
  input soft_reset_rx_in;
  input dont_reset_on_data_error_in;
  output gt0_drp_busy_out;
  output gt0_tx_fsm_reset_done_out;
  output gt0_rx_fsm_reset_done_out;
  input gt0_data_valid_in;
  input gt0_tx_mmcm_lock_in;
  output gt0_tx_mmcm_reset_out;
  input gt0_rx_mmcm_lock_in;
  output gt0_rx_mmcm_reset_out;
  output gt1_drp_busy_out;
  output gt1_tx_fsm_reset_done_out;
  output gt1_rx_fsm_reset_done_out;
  input gt1_data_valid_in;
  input gt1_tx_mmcm_lock_in;
  output gt1_tx_mmcm_reset_out;
  input gt1_rx_mmcm_lock_in;
  output gt1_rx_mmcm_reset_out;
  output gt2_drp_busy_out;
  output gt2_tx_fsm_reset_done_out;
  output gt2_rx_fsm_reset_done_out;
  input gt2_data_valid_in;
  input gt2_tx_mmcm_lock_in;
  output gt2_tx_mmcm_reset_out;
  input gt2_rx_mmcm_lock_in;
  output gt2_rx_mmcm_reset_out;
  output gt3_drp_busy_out;
  output gt3_tx_fsm_reset_done_out;
  output gt3_rx_fsm_reset_done_out;
  input gt3_data_valid_in;
  input gt3_tx_mmcm_lock_in;
  output gt3_tx_mmcm_reset_out;
  input gt3_rx_mmcm_lock_in;
  output gt3_rx_mmcm_reset_out;
  input [8:0]gt0_drpaddr_in;
  input gt0_drpclk_in;
  input [15:0]gt0_drpdi_in;
  output [15:0]gt0_drpdo_out;
  input gt0_drpen_in;
  output gt0_drprdy_out;
  input gt0_drpwe_in;
  input [2:0]gt0_loopback_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input gt0_eyescanreset_in;
  input gt0_rxuserrdy_in;
  output gt0_eyescandataerror_out;
  input gt0_eyescantrigger_in;
  input gt0_rxcdrhold_in;
  input gt0_rxcdrovrden_in;
  output [1:0]gt0_rxclkcorcnt_out;
  output [31:0]gt0_rxdata_out;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  output gt0_rxprbserr_out;
  input [2:0]gt0_rxprbssel_in;
  input gt0_rxprbscntreset_in;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_gtprxn_in;
  input gt0_gtprxp_in;
  input gt0_rxbufreset_in;
  output [2:0]gt0_rxbufstatus_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  output [14:0]gt0_dmonitorout_out;
  input gt0_rxlpmhfhold_in;
  input gt0_rxlpmhfovrden_in;
  input gt0_rxlpmlfhold_in;
  output gt0_rxoutclkfabric_out;
  input gt0_gtrxreset_in;
  input gt0_rxlpmreset_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input gt0_rxpolarity_in;
  output gt0_rxresetdone_out;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input gt0_gttxreset_in;
  input gt0_txuserrdy_in;
  input [31:0]gt0_txdata_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input gt0_txprbsforceerr_in;
  input [3:0]gt0_txchardispmode_in;
  input [3:0]gt0_txchardispval_in;
  input [3:0]gt0_txcharisk_in;
  output [1:0]gt0_txbufstatus_out;
  output gt0_gtptxn_out;
  output gt0_gtptxp_out;
  input [3:0]gt0_txdiffctrl_in;
  input [6:0]gt0_txmaincursor_in;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  output gt0_txresetdone_out;
  input gt0_txpolarity_in;
  input [2:0]gt0_txprbssel_in;
  input [8:0]gt1_drpaddr_in;
  input gt1_drpclk_in;
  input [15:0]gt1_drpdi_in;
  output [15:0]gt1_drpdo_out;
  input gt1_drpen_in;
  output gt1_drprdy_out;
  input gt1_drpwe_in;
  input [2:0]gt1_loopback_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input gt1_eyescanreset_in;
  input gt1_rxuserrdy_in;
  output gt1_eyescandataerror_out;
  input gt1_eyescantrigger_in;
  input gt1_rxcdrhold_in;
  input gt1_rxcdrovrden_in;
  output [1:0]gt1_rxclkcorcnt_out;
  output [31:0]gt1_rxdata_out;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  output gt1_rxprbserr_out;
  input [2:0]gt1_rxprbssel_in;
  input gt1_rxprbscntreset_in;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_gtprxn_in;
  input gt1_gtprxp_in;
  input gt1_rxbufreset_in;
  output [2:0]gt1_rxbufstatus_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  output [14:0]gt1_dmonitorout_out;
  input gt1_rxlpmhfhold_in;
  input gt1_rxlpmhfovrden_in;
  input gt1_rxlpmlfhold_in;
  output gt1_rxoutclkfabric_out;
  input gt1_gtrxreset_in;
  input gt1_rxlpmreset_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_rxpolarity_in;
  output gt1_rxresetdone_out;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input gt1_gttxreset_in;
  input gt1_txuserrdy_in;
  input [31:0]gt1_txdata_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input gt1_txprbsforceerr_in;
  input [3:0]gt1_txchardispmode_in;
  input [3:0]gt1_txchardispval_in;
  input [3:0]gt1_txcharisk_in;
  output [1:0]gt1_txbufstatus_out;
  output gt1_gtptxn_out;
  output gt1_gtptxp_out;
  input [3:0]gt1_txdiffctrl_in;
  input [6:0]gt1_txmaincursor_in;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  output gt1_txresetdone_out;
  input gt1_txpolarity_in;
  input [2:0]gt1_txprbssel_in;
  input [8:0]gt2_drpaddr_in;
  input gt2_drpclk_in;
  input [15:0]gt2_drpdi_in;
  output [15:0]gt2_drpdo_out;
  input gt2_drpen_in;
  output gt2_drprdy_out;
  input gt2_drpwe_in;
  input [2:0]gt2_loopback_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input gt2_eyescanreset_in;
  input gt2_rxuserrdy_in;
  output gt2_eyescandataerror_out;
  input gt2_eyescantrigger_in;
  input gt2_rxcdrhold_in;
  input gt2_rxcdrovrden_in;
  output [1:0]gt2_rxclkcorcnt_out;
  output [31:0]gt2_rxdata_out;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  output gt2_rxprbserr_out;
  input [2:0]gt2_rxprbssel_in;
  input gt2_rxprbscntreset_in;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  input gt2_gtprxn_in;
  input gt2_gtprxp_in;
  input gt2_rxbufreset_in;
  output [2:0]gt2_rxbufstatus_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  output [14:0]gt2_dmonitorout_out;
  input gt2_rxlpmhfhold_in;
  input gt2_rxlpmhfovrden_in;
  input gt2_rxlpmlfhold_in;
  output gt2_rxoutclkfabric_out;
  input gt2_gtrxreset_in;
  input gt2_rxlpmreset_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_rxpolarity_in;
  output gt2_rxresetdone_out;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input gt2_gttxreset_in;
  input gt2_txuserrdy_in;
  input [31:0]gt2_txdata_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input gt2_txprbsforceerr_in;
  input [3:0]gt2_txchardispmode_in;
  input [3:0]gt2_txchardispval_in;
  input [3:0]gt2_txcharisk_in;
  output [1:0]gt2_txbufstatus_out;
  output gt2_gtptxn_out;
  output gt2_gtptxp_out;
  input [3:0]gt2_txdiffctrl_in;
  input [6:0]gt2_txmaincursor_in;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  output gt2_txresetdone_out;
  input gt2_txpolarity_in;
  input [2:0]gt2_txprbssel_in;
  input [8:0]gt3_drpaddr_in;
  input gt3_drpclk_in;
  input [15:0]gt3_drpdi_in;
  output [15:0]gt3_drpdo_out;
  input gt3_drpen_in;
  output gt3_drprdy_out;
  input gt3_drpwe_in;
  input [2:0]gt3_loopback_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input gt3_eyescanreset_in;
  input gt3_rxuserrdy_in;
  output gt3_eyescandataerror_out;
  input gt3_eyescantrigger_in;
  input gt3_rxcdrhold_in;
  input gt3_rxcdrovrden_in;
  output [1:0]gt3_rxclkcorcnt_out;
  output [31:0]gt3_rxdata_out;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  output gt3_rxprbserr_out;
  input [2:0]gt3_rxprbssel_in;
  input gt3_rxprbscntreset_in;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  input gt3_gtprxn_in;
  input gt3_gtprxp_in;
  input gt3_rxbufreset_in;
  output [2:0]gt3_rxbufstatus_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  output [14:0]gt3_dmonitorout_out;
  input gt3_rxlpmhfhold_in;
  input gt3_rxlpmhfovrden_in;
  input gt3_rxlpmlfhold_in;
  output gt3_rxoutclkfabric_out;
  input gt3_gtrxreset_in;
  input gt3_rxlpmreset_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_rxpolarity_in;
  output gt3_rxresetdone_out;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input gt3_gttxreset_in;
  input gt3_txuserrdy_in;
  input [31:0]gt3_txdata_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input gt3_txprbsforceerr_in;
  input [3:0]gt3_txchardispmode_in;
  input [3:0]gt3_txchardispval_in;
  input [3:0]gt3_txcharisk_in;
  output [1:0]gt3_txbufstatus_out;
  output gt3_gtptxn_out;
  output gt3_gtptxp_out;
  input [3:0]gt3_txdiffctrl_in;
  input [6:0]gt3_txmaincursor_in;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  output gt3_txresetdone_out;
  input gt3_txpolarity_in;
  input [2:0]gt3_txprbssel_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  output gt0_pll0reset_out;
  input gt0_pll0lock_in;
  input gt0_pll0refclklost_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;

  wire dont_reset_on_data_error_in;
  wire gt0_data_valid_in;
  wire [14:0]gt0_dmonitorout_out;
  wire gt0_drp_busy_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtprxn_in;
  wire gt0_gtprxp_in;
  wire gt0_gtptxn_out;
  wire gt0_gtptxp_out;
  wire [2:0]gt0_loopback_in;
  wire gt0_pll0lock_in;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll0refclklost_in;
  wire gt0_pll0reset_out;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt0_rx_fsm_reset_done_out;
  wire gt0_rx_mmcm_lock_in;
  wire gt0_rx_mmcm_reset_out;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire gt0_rxcdrovrden_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [1:0]gt0_rxclkcorcnt_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmhfhold_in;
  wire gt0_rxlpmhfovrden_in;
  wire gt0_rxlpmlfhold_in;
  wire gt0_rxlpmreset_in;
  wire gt0_rxmcommaalignen_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire gt0_tx_fsm_reset_done_out;
  wire gt0_tx_mmcm_lock_in;
  wire gt0_tx_mmcm_reset_out;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txchardispmode_in;
  wire [3:0]gt0_txchardispval_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire [6:0]gt0_txmaincursor_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_data_valid_in;
  wire [14:0]gt1_dmonitorout_out;
  wire gt1_drp_busy_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtprxn_in;
  wire gt1_gtprxp_in;
  wire gt1_gtptxn_out;
  wire gt1_gtptxp_out;
  wire [2:0]gt1_loopback_in;
  wire gt1_rx_fsm_reset_done_out;
  wire gt1_rx_mmcm_lock_in;
  wire gt1_rx_mmcm_reset_out;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire gt1_rxcdrovrden_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [1:0]gt1_rxclkcorcnt_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmhfhold_in;
  wire gt1_rxlpmhfovrden_in;
  wire gt1_rxlpmlfhold_in;
  wire gt1_rxlpmreset_in;
  wire gt1_rxmcommaalignen_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire gt1_tx_fsm_reset_done_out;
  wire gt1_tx_mmcm_lock_in;
  wire gt1_tx_mmcm_reset_out;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txchardispmode_in;
  wire [3:0]gt1_txchardispval_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire [6:0]gt1_txmaincursor_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_data_valid_in;
  wire [14:0]gt2_dmonitorout_out;
  wire gt2_drp_busy_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtprxn_in;
  wire gt2_gtprxp_in;
  wire gt2_gtptxn_out;
  wire gt2_gtptxp_out;
  wire [2:0]gt2_loopback_in;
  wire gt2_rx_fsm_reset_done_out;
  wire gt2_rx_mmcm_lock_in;
  wire gt2_rx_mmcm_reset_out;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire gt2_rxcdrovrden_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [1:0]gt2_rxclkcorcnt_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmhfhold_in;
  wire gt2_rxlpmhfovrden_in;
  wire gt2_rxlpmlfhold_in;
  wire gt2_rxlpmreset_in;
  wire gt2_rxmcommaalignen_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire gt2_tx_fsm_reset_done_out;
  wire gt2_tx_mmcm_lock_in;
  wire gt2_tx_mmcm_reset_out;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txchardispmode_in;
  wire [3:0]gt2_txchardispval_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire [6:0]gt2_txmaincursor_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_data_valid_in;
  wire [14:0]gt3_dmonitorout_out;
  wire gt3_drp_busy_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtprxn_in;
  wire gt3_gtprxp_in;
  wire gt3_gtptxn_out;
  wire gt3_gtptxp_out;
  wire [2:0]gt3_loopback_in;
  wire gt3_rx_fsm_reset_done_out;
  wire gt3_rx_mmcm_lock_in;
  wire gt3_rx_mmcm_reset_out;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire gt3_rxcdrovrden_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [1:0]gt3_rxclkcorcnt_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmhfhold_in;
  wire gt3_rxlpmhfovrden_in;
  wire gt3_rxlpmlfhold_in;
  wire gt3_rxlpmreset_in;
  wire gt3_rxmcommaalignen_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire gt3_tx_fsm_reset_done_out;
  wire gt3_tx_mmcm_lock_in;
  wire gt3_tx_mmcm_reset_out;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txchardispmode_in;
  wire [3:0]gt3_txchardispval_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire [6:0]gt3_txmaincursor_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire soft_reset_rx_in;
  wire soft_reset_tx_in;
  wire sysclk_in;

  gtp_gtp_init inst
       (.AR(gt0_pll0reset_out),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_data_valid_in(gt0_data_valid_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drp_busy_out(gt0_drp_busy_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtprxn_in(gt0_gtprxn_in),
        .gt0_gtprxp_in(gt0_gtprxp_in),
        .gt0_gtptxn_out(gt0_gtptxn_out),
        .gt0_gtptxp_out(gt0_gtptxp_out),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt0_rx_fsm_reset_done_out(gt0_rx_fsm_reset_done_out),
        .gt0_rx_mmcm_lock_in(gt0_rx_mmcm_lock_in),
        .gt0_rx_mmcm_reset_out(gt0_rx_mmcm_reset_out),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxcdrovrden_in(gt0_rxcdrovrden_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxclkcorcnt_out(gt0_rxclkcorcnt_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmhfhold_in(gt0_rxlpmhfhold_in),
        .gt0_rxlpmhfovrden_in(gt0_rxlpmhfovrden_in),
        .gt0_rxlpmlfhold_in(gt0_rxlpmlfhold_in),
        .gt0_rxlpmreset_in(gt0_rxlpmreset_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_tx_fsm_reset_done_out(gt0_tx_fsm_reset_done_out),
        .gt0_tx_mmcm_lock_in(gt0_tx_mmcm_lock_in),
        .gt0_tx_mmcm_reset_out(gt0_tx_mmcm_reset_out),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txchardispmode_in(gt0_txchardispmode_in),
        .gt0_txchardispval_in(gt0_txchardispval_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txmaincursor_in(gt0_txmaincursor_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_data_valid_in(gt1_data_valid_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drp_busy_out(gt1_drp_busy_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtprxn_in(gt1_gtprxn_in),
        .gt1_gtprxp_in(gt1_gtprxp_in),
        .gt1_gtptxn_out(gt1_gtptxn_out),
        .gt1_gtptxp_out(gt1_gtptxp_out),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rx_fsm_reset_done_out(gt1_rx_fsm_reset_done_out),
        .gt1_rx_mmcm_lock_in(gt1_rx_mmcm_lock_in),
        .gt1_rx_mmcm_reset_out(gt1_rx_mmcm_reset_out),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxcdrovrden_in(gt1_rxcdrovrden_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxclkcorcnt_out(gt1_rxclkcorcnt_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmhfhold_in(gt1_rxlpmhfhold_in),
        .gt1_rxlpmhfovrden_in(gt1_rxlpmhfovrden_in),
        .gt1_rxlpmlfhold_in(gt1_rxlpmlfhold_in),
        .gt1_rxlpmreset_in(gt1_rxlpmreset_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_tx_fsm_reset_done_out(gt1_tx_fsm_reset_done_out),
        .gt1_tx_mmcm_lock_in(gt1_tx_mmcm_lock_in),
        .gt1_tx_mmcm_reset_out(gt1_tx_mmcm_reset_out),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txchardispmode_in(gt1_txchardispmode_in),
        .gt1_txchardispval_in(gt1_txchardispval_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txmaincursor_in(gt1_txmaincursor_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_data_valid_in(gt2_data_valid_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drp_busy_out(gt2_drp_busy_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtprxn_in(gt2_gtprxn_in),
        .gt2_gtprxp_in(gt2_gtprxp_in),
        .gt2_gtptxn_out(gt2_gtptxn_out),
        .gt2_gtptxp_out(gt2_gtptxp_out),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rx_fsm_reset_done_out(gt2_rx_fsm_reset_done_out),
        .gt2_rx_mmcm_lock_in(gt2_rx_mmcm_lock_in),
        .gt2_rx_mmcm_reset_out(gt2_rx_mmcm_reset_out),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxcdrovrden_in(gt2_rxcdrovrden_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxclkcorcnt_out(gt2_rxclkcorcnt_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmhfhold_in(gt2_rxlpmhfhold_in),
        .gt2_rxlpmhfovrden_in(gt2_rxlpmhfovrden_in),
        .gt2_rxlpmlfhold_in(gt2_rxlpmlfhold_in),
        .gt2_rxlpmreset_in(gt2_rxlpmreset_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_tx_fsm_reset_done_out(gt2_tx_fsm_reset_done_out),
        .gt2_tx_mmcm_lock_in(gt2_tx_mmcm_lock_in),
        .gt2_tx_mmcm_reset_out(gt2_tx_mmcm_reset_out),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txchardispmode_in(gt2_txchardispmode_in),
        .gt2_txchardispval_in(gt2_txchardispval_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txmaincursor_in(gt2_txmaincursor_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_data_valid_in(gt3_data_valid_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drp_busy_out(gt3_drp_busy_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtprxn_in(gt3_gtprxn_in),
        .gt3_gtprxp_in(gt3_gtprxp_in),
        .gt3_gtptxn_out(gt3_gtptxn_out),
        .gt3_gtptxp_out(gt3_gtptxp_out),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rx_fsm_reset_done_out(gt3_rx_fsm_reset_done_out),
        .gt3_rx_mmcm_lock_in(gt3_rx_mmcm_lock_in),
        .gt3_rx_mmcm_reset_out(gt3_rx_mmcm_reset_out),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxcdrovrden_in(gt3_rxcdrovrden_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxclkcorcnt_out(gt3_rxclkcorcnt_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmhfhold_in(gt3_rxlpmhfhold_in),
        .gt3_rxlpmhfovrden_in(gt3_rxlpmhfovrden_in),
        .gt3_rxlpmlfhold_in(gt3_rxlpmlfhold_in),
        .gt3_rxlpmreset_in(gt3_rxlpmreset_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_tx_fsm_reset_done_out(gt3_tx_fsm_reset_done_out),
        .gt3_tx_mmcm_lock_in(gt3_tx_mmcm_lock_in),
        .gt3_tx_mmcm_reset_out(gt3_tx_mmcm_reset_out),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txchardispmode_in(gt3_txchardispmode_in),
        .gt3_txchardispval_in(gt3_txchardispval_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txmaincursor_in(gt3_txmaincursor_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .soft_reset_rx_in(soft_reset_rx_in),
        .soft_reset_tx_in(soft_reset_tx_in),
        .sysclk_in(sysclk_in));
endmodule

(* ORIG_REF_NAME = "gtp_GT" *) 
module gtp_gtp_GT
   (gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gtptxn_out,
    gt0_gtptxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxoutclkfabric_out,
    gt0_rxprbserr_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txpmaresetdone_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    D,
    gt0_rxclkcorcnt_out,
    gt0_txbufstatus_out,
    gt0_rxbufstatus_out,
    gt0_rxdata_out,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_drp_busy_out,
    gt0_drpclk_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gtprxn_in,
    gt0_gtprxp_in,
    gt0_gttxreset_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt0_rxbufreset_in,
    gt0_rxcdrhold_in,
    gt0_rxcdrovrden_in,
    gt0_rxlpmhfhold_in,
    gt0_rxlpmhfovrden_in,
    gt0_rxlpmlfhold_in,
    gt0_rxlpmreset_in,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpcsreset_in,
    gt0_rxpolarity_in,
    gt0_rxprbscntreset_in,
    gt0_rxuserrdy_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txpolarity_in,
    gt0_txprbsforceerr_in,
    gt0_txuserrdy_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_loopback_in,
    gt0_rxprbssel_in,
    gt0_txprbssel_in,
    gt0_txdata_in,
    gt0_txchardispmode_in,
    gt0_txchardispval_in,
    gt0_txcharisk_in,
    gt0_txdiffctrl_in,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_txmaincursor_in,
    SR,
    AR,
    gt0_rxpmareset_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_drpaddr_in,
    gt0_drpdi_in);
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gtptxn_out;
  output gt0_gtptxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output gt0_rxoutclkfabric_out;
  output gt0_rxprbserr_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txpmaresetdone_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]D;
  output [1:0]gt0_rxclkcorcnt_out;
  output [1:0]gt0_txbufstatus_out;
  output [2:0]gt0_rxbufstatus_out;
  output [31:0]gt0_rxdata_out;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output gt0_drp_busy_out;
  input gt0_drpclk_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gtprxn_in;
  input gt0_gtprxp_in;
  input gt0_gttxreset_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt0_rxbufreset_in;
  input gt0_rxcdrhold_in;
  input gt0_rxcdrovrden_in;
  input gt0_rxlpmhfhold_in;
  input gt0_rxlpmhfovrden_in;
  input gt0_rxlpmlfhold_in;
  input gt0_rxlpmreset_in;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpolarity_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxuserrdy_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input gt0_txpolarity_in;
  input gt0_txprbsforceerr_in;
  input gt0_txuserrdy_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input [2:0]gt0_loopback_in;
  input [2:0]gt0_rxprbssel_in;
  input [2:0]gt0_txprbssel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txchardispmode_in;
  input [3:0]gt0_txchardispval_in;
  input [3:0]gt0_txcharisk_in;
  input [3:0]gt0_txdiffctrl_in;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input [6:0]gt0_txmaincursor_in;
  input [0:0]SR;
  input [0:0]AR;
  input gt0_rxpmareset_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [8:0]gt0_drpaddr_in;
  input [15:0]gt0_drpdi_in;

  wire [0:0]AR;
  wire [15:0]D;
  wire [0:0]SR;
  wire drp_busy_i1;
  wire drp_busy_i2;
  wire drp_op_done;
  wire [8:0]drpaddr_i;
  wire [15:0]drpdi_i;
  wire drpen_i;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire [14:0]gt0_dmonitorout_out;
  wire gt0_drp_busy_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtprxn_in;
  wire gt0_gtprxp_in;
  wire gt0_gtptxn_out;
  wire gt0_gtptxp_out;
  wire gt0_gttxreset_in;
  wire [2:0]gt0_loopback_in;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire gt0_rxcdrovrden_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [1:0]gt0_rxclkcorcnt_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmhfhold_in;
  wire gt0_rxlpmhfovrden_in;
  wire gt0_rxlpmlfhold_in;
  wire gt0_rxlpmreset_in;
  wire gt0_rxmcommaalignen_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpmaresetdone_i;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxuserrdy_in;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txchardispmode_in;
  wire [3:0]gt0_txchardispval_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire [6:0]gt0_txmaincursor_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpmaresetdone_out;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire gt0_txuserrdy_in;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gtpe2_i_i_28_n_0;
  wire gtpe2_i_i_32_n_0;
  wire gtpe2_i_i_33_n_0;
  wire gtpe2_i_i_34_n_0;
  wire gtpe2_i_i_35_n_0;
  wire gtpe2_i_i_37_n_0;
  wire gtpe2_i_i_38_n_0;
  wire gtpe2_i_i_39_n_0;
  wire gtpe2_i_i_40_n_0;
  wire gtpe2_i_i_41_n_0;
  wire gtpe2_i_i_42_n_0;
  wire gtpe2_i_i_43_n_0;
  wire gtpe2_i_i_44_n_0;
  wire gtpe2_i_i_45_n_0;
  wire gtpe2_i_i_46_n_0;
  wire gtpe2_i_i_47_n_0;
  wire gtpe2_i_i_48_n_0;
  wire gtpe2_i_n_24;
  wire gtrxreset_out;
  wire gtrxreset_seq_i_n_2;
  wire gtrxreset_seq_i_n_3;
  wire gtrxreset_seq_i_n_4;
  wire gtrxreset_seq_i_n_6;
  wire p_0_in;
  wire [15:0]rd_data;
  wire [15:0]rd_data_0;
  wire rxpmareset_out;
  wire rxpmarst_seq_i_n_1;
  wire rxpmarst_seq_i_n_2;
  wire rxpmarst_seq_i_n_3;
  wire rxpmarst_seq_i_n_4;
  wire rxpmarst_seq_i_n_5;
  wire rxpmarst_seq_i_n_6;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [3:0]NLW_gtpe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i1_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_seq_i_n_6),
        .Q(drp_busy_i1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i2_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(rxpmarst_seq_i_n_6),
        .Q(drp_busy_i2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    gt0_drp_busy_out_INST_0
       (.I0(drp_busy_i1),
        .I1(drp_busy_i2),
        .O(gt0_drp_busy_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(17),
    .CLK_COR_MIN_LAT(12),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE206001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(6),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(6),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt0_dmonitorout_out),
        .DRPADDR(drpaddr_i),
        .DRPCLK(gt0_drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(D),
        .DRPEN(drpen_i),
        .DRPRDY(gt0_drprdy_out),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(gt0_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt0_eyescanreset_in),
        .EYESCANTRIGGER(gt0_eyescantrigger_in),
        .GTPRXN(gt0_gtprxn_in),
        .GTPRXP(gt0_gtprxp_in),
        .GTPTXN(gt0_gtptxn_out),
        .GTPTXP(gt0_gtptxp_out),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt0_gttxreset_in),
        .LOOPBACK(gt0_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(gt0_rxbufreset_in),
        .RXBUFSTATUS(gt0_rxbufstatus_out),
        .RXBYTEISALIGNED(gt0_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt0_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt0_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(gt0_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(gt0_rxchariscomma_out),
        .RXCHARISK(gt0_rxcharisk_out),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtpe2_i_RXCHBONDO_UNCONNECTED[3:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(gt0_rxclkcorcnt_out),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt0_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(gt0_rxdata_out),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR(gt0_rxdisperr_out),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(gt0_rxlpmhfhold_in),
        .RXLPMHFOVRDEN(gt0_rxlpmhfovrden_in),
        .RXLPMLFHOLD(gt0_rxlpmlfhold_in),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(gt0_rxlpmreset_in),
        .RXMCOMMAALIGNEN(gt0_rxmcommaalignen_in),
        .RXNOTINTABLE(gt0_rxnotintable_out),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gtpe2_i_n_24),
        .RXOUTCLKFABRIC(gt0_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt0_rxpcommaalignen_in),
        .RXPCSRESET(gt0_rxpcsreset_in),
        .RXPD(gt0_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(rxpmareset_out),
        .RXPMARESETDONE(gt0_rxpmaresetdone_i),
        .RXPOLARITY(gt0_rxpolarity_in),
        .RXPRBSCNTRESET(gt0_rxprbscntreset_in),
        .RXPRBSERR(gt0_rxprbserr_out),
        .RXPRBSSEL(gt0_rxprbssel_in),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt0_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt0_rxuserrdy_in),
        .RXUSRCLK(gt0_rxusrclk_in),
        .RXUSRCLK2(gt0_rxusrclk2_in),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt0_txbufstatus_out),
        .TXCHARDISPMODE(gt0_txchardispmode_in),
        .TXCHARDISPVAL(gt0_txchardispval_in),
        .TXCHARISK(gt0_txcharisk_in),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gt0_txdata_in),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt0_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(gt0_txmaincursor_in),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt0_txoutclk_out),
        .TXOUTCLKFABRIC(gt0_txoutclkfabric_out),
        .TXOUTCLKPCS(gt0_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt0_txpcsreset_in),
        .TXPD(gt0_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt0_txpmareset_in),
        .TXPMARESETDONE(gt0_txpmaresetdone_out),
        .TXPOLARITY(gt0_txpolarity_in),
        .TXPOSTCURSOR(gt0_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt0_txprbsforceerr_in),
        .TXPRBSSEL(gt0_txprbssel_in),
        .TXPRECURSOR(gt0_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt0_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt0_txuserrdy_in),
        .TXUSRCLK(gt0_txusrclk_in),
        .TXUSRCLK2(gt0_txusrclk2_in));
  LUT5 #(
    .INIT(32'h8B88B8B8)) 
    gtpe2_i_i_1
       (.I0(gtpe2_i_i_28_n_0),
        .I1(drp_op_done),
        .I2(gtrxreset_seq_i_n_4),
        .I3(gtrxreset_seq_i_n_3),
        .I4(gtrxreset_seq_i_n_2),
        .O(drpen_i));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_10
       (.I0(drp_op_done),
        .I1(rd_data_0[8]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[8]),
        .I5(gtpe2_i_i_40_n_0),
        .O(drpdi_i[8]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_11
       (.I0(drp_op_done),
        .I1(rd_data_0[7]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[7]),
        .I5(gtpe2_i_i_41_n_0),
        .O(drpdi_i[7]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_12
       (.I0(drp_op_done),
        .I1(rd_data_0[6]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[6]),
        .I5(gtpe2_i_i_42_n_0),
        .O(drpdi_i[6]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_13
       (.I0(drp_op_done),
        .I1(rd_data_0[5]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[5]),
        .I5(gtpe2_i_i_43_n_0),
        .O(drpdi_i[5]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_14
       (.I0(drp_op_done),
        .I1(rd_data_0[4]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[4]),
        .I5(gtpe2_i_i_44_n_0),
        .O(drpdi_i[4]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_15
       (.I0(drp_op_done),
        .I1(rd_data_0[3]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[3]),
        .I5(gtpe2_i_i_45_n_0),
        .O(drpdi_i[3]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_16
       (.I0(drp_op_done),
        .I1(rd_data_0[2]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[2]),
        .I5(gtpe2_i_i_46_n_0),
        .O(drpdi_i[2]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_17
       (.I0(drp_op_done),
        .I1(rd_data_0[1]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[1]),
        .I5(gtpe2_i_i_47_n_0),
        .O(drpdi_i[1]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_18
       (.I0(drp_op_done),
        .I1(rd_data_0[0]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[0]),
        .I5(gtpe2_i_i_48_n_0),
        .O(drpdi_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_19
       (.I0(gt0_drpaddr_in[8]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_20
       (.I0(gt0_drpaddr_in[7]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_21
       (.I0(gt0_drpaddr_in[6]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_22
       (.I0(gt0_drpaddr_in[5]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[5]));
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_23
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt0_drpaddr_in[4]),
        .I2(drp_op_done),
        .O(drpaddr_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_24
       (.I0(gt0_drpaddr_in[3]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_25
       (.I0(gt0_drpaddr_in[2]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_26
       (.I0(gt0_drpaddr_in[1]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_27
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt0_drpaddr_in[0]),
        .I2(drp_op_done),
        .O(drpaddr_i[0]));
  LUT6 #(
    .INIT(64'hBBEEAAFF11440004)) 
    gtpe2_i_i_28
       (.I0(rxpmarst_seq_i_n_1),
        .I1(rxpmarst_seq_i_n_4),
        .I2(drp_busy_i1),
        .I3(rxpmarst_seq_i_n_2),
        .I4(rxpmarst_seq_i_n_3),
        .I5(gt0_drpen_in),
        .O(gtpe2_i_i_28_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_3
       (.I0(drp_op_done),
        .I1(rd_data_0[15]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[15]),
        .I5(gtpe2_i_i_32_n_0),
        .O(drpdi_i[15]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_32
       (.I0(drp_op_done),
        .I1(rd_data[15]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_32_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_33
       (.I0(drp_op_done),
        .I1(rd_data[14]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_34
       (.I0(drp_op_done),
        .I1(rd_data[13]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_35
       (.I0(drp_op_done),
        .I1(rd_data[12]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    gtpe2_i_i_37
       (.I0(drp_op_done),
        .I1(gtrxreset_seq_i_n_3),
        .I2(rd_data[11]),
        .I3(gtrxreset_seq_i_n_2),
        .I4(gtrxreset_seq_i_n_4),
        .O(gtpe2_i_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_38
       (.I0(drp_op_done),
        .I1(rd_data[10]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_39
       (.I0(drp_op_done),
        .I1(rd_data[9]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_39_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_4
       (.I0(drp_op_done),
        .I1(rd_data_0[14]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[14]),
        .I5(gtpe2_i_i_33_n_0),
        .O(drpdi_i[14]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_40
       (.I0(drp_op_done),
        .I1(rd_data[8]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_41
       (.I0(drp_op_done),
        .I1(rd_data[7]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_42
       (.I0(drp_op_done),
        .I1(rd_data[6]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_43
       (.I0(drp_op_done),
        .I1(rd_data[5]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_44
       (.I0(drp_op_done),
        .I1(rd_data[4]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_45
       (.I0(drp_op_done),
        .I1(rd_data[3]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_46
       (.I0(drp_op_done),
        .I1(rd_data[2]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_47
       (.I0(drp_op_done),
        .I1(rd_data[1]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_48
       (.I0(drp_op_done),
        .I1(rd_data[0]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_48_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_5
       (.I0(drp_op_done),
        .I1(rd_data_0[13]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[13]),
        .I5(gtpe2_i_i_34_n_0),
        .O(drpdi_i[13]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_6
       (.I0(drp_op_done),
        .I1(rd_data_0[12]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[12]),
        .I5(gtpe2_i_i_35_n_0),
        .O(drpdi_i[12]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_7
       (.I0(drp_op_done),
        .I1(rd_data_0[11]),
        .I2(p_0_in),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[11]),
        .I5(gtpe2_i_i_37_n_0),
        .O(drpdi_i[11]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_8
       (.I0(drp_op_done),
        .I1(rd_data_0[10]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[10]),
        .I5(gtpe2_i_i_38_n_0),
        .O(drpdi_i[10]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_9
       (.I0(drp_op_done),
        .I1(rd_data_0[9]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt0_drpdi_in[9]),
        .I5(gtpe2_i_i_39_n_0),
        .O(drpdi_i[9]));
  gtp_gtp_gtrxreset_seq_18 gtrxreset_seq_i
       (.AR(AR),
        .D(D),
        .\FSM_sequential_state_reg[3] (rxpmarst_seq_i_n_5),
        .Q(rd_data),
        .SR(SR),
        .data_in(gt0_rxpmaresetdone_i),
        .drp_busy_i1_reg(gtrxreset_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_i(drpwe_i),
        .drpwe_pma_t(drpwe_pma_t),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gtrxreset_o_reg_0(gt0_drprdy_out),
        .gtrxreset_out(gtrxreset_out),
        .out({gtrxreset_seq_i_n_2,gtrxreset_seq_i_n_3,gtrxreset_seq_i_n_4}));
  gtp_gtp_rxpmarst_seq_19 rxpmarst_seq_i
       (.AR(AR),
        .D(D),
        .Q(rd_data_0),
        .data_in(gt0_rxpmaresetdone_i),
        .data_sync_reg1(rxpmarst_seq_i_n_5),
        .drp_busy_i1(drp_busy_i1),
        .drp_busy_i2_reg(rxpmarst_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_pma_t(drpwe_pma_t),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gtrxreset_o_reg(gt0_drprdy_out),
        .out({rxpmarst_seq_i_n_1,rxpmarst_seq_i_n_2,rxpmarst_seq_i_n_3,rxpmarst_seq_i_n_4}),
        .p_0_in(p_0_in),
        .rxpmareset_out(rxpmareset_out));
endmodule

(* ORIG_REF_NAME = "gtp_GT" *) 
module gtp_gtp_GT_6
   (gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gtptxn_out,
    gt1_gtptxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxoutclkfabric_out,
    gt1_rxprbserr_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txpmaresetdone_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    D,
    gt1_rxclkcorcnt_out,
    gt1_txbufstatus_out,
    gt1_rxbufstatus_out,
    gt1_rxdata_out,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_drp_busy_out,
    gt1_drpclk_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gtprxn_in,
    gt1_gtprxp_in,
    gt1_gttxreset_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt1_rxbufreset_in,
    gt1_rxcdrhold_in,
    gt1_rxcdrovrden_in,
    gt1_rxlpmhfhold_in,
    gt1_rxlpmhfovrden_in,
    gt1_rxlpmlfhold_in,
    gt1_rxlpmreset_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpcsreset_in,
    gt1_rxpolarity_in,
    gt1_rxprbscntreset_in,
    gt1_rxuserrdy_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txpolarity_in,
    gt1_txprbsforceerr_in,
    gt1_txuserrdy_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_loopback_in,
    gt1_rxprbssel_in,
    gt1_txprbssel_in,
    gt1_txdata_in,
    gt1_txchardispmode_in,
    gt1_txchardispval_in,
    gt1_txcharisk_in,
    gt1_txdiffctrl_in,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_txmaincursor_in,
    gtrxreset_i_reg,
    AR,
    gt1_rxpmareset_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_drpaddr_in,
    gt1_drpdi_in);
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gtptxn_out;
  output gt1_gtptxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output gt1_rxoutclkfabric_out;
  output gt1_rxprbserr_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txpmaresetdone_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]D;
  output [1:0]gt1_rxclkcorcnt_out;
  output [1:0]gt1_txbufstatus_out;
  output [2:0]gt1_rxbufstatus_out;
  output [31:0]gt1_rxdata_out;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt1_drp_busy_out;
  input gt1_drpclk_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gtprxn_in;
  input gt1_gtprxp_in;
  input gt1_gttxreset_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt1_rxbufreset_in;
  input gt1_rxcdrhold_in;
  input gt1_rxcdrovrden_in;
  input gt1_rxlpmhfhold_in;
  input gt1_rxlpmhfovrden_in;
  input gt1_rxlpmlfhold_in;
  input gt1_rxlpmreset_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpolarity_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxuserrdy_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt1_txpolarity_in;
  input gt1_txprbsforceerr_in;
  input gt1_txuserrdy_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input [2:0]gt1_loopback_in;
  input [2:0]gt1_rxprbssel_in;
  input [2:0]gt1_txprbssel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txchardispmode_in;
  input [3:0]gt1_txchardispval_in;
  input [3:0]gt1_txcharisk_in;
  input [3:0]gt1_txdiffctrl_in;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input [6:0]gt1_txmaincursor_in;
  input [0:0]gtrxreset_i_reg;
  input [0:0]AR;
  input gt1_rxpmareset_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [8:0]gt1_drpaddr_in;
  input [15:0]gt1_drpdi_in;

  wire [0:0]AR;
  wire [15:0]D;
  wire drp_busy_i1;
  wire drp_busy_i2;
  wire drp_op_done;
  wire [8:0]drpaddr_i;
  wire [15:0]drpdi_i;
  wire drpen_i;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire gt1_drp_busy_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtprxn_in;
  wire gt1_gtprxp_in;
  wire gt1_gtptxn_out;
  wire gt1_gtptxp_out;
  wire gt1_gttxreset_in;
  wire [2:0]gt1_loopback_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire gt1_rxcdrovrden_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [1:0]gt1_rxclkcorcnt_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmhfhold_in;
  wire gt1_rxlpmhfovrden_in;
  wire gt1_rxlpmlfhold_in;
  wire gt1_rxlpmreset_in;
  wire gt1_rxmcommaalignen_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpmaresetdone_i;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxuserrdy_in;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txchardispmode_in;
  wire [3:0]gt1_txchardispval_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire [6:0]gt1_txmaincursor_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpmaresetdone_out;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire gt1_txuserrdy_in;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gtpe2_i_i_28_n_0;
  wire gtpe2_i_i_32_n_0;
  wire gtpe2_i_i_33_n_0;
  wire gtpe2_i_i_34_n_0;
  wire gtpe2_i_i_35_n_0;
  wire gtpe2_i_i_37_n_0;
  wire gtpe2_i_i_38_n_0;
  wire gtpe2_i_i_39_n_0;
  wire gtpe2_i_i_40_n_0;
  wire gtpe2_i_i_41_n_0;
  wire gtpe2_i_i_42_n_0;
  wire gtpe2_i_i_43_n_0;
  wire gtpe2_i_i_44_n_0;
  wire gtpe2_i_i_45_n_0;
  wire gtpe2_i_i_46_n_0;
  wire gtpe2_i_i_47_n_0;
  wire gtpe2_i_i_48_n_0;
  wire gtpe2_i_n_24;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_out;
  wire gtrxreset_seq_i_n_2;
  wire gtrxreset_seq_i_n_3;
  wire gtrxreset_seq_i_n_4;
  wire gtrxreset_seq_i_n_6;
  wire p_0_in;
  wire [15:0]rd_data;
  wire [15:0]rd_data_0;
  wire rxpmareset_out;
  wire rxpmarst_seq_i_n_1;
  wire rxpmarst_seq_i_n_2;
  wire rxpmarst_seq_i_n_3;
  wire rxpmarst_seq_i_n_4;
  wire rxpmarst_seq_i_n_5;
  wire rxpmarst_seq_i_n_6;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [3:0]NLW_gtpe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i1_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_seq_i_n_6),
        .Q(drp_busy_i1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i2_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(rxpmarst_seq_i_n_6),
        .Q(drp_busy_i2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    gt1_drp_busy_out_INST_0
       (.I0(drp_busy_i1),
        .I1(drp_busy_i2),
        .O(gt1_drp_busy_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(17),
    .CLK_COR_MIN_LAT(12),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE206001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(6),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(6),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt1_dmonitorout_out),
        .DRPADDR(drpaddr_i),
        .DRPCLK(gt1_drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(D),
        .DRPEN(drpen_i),
        .DRPRDY(gt1_drprdy_out),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(gt1_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt1_eyescanreset_in),
        .EYESCANTRIGGER(gt1_eyescantrigger_in),
        .GTPRXN(gt1_gtprxn_in),
        .GTPRXP(gt1_gtprxp_in),
        .GTPTXN(gt1_gtptxn_out),
        .GTPTXP(gt1_gtptxp_out),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt1_gttxreset_in),
        .LOOPBACK(gt1_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(gt1_rxbufreset_in),
        .RXBUFSTATUS(gt1_rxbufstatus_out),
        .RXBYTEISALIGNED(gt1_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt1_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt1_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(gt1_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(gt1_rxchariscomma_out),
        .RXCHARISK(gt1_rxcharisk_out),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtpe2_i_RXCHBONDO_UNCONNECTED[3:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(gt1_rxclkcorcnt_out),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt1_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(gt1_rxdata_out),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR(gt1_rxdisperr_out),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(gt1_rxlpmhfhold_in),
        .RXLPMHFOVRDEN(gt1_rxlpmhfovrden_in),
        .RXLPMLFHOLD(gt1_rxlpmlfhold_in),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(gt1_rxlpmreset_in),
        .RXMCOMMAALIGNEN(gt1_rxmcommaalignen_in),
        .RXNOTINTABLE(gt1_rxnotintable_out),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gtpe2_i_n_24),
        .RXOUTCLKFABRIC(gt1_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt1_rxpcommaalignen_in),
        .RXPCSRESET(gt1_rxpcsreset_in),
        .RXPD(gt1_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(rxpmareset_out),
        .RXPMARESETDONE(gt1_rxpmaresetdone_i),
        .RXPOLARITY(gt1_rxpolarity_in),
        .RXPRBSCNTRESET(gt1_rxprbscntreset_in),
        .RXPRBSERR(gt1_rxprbserr_out),
        .RXPRBSSEL(gt1_rxprbssel_in),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt1_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt1_rxuserrdy_in),
        .RXUSRCLK(gt1_rxusrclk_in),
        .RXUSRCLK2(gt1_rxusrclk2_in),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt1_txbufstatus_out),
        .TXCHARDISPMODE(gt1_txchardispmode_in),
        .TXCHARDISPVAL(gt1_txchardispval_in),
        .TXCHARISK(gt1_txcharisk_in),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gt1_txdata_in),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt1_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(gt1_txmaincursor_in),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt1_txoutclk_out),
        .TXOUTCLKFABRIC(gt1_txoutclkfabric_out),
        .TXOUTCLKPCS(gt1_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt1_txpcsreset_in),
        .TXPD(gt1_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt1_txpmareset_in),
        .TXPMARESETDONE(gt1_txpmaresetdone_out),
        .TXPOLARITY(gt1_txpolarity_in),
        .TXPOSTCURSOR(gt1_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt1_txprbsforceerr_in),
        .TXPRBSSEL(gt1_txprbssel_in),
        .TXPRECURSOR(gt1_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt1_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt1_txuserrdy_in),
        .TXUSRCLK(gt1_txusrclk_in),
        .TXUSRCLK2(gt1_txusrclk2_in));
  LUT5 #(
    .INIT(32'h8B88B8B8)) 
    gtpe2_i_i_1
       (.I0(gtpe2_i_i_28_n_0),
        .I1(drp_op_done),
        .I2(gtrxreset_seq_i_n_4),
        .I3(gtrxreset_seq_i_n_3),
        .I4(gtrxreset_seq_i_n_2),
        .O(drpen_i));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_10
       (.I0(drp_op_done),
        .I1(rd_data_0[8]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[8]),
        .I5(gtpe2_i_i_40_n_0),
        .O(drpdi_i[8]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_11
       (.I0(drp_op_done),
        .I1(rd_data_0[7]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[7]),
        .I5(gtpe2_i_i_41_n_0),
        .O(drpdi_i[7]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_12
       (.I0(drp_op_done),
        .I1(rd_data_0[6]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[6]),
        .I5(gtpe2_i_i_42_n_0),
        .O(drpdi_i[6]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_13
       (.I0(drp_op_done),
        .I1(rd_data_0[5]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[5]),
        .I5(gtpe2_i_i_43_n_0),
        .O(drpdi_i[5]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_14
       (.I0(drp_op_done),
        .I1(rd_data_0[4]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[4]),
        .I5(gtpe2_i_i_44_n_0),
        .O(drpdi_i[4]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_15
       (.I0(drp_op_done),
        .I1(rd_data_0[3]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[3]),
        .I5(gtpe2_i_i_45_n_0),
        .O(drpdi_i[3]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_16
       (.I0(drp_op_done),
        .I1(rd_data_0[2]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[2]),
        .I5(gtpe2_i_i_46_n_0),
        .O(drpdi_i[2]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_17
       (.I0(drp_op_done),
        .I1(rd_data_0[1]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[1]),
        .I5(gtpe2_i_i_47_n_0),
        .O(drpdi_i[1]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_18
       (.I0(drp_op_done),
        .I1(rd_data_0[0]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[0]),
        .I5(gtpe2_i_i_48_n_0),
        .O(drpdi_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_19
       (.I0(gt1_drpaddr_in[8]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_20
       (.I0(gt1_drpaddr_in[7]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_21
       (.I0(gt1_drpaddr_in[6]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_22
       (.I0(gt1_drpaddr_in[5]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[5]));
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_23
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt1_drpaddr_in[4]),
        .I2(drp_op_done),
        .O(drpaddr_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_24
       (.I0(gt1_drpaddr_in[3]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_25
       (.I0(gt1_drpaddr_in[2]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_26
       (.I0(gt1_drpaddr_in[1]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_27
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt1_drpaddr_in[0]),
        .I2(drp_op_done),
        .O(drpaddr_i[0]));
  LUT6 #(
    .INIT(64'hBBEEAAFF11440004)) 
    gtpe2_i_i_28
       (.I0(rxpmarst_seq_i_n_1),
        .I1(rxpmarst_seq_i_n_4),
        .I2(drp_busy_i1),
        .I3(rxpmarst_seq_i_n_2),
        .I4(rxpmarst_seq_i_n_3),
        .I5(gt1_drpen_in),
        .O(gtpe2_i_i_28_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_3
       (.I0(drp_op_done),
        .I1(rd_data_0[15]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[15]),
        .I5(gtpe2_i_i_32_n_0),
        .O(drpdi_i[15]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_32
       (.I0(drp_op_done),
        .I1(rd_data[15]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_32_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_33
       (.I0(drp_op_done),
        .I1(rd_data[14]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_34
       (.I0(drp_op_done),
        .I1(rd_data[13]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_35
       (.I0(drp_op_done),
        .I1(rd_data[12]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    gtpe2_i_i_37
       (.I0(drp_op_done),
        .I1(gtrxreset_seq_i_n_3),
        .I2(rd_data[11]),
        .I3(gtrxreset_seq_i_n_2),
        .I4(gtrxreset_seq_i_n_4),
        .O(gtpe2_i_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_38
       (.I0(drp_op_done),
        .I1(rd_data[10]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_39
       (.I0(drp_op_done),
        .I1(rd_data[9]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_39_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_4
       (.I0(drp_op_done),
        .I1(rd_data_0[14]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[14]),
        .I5(gtpe2_i_i_33_n_0),
        .O(drpdi_i[14]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_40
       (.I0(drp_op_done),
        .I1(rd_data[8]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_41
       (.I0(drp_op_done),
        .I1(rd_data[7]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_42
       (.I0(drp_op_done),
        .I1(rd_data[6]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_43
       (.I0(drp_op_done),
        .I1(rd_data[5]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_44
       (.I0(drp_op_done),
        .I1(rd_data[4]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_45
       (.I0(drp_op_done),
        .I1(rd_data[3]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_46
       (.I0(drp_op_done),
        .I1(rd_data[2]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_47
       (.I0(drp_op_done),
        .I1(rd_data[1]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_48
       (.I0(drp_op_done),
        .I1(rd_data[0]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_48_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_5
       (.I0(drp_op_done),
        .I1(rd_data_0[13]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[13]),
        .I5(gtpe2_i_i_34_n_0),
        .O(drpdi_i[13]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_6
       (.I0(drp_op_done),
        .I1(rd_data_0[12]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[12]),
        .I5(gtpe2_i_i_35_n_0),
        .O(drpdi_i[12]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_7
       (.I0(drp_op_done),
        .I1(rd_data_0[11]),
        .I2(p_0_in),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[11]),
        .I5(gtpe2_i_i_37_n_0),
        .O(drpdi_i[11]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_8
       (.I0(drp_op_done),
        .I1(rd_data_0[10]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[10]),
        .I5(gtpe2_i_i_38_n_0),
        .O(drpdi_i[10]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_9
       (.I0(drp_op_done),
        .I1(rd_data_0[9]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt1_drpdi_in[9]),
        .I5(gtpe2_i_i_39_n_0),
        .O(drpdi_i[9]));
  gtp_gtp_gtrxreset_seq_14 gtrxreset_seq_i
       (.AR(AR),
        .D(D),
        .\FSM_sequential_state_reg[3] (rxpmarst_seq_i_n_5),
        .Q(rd_data),
        .data_in(gt1_rxpmaresetdone_i),
        .drp_busy_i1_reg(gtrxreset_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_i(drpwe_i),
        .drpwe_pma_t(drpwe_pma_t),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gtrxreset_i_reg(gtrxreset_i_reg),
        .gtrxreset_o_reg_0(gt1_drprdy_out),
        .gtrxreset_out(gtrxreset_out),
        .out({gtrxreset_seq_i_n_2,gtrxreset_seq_i_n_3,gtrxreset_seq_i_n_4}));
  gtp_gtp_rxpmarst_seq_15 rxpmarst_seq_i
       (.AR(AR),
        .D(D),
        .Q(rd_data_0),
        .data_in(gt1_rxpmaresetdone_i),
        .data_sync_reg1(rxpmarst_seq_i_n_5),
        .drp_busy_i1(drp_busy_i1),
        .drp_busy_i2_reg(rxpmarst_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_pma_t(drpwe_pma_t),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gtrxreset_o_reg(gt1_drprdy_out),
        .out({rxpmarst_seq_i_n_1,rxpmarst_seq_i_n_2,rxpmarst_seq_i_n_3,rxpmarst_seq_i_n_4}),
        .p_0_in(p_0_in),
        .rxpmareset_out(rxpmareset_out));
endmodule

(* ORIG_REF_NAME = "gtp_GT" *) 
module gtp_gtp_GT_7
   (gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gtptxn_out,
    gt2_gtptxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxoutclkfabric_out,
    gt2_rxprbserr_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txpmaresetdone_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    D,
    gt2_rxclkcorcnt_out,
    gt2_txbufstatus_out,
    gt2_rxbufstatus_out,
    gt2_rxdata_out,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_drp_busy_out,
    gt2_drpclk_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gtprxn_in,
    gt2_gtprxp_in,
    gt2_gttxreset_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt2_rxbufreset_in,
    gt2_rxcdrhold_in,
    gt2_rxcdrovrden_in,
    gt2_rxlpmhfhold_in,
    gt2_rxlpmhfovrden_in,
    gt2_rxlpmlfhold_in,
    gt2_rxlpmreset_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpcsreset_in,
    gt2_rxpolarity_in,
    gt2_rxprbscntreset_in,
    gt2_rxuserrdy_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txpolarity_in,
    gt2_txprbsforceerr_in,
    gt2_txuserrdy_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_loopback_in,
    gt2_rxprbssel_in,
    gt2_txprbssel_in,
    gt2_txdata_in,
    gt2_txchardispmode_in,
    gt2_txchardispval_in,
    gt2_txcharisk_in,
    gt2_txdiffctrl_in,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_txmaincursor_in,
    gtrxreset_i_reg,
    AR,
    gt2_rxpmareset_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_drpaddr_in,
    gt2_drpdi_in);
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gtptxn_out;
  output gt2_gtptxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output gt2_rxoutclkfabric_out;
  output gt2_rxprbserr_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txpmaresetdone_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]D;
  output [1:0]gt2_rxclkcorcnt_out;
  output [1:0]gt2_txbufstatus_out;
  output [2:0]gt2_rxbufstatus_out;
  output [31:0]gt2_rxdata_out;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt2_drp_busy_out;
  input gt2_drpclk_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gtprxn_in;
  input gt2_gtprxp_in;
  input gt2_gttxreset_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt2_rxbufreset_in;
  input gt2_rxcdrhold_in;
  input gt2_rxcdrovrden_in;
  input gt2_rxlpmhfhold_in;
  input gt2_rxlpmhfovrden_in;
  input gt2_rxlpmlfhold_in;
  input gt2_rxlpmreset_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpolarity_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxuserrdy_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt2_txpolarity_in;
  input gt2_txprbsforceerr_in;
  input gt2_txuserrdy_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input [2:0]gt2_loopback_in;
  input [2:0]gt2_rxprbssel_in;
  input [2:0]gt2_txprbssel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txchardispmode_in;
  input [3:0]gt2_txchardispval_in;
  input [3:0]gt2_txcharisk_in;
  input [3:0]gt2_txdiffctrl_in;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input [6:0]gt2_txmaincursor_in;
  input [0:0]gtrxreset_i_reg;
  input [0:0]AR;
  input gt2_rxpmareset_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [8:0]gt2_drpaddr_in;
  input [15:0]gt2_drpdi_in;

  wire [0:0]AR;
  wire [15:0]D;
  wire drp_busy_i1;
  wire drp_busy_i2;
  wire drp_op_done;
  wire [8:0]drpaddr_i;
  wire [15:0]drpdi_i;
  wire drpen_i;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire gt2_drp_busy_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtprxn_in;
  wire gt2_gtprxp_in;
  wire gt2_gtptxn_out;
  wire gt2_gtptxp_out;
  wire gt2_gttxreset_in;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire gt2_rxcdrovrden_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [1:0]gt2_rxclkcorcnt_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmhfhold_in;
  wire gt2_rxlpmhfovrden_in;
  wire gt2_rxlpmlfhold_in;
  wire gt2_rxlpmreset_in;
  wire gt2_rxmcommaalignen_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpmaresetdone_i;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxuserrdy_in;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txchardispmode_in;
  wire [3:0]gt2_txchardispval_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire [6:0]gt2_txmaincursor_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpmaresetdone_out;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire gt2_txuserrdy_in;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gtpe2_i_i_28_n_0;
  wire gtpe2_i_i_32_n_0;
  wire gtpe2_i_i_33_n_0;
  wire gtpe2_i_i_34_n_0;
  wire gtpe2_i_i_35_n_0;
  wire gtpe2_i_i_37_n_0;
  wire gtpe2_i_i_38_n_0;
  wire gtpe2_i_i_39_n_0;
  wire gtpe2_i_i_40_n_0;
  wire gtpe2_i_i_41_n_0;
  wire gtpe2_i_i_42_n_0;
  wire gtpe2_i_i_43_n_0;
  wire gtpe2_i_i_44_n_0;
  wire gtpe2_i_i_45_n_0;
  wire gtpe2_i_i_46_n_0;
  wire gtpe2_i_i_47_n_0;
  wire gtpe2_i_i_48_n_0;
  wire gtpe2_i_n_24;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_out;
  wire gtrxreset_seq_i_n_2;
  wire gtrxreset_seq_i_n_3;
  wire gtrxreset_seq_i_n_4;
  wire gtrxreset_seq_i_n_6;
  wire p_0_in;
  wire [15:0]rd_data;
  wire [15:0]rd_data_0;
  wire rxpmareset_out;
  wire rxpmarst_seq_i_n_1;
  wire rxpmarst_seq_i_n_2;
  wire rxpmarst_seq_i_n_3;
  wire rxpmarst_seq_i_n_4;
  wire rxpmarst_seq_i_n_5;
  wire rxpmarst_seq_i_n_6;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [3:0]NLW_gtpe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i1_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_seq_i_n_6),
        .Q(drp_busy_i1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i2_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(rxpmarst_seq_i_n_6),
        .Q(drp_busy_i2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    gt2_drp_busy_out_INST_0
       (.I0(drp_busy_i1),
        .I1(drp_busy_i2),
        .O(gt2_drp_busy_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(17),
    .CLK_COR_MIN_LAT(12),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE206001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(6),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(6),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt2_dmonitorout_out),
        .DRPADDR(drpaddr_i),
        .DRPCLK(gt2_drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(D),
        .DRPEN(drpen_i),
        .DRPRDY(gt2_drprdy_out),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(gt2_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt2_eyescanreset_in),
        .EYESCANTRIGGER(gt2_eyescantrigger_in),
        .GTPRXN(gt2_gtprxn_in),
        .GTPRXP(gt2_gtprxp_in),
        .GTPTXN(gt2_gtptxn_out),
        .GTPTXP(gt2_gtptxp_out),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt2_gttxreset_in),
        .LOOPBACK(gt2_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(gt2_rxbufreset_in),
        .RXBUFSTATUS(gt2_rxbufstatus_out),
        .RXBYTEISALIGNED(gt2_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt2_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt2_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(gt2_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(gt2_rxchariscomma_out),
        .RXCHARISK(gt2_rxcharisk_out),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtpe2_i_RXCHBONDO_UNCONNECTED[3:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(gt2_rxclkcorcnt_out),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt2_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(gt2_rxdata_out),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR(gt2_rxdisperr_out),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(gt2_rxlpmhfhold_in),
        .RXLPMHFOVRDEN(gt2_rxlpmhfovrden_in),
        .RXLPMLFHOLD(gt2_rxlpmlfhold_in),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(gt2_rxlpmreset_in),
        .RXMCOMMAALIGNEN(gt2_rxmcommaalignen_in),
        .RXNOTINTABLE(gt2_rxnotintable_out),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gtpe2_i_n_24),
        .RXOUTCLKFABRIC(gt2_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt2_rxpcommaalignen_in),
        .RXPCSRESET(gt2_rxpcsreset_in),
        .RXPD(gt2_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(rxpmareset_out),
        .RXPMARESETDONE(gt2_rxpmaresetdone_i),
        .RXPOLARITY(gt2_rxpolarity_in),
        .RXPRBSCNTRESET(gt2_rxprbscntreset_in),
        .RXPRBSERR(gt2_rxprbserr_out),
        .RXPRBSSEL(gt2_rxprbssel_in),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt2_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt2_rxuserrdy_in),
        .RXUSRCLK(gt2_rxusrclk_in),
        .RXUSRCLK2(gt2_rxusrclk2_in),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt2_txbufstatus_out),
        .TXCHARDISPMODE(gt2_txchardispmode_in),
        .TXCHARDISPVAL(gt2_txchardispval_in),
        .TXCHARISK(gt2_txcharisk_in),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gt2_txdata_in),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt2_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(gt2_txmaincursor_in),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt2_txoutclk_out),
        .TXOUTCLKFABRIC(gt2_txoutclkfabric_out),
        .TXOUTCLKPCS(gt2_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt2_txpcsreset_in),
        .TXPD(gt2_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt2_txpmareset_in),
        .TXPMARESETDONE(gt2_txpmaresetdone_out),
        .TXPOLARITY(gt2_txpolarity_in),
        .TXPOSTCURSOR(gt2_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt2_txprbsforceerr_in),
        .TXPRBSSEL(gt2_txprbssel_in),
        .TXPRECURSOR(gt2_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt2_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt2_txuserrdy_in),
        .TXUSRCLK(gt2_txusrclk_in),
        .TXUSRCLK2(gt2_txusrclk2_in));
  LUT5 #(
    .INIT(32'h8B88B8B8)) 
    gtpe2_i_i_1
       (.I0(gtpe2_i_i_28_n_0),
        .I1(drp_op_done),
        .I2(gtrxreset_seq_i_n_4),
        .I3(gtrxreset_seq_i_n_3),
        .I4(gtrxreset_seq_i_n_2),
        .O(drpen_i));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_10
       (.I0(drp_op_done),
        .I1(rd_data_0[8]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[8]),
        .I5(gtpe2_i_i_40_n_0),
        .O(drpdi_i[8]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_11
       (.I0(drp_op_done),
        .I1(rd_data_0[7]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[7]),
        .I5(gtpe2_i_i_41_n_0),
        .O(drpdi_i[7]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_12
       (.I0(drp_op_done),
        .I1(rd_data_0[6]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[6]),
        .I5(gtpe2_i_i_42_n_0),
        .O(drpdi_i[6]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_13
       (.I0(drp_op_done),
        .I1(rd_data_0[5]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[5]),
        .I5(gtpe2_i_i_43_n_0),
        .O(drpdi_i[5]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_14
       (.I0(drp_op_done),
        .I1(rd_data_0[4]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[4]),
        .I5(gtpe2_i_i_44_n_0),
        .O(drpdi_i[4]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_15
       (.I0(drp_op_done),
        .I1(rd_data_0[3]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[3]),
        .I5(gtpe2_i_i_45_n_0),
        .O(drpdi_i[3]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_16
       (.I0(drp_op_done),
        .I1(rd_data_0[2]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[2]),
        .I5(gtpe2_i_i_46_n_0),
        .O(drpdi_i[2]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_17
       (.I0(drp_op_done),
        .I1(rd_data_0[1]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[1]),
        .I5(gtpe2_i_i_47_n_0),
        .O(drpdi_i[1]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_18
       (.I0(drp_op_done),
        .I1(rd_data_0[0]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[0]),
        .I5(gtpe2_i_i_48_n_0),
        .O(drpdi_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_19
       (.I0(gt2_drpaddr_in[8]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_20
       (.I0(gt2_drpaddr_in[7]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_21
       (.I0(gt2_drpaddr_in[6]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_22
       (.I0(gt2_drpaddr_in[5]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[5]));
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_23
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt2_drpaddr_in[4]),
        .I2(drp_op_done),
        .O(drpaddr_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_24
       (.I0(gt2_drpaddr_in[3]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_25
       (.I0(gt2_drpaddr_in[2]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_26
       (.I0(gt2_drpaddr_in[1]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_27
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt2_drpaddr_in[0]),
        .I2(drp_op_done),
        .O(drpaddr_i[0]));
  LUT6 #(
    .INIT(64'hBBEEAAFF11440004)) 
    gtpe2_i_i_28
       (.I0(rxpmarst_seq_i_n_1),
        .I1(rxpmarst_seq_i_n_4),
        .I2(drp_busy_i1),
        .I3(rxpmarst_seq_i_n_2),
        .I4(rxpmarst_seq_i_n_3),
        .I5(gt2_drpen_in),
        .O(gtpe2_i_i_28_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_3
       (.I0(drp_op_done),
        .I1(rd_data_0[15]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[15]),
        .I5(gtpe2_i_i_32_n_0),
        .O(drpdi_i[15]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_32
       (.I0(drp_op_done),
        .I1(rd_data[15]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_32_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_33
       (.I0(drp_op_done),
        .I1(rd_data[14]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_34
       (.I0(drp_op_done),
        .I1(rd_data[13]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_35
       (.I0(drp_op_done),
        .I1(rd_data[12]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    gtpe2_i_i_37
       (.I0(drp_op_done),
        .I1(gtrxreset_seq_i_n_3),
        .I2(rd_data[11]),
        .I3(gtrxreset_seq_i_n_2),
        .I4(gtrxreset_seq_i_n_4),
        .O(gtpe2_i_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_38
       (.I0(drp_op_done),
        .I1(rd_data[10]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_39
       (.I0(drp_op_done),
        .I1(rd_data[9]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_39_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_4
       (.I0(drp_op_done),
        .I1(rd_data_0[14]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[14]),
        .I5(gtpe2_i_i_33_n_0),
        .O(drpdi_i[14]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_40
       (.I0(drp_op_done),
        .I1(rd_data[8]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_41
       (.I0(drp_op_done),
        .I1(rd_data[7]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_42
       (.I0(drp_op_done),
        .I1(rd_data[6]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_43
       (.I0(drp_op_done),
        .I1(rd_data[5]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_44
       (.I0(drp_op_done),
        .I1(rd_data[4]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_45
       (.I0(drp_op_done),
        .I1(rd_data[3]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_46
       (.I0(drp_op_done),
        .I1(rd_data[2]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_47
       (.I0(drp_op_done),
        .I1(rd_data[1]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_48
       (.I0(drp_op_done),
        .I1(rd_data[0]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_48_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_5
       (.I0(drp_op_done),
        .I1(rd_data_0[13]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[13]),
        .I5(gtpe2_i_i_34_n_0),
        .O(drpdi_i[13]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_6
       (.I0(drp_op_done),
        .I1(rd_data_0[12]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[12]),
        .I5(gtpe2_i_i_35_n_0),
        .O(drpdi_i[12]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_7
       (.I0(drp_op_done),
        .I1(rd_data_0[11]),
        .I2(p_0_in),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[11]),
        .I5(gtpe2_i_i_37_n_0),
        .O(drpdi_i[11]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_8
       (.I0(drp_op_done),
        .I1(rd_data_0[10]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[10]),
        .I5(gtpe2_i_i_38_n_0),
        .O(drpdi_i[10]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_9
       (.I0(drp_op_done),
        .I1(rd_data_0[9]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt2_drpdi_in[9]),
        .I5(gtpe2_i_i_39_n_0),
        .O(drpdi_i[9]));
  gtp_gtp_gtrxreset_seq_10 gtrxreset_seq_i
       (.AR(AR),
        .D(D),
        .\FSM_sequential_state_reg[3] (rxpmarst_seq_i_n_5),
        .Q(rd_data),
        .data_in(gt2_rxpmaresetdone_i),
        .drp_busy_i1_reg(gtrxreset_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_i(drpwe_i),
        .drpwe_pma_t(drpwe_pma_t),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gtrxreset_i_reg(gtrxreset_i_reg),
        .gtrxreset_o_reg_0(gt2_drprdy_out),
        .gtrxreset_out(gtrxreset_out),
        .out({gtrxreset_seq_i_n_2,gtrxreset_seq_i_n_3,gtrxreset_seq_i_n_4}));
  gtp_gtp_rxpmarst_seq_11 rxpmarst_seq_i
       (.AR(AR),
        .D(D),
        .Q(rd_data_0),
        .data_in(gt2_rxpmaresetdone_i),
        .data_sync_reg1(rxpmarst_seq_i_n_5),
        .drp_busy_i1(drp_busy_i1),
        .drp_busy_i2_reg(rxpmarst_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_pma_t(drpwe_pma_t),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gtrxreset_o_reg(gt2_drprdy_out),
        .out({rxpmarst_seq_i_n_1,rxpmarst_seq_i_n_2,rxpmarst_seq_i_n_3,rxpmarst_seq_i_n_4}),
        .p_0_in(p_0_in),
        .rxpmareset_out(rxpmareset_out));
endmodule

(* ORIG_REF_NAME = "gtp_GT" *) 
module gtp_gtp_GT_8
   (gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gtptxn_out,
    gt3_gtptxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxoutclkfabric_out,
    gt3_rxprbserr_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txpmaresetdone_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    D,
    gt3_rxclkcorcnt_out,
    gt3_txbufstatus_out,
    gt3_rxbufstatus_out,
    gt3_rxdata_out,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_drp_busy_out,
    gt3_drpclk_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gtprxn_in,
    gt3_gtprxp_in,
    gt3_gttxreset_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt3_rxbufreset_in,
    gt3_rxcdrhold_in,
    gt3_rxcdrovrden_in,
    gt3_rxlpmhfhold_in,
    gt3_rxlpmhfovrden_in,
    gt3_rxlpmlfhold_in,
    gt3_rxlpmreset_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpcsreset_in,
    gt3_rxpolarity_in,
    gt3_rxprbscntreset_in,
    gt3_rxuserrdy_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txpolarity_in,
    gt3_txprbsforceerr_in,
    gt3_txuserrdy_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_loopback_in,
    gt3_rxprbssel_in,
    gt3_txprbssel_in,
    gt3_txdata_in,
    gt3_txchardispmode_in,
    gt3_txchardispval_in,
    gt3_txcharisk_in,
    gt3_txdiffctrl_in,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_txmaincursor_in,
    gtrxreset_i_reg,
    AR,
    gt3_rxpmareset_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_drpaddr_in,
    gt3_drpdi_in);
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gtptxn_out;
  output gt3_gtptxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output gt3_rxoutclkfabric_out;
  output gt3_rxprbserr_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txpmaresetdone_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]D;
  output [1:0]gt3_rxclkcorcnt_out;
  output [1:0]gt3_txbufstatus_out;
  output [2:0]gt3_rxbufstatus_out;
  output [31:0]gt3_rxdata_out;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt3_drp_busy_out;
  input gt3_drpclk_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gtprxn_in;
  input gt3_gtprxp_in;
  input gt3_gttxreset_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt3_rxbufreset_in;
  input gt3_rxcdrhold_in;
  input gt3_rxcdrovrden_in;
  input gt3_rxlpmhfhold_in;
  input gt3_rxlpmhfovrden_in;
  input gt3_rxlpmlfhold_in;
  input gt3_rxlpmreset_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpolarity_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxuserrdy_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt3_txpolarity_in;
  input gt3_txprbsforceerr_in;
  input gt3_txuserrdy_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input [2:0]gt3_loopback_in;
  input [2:0]gt3_rxprbssel_in;
  input [2:0]gt3_txprbssel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txchardispmode_in;
  input [3:0]gt3_txchardispval_in;
  input [3:0]gt3_txcharisk_in;
  input [3:0]gt3_txdiffctrl_in;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input [6:0]gt3_txmaincursor_in;
  input [0:0]gtrxreset_i_reg;
  input [0:0]AR;
  input gt3_rxpmareset_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input [8:0]gt3_drpaddr_in;
  input [15:0]gt3_drpdi_in;

  wire [0:0]AR;
  wire [15:0]D;
  wire drp_busy_i1;
  wire drp_busy_i2;
  wire drp_op_done;
  wire [8:0]drpaddr_i;
  wire [15:0]drpdi_i;
  wire drpen_i;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire gt3_drp_busy_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtprxn_in;
  wire gt3_gtprxp_in;
  wire gt3_gtptxn_out;
  wire gt3_gtptxp_out;
  wire gt3_gttxreset_in;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire gt3_rxcdrovrden_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [1:0]gt3_rxclkcorcnt_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmhfhold_in;
  wire gt3_rxlpmhfovrden_in;
  wire gt3_rxlpmlfhold_in;
  wire gt3_rxlpmreset_in;
  wire gt3_rxmcommaalignen_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpmaresetdone_i;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxuserrdy_in;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txchardispmode_in;
  wire [3:0]gt3_txchardispval_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire [6:0]gt3_txmaincursor_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpmaresetdone_out;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire gt3_txuserrdy_in;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gtpe2_i_i_28_n_0;
  wire gtpe2_i_i_32_n_0;
  wire gtpe2_i_i_33_n_0;
  wire gtpe2_i_i_34_n_0;
  wire gtpe2_i_i_35_n_0;
  wire gtpe2_i_i_37_n_0;
  wire gtpe2_i_i_38_n_0;
  wire gtpe2_i_i_39_n_0;
  wire gtpe2_i_i_40_n_0;
  wire gtpe2_i_i_41_n_0;
  wire gtpe2_i_i_42_n_0;
  wire gtpe2_i_i_43_n_0;
  wire gtpe2_i_i_44_n_0;
  wire gtpe2_i_i_45_n_0;
  wire gtpe2_i_i_46_n_0;
  wire gtpe2_i_i_47_n_0;
  wire gtpe2_i_i_48_n_0;
  wire gtpe2_i_n_24;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_out;
  wire gtrxreset_seq_i_n_2;
  wire gtrxreset_seq_i_n_3;
  wire gtrxreset_seq_i_n_4;
  wire gtrxreset_seq_i_n_6;
  wire p_0_in;
  wire [15:0]rd_data;
  wire [15:0]rd_data_0;
  wire rxpmareset_out;
  wire rxpmarst_seq_i_n_1;
  wire rxpmarst_seq_i_n_2;
  wire rxpmarst_seq_i_n_3;
  wire rxpmarst_seq_i_n_4;
  wire rxpmarst_seq_i_n_5;
  wire rxpmarst_seq_i_n_6;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [3:0]NLW_gtpe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i1_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_seq_i_n_6),
        .Q(drp_busy_i1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    drp_busy_i2_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(rxpmarst_seq_i_n_6),
        .Q(drp_busy_i2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    gt3_drp_busy_out_INST_0
       (.I0(drp_busy_i1),
        .I1(drp_busy_i2),
        .O(gt3_drp_busy_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(17),
    .CLK_COR_MIN_LAT(12),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE206001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(6),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(6),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt3_dmonitorout_out),
        .DRPADDR(drpaddr_i),
        .DRPCLK(gt3_drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(D),
        .DRPEN(drpen_i),
        .DRPRDY(gt3_drprdy_out),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(gt3_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt3_eyescanreset_in),
        .EYESCANTRIGGER(gt3_eyescantrigger_in),
        .GTPRXN(gt3_gtprxn_in),
        .GTPRXP(gt3_gtprxp_in),
        .GTPTXN(gt3_gtptxn_out),
        .GTPTXP(gt3_gtptxp_out),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt3_gttxreset_in),
        .LOOPBACK(gt3_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(gt3_rxbufreset_in),
        .RXBUFSTATUS(gt3_rxbufstatus_out),
        .RXBYTEISALIGNED(gt3_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt3_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt3_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(gt3_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(gt3_rxchariscomma_out),
        .RXCHARISK(gt3_rxcharisk_out),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtpe2_i_RXCHBONDO_UNCONNECTED[3:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(gt3_rxclkcorcnt_out),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt3_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(gt3_rxdata_out),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR(gt3_rxdisperr_out),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(gt3_rxlpmhfhold_in),
        .RXLPMHFOVRDEN(gt3_rxlpmhfovrden_in),
        .RXLPMLFHOLD(gt3_rxlpmlfhold_in),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(gt3_rxlpmreset_in),
        .RXMCOMMAALIGNEN(gt3_rxmcommaalignen_in),
        .RXNOTINTABLE(gt3_rxnotintable_out),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gtpe2_i_n_24),
        .RXOUTCLKFABRIC(gt3_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt3_rxpcommaalignen_in),
        .RXPCSRESET(gt3_rxpcsreset_in),
        .RXPD(gt3_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(rxpmareset_out),
        .RXPMARESETDONE(gt3_rxpmaresetdone_i),
        .RXPOLARITY(gt3_rxpolarity_in),
        .RXPRBSCNTRESET(gt3_rxprbscntreset_in),
        .RXPRBSERR(gt3_rxprbserr_out),
        .RXPRBSSEL(gt3_rxprbssel_in),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt3_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt3_rxuserrdy_in),
        .RXUSRCLK(gt3_rxusrclk_in),
        .RXUSRCLK2(gt3_rxusrclk2_in),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt3_txbufstatus_out),
        .TXCHARDISPMODE(gt3_txchardispmode_in),
        .TXCHARDISPVAL(gt3_txchardispval_in),
        .TXCHARISK(gt3_txcharisk_in),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gt3_txdata_in),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt3_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(gt3_txmaincursor_in),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt3_txoutclk_out),
        .TXOUTCLKFABRIC(gt3_txoutclkfabric_out),
        .TXOUTCLKPCS(gt3_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt3_txpcsreset_in),
        .TXPD(gt3_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt3_txpmareset_in),
        .TXPMARESETDONE(gt3_txpmaresetdone_out),
        .TXPOLARITY(gt3_txpolarity_in),
        .TXPOSTCURSOR(gt3_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt3_txprbsforceerr_in),
        .TXPRBSSEL(gt3_txprbssel_in),
        .TXPRECURSOR(gt3_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt3_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt3_txuserrdy_in),
        .TXUSRCLK(gt3_txusrclk_in),
        .TXUSRCLK2(gt3_txusrclk2_in));
  LUT5 #(
    .INIT(32'h8B88B8B8)) 
    gtpe2_i_i_1
       (.I0(gtpe2_i_i_28_n_0),
        .I1(drp_op_done),
        .I2(gtrxreset_seq_i_n_4),
        .I3(gtrxreset_seq_i_n_3),
        .I4(gtrxreset_seq_i_n_2),
        .O(drpen_i));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_10
       (.I0(drp_op_done),
        .I1(rd_data_0[8]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[8]),
        .I5(gtpe2_i_i_40_n_0),
        .O(drpdi_i[8]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_11
       (.I0(drp_op_done),
        .I1(rd_data_0[7]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[7]),
        .I5(gtpe2_i_i_41_n_0),
        .O(drpdi_i[7]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_12
       (.I0(drp_op_done),
        .I1(rd_data_0[6]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[6]),
        .I5(gtpe2_i_i_42_n_0),
        .O(drpdi_i[6]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_13
       (.I0(drp_op_done),
        .I1(rd_data_0[5]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[5]),
        .I5(gtpe2_i_i_43_n_0),
        .O(drpdi_i[5]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_14
       (.I0(drp_op_done),
        .I1(rd_data_0[4]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[4]),
        .I5(gtpe2_i_i_44_n_0),
        .O(drpdi_i[4]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_15
       (.I0(drp_op_done),
        .I1(rd_data_0[3]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[3]),
        .I5(gtpe2_i_i_45_n_0),
        .O(drpdi_i[3]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_16
       (.I0(drp_op_done),
        .I1(rd_data_0[2]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[2]),
        .I5(gtpe2_i_i_46_n_0),
        .O(drpdi_i[2]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_17
       (.I0(drp_op_done),
        .I1(rd_data_0[1]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[1]),
        .I5(gtpe2_i_i_47_n_0),
        .O(drpdi_i[1]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_18
       (.I0(drp_op_done),
        .I1(rd_data_0[0]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[0]),
        .I5(gtpe2_i_i_48_n_0),
        .O(drpdi_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_19
       (.I0(gt3_drpaddr_in[8]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_20
       (.I0(gt3_drpaddr_in[7]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_21
       (.I0(gt3_drpaddr_in[6]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_22
       (.I0(gt3_drpaddr_in[5]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[5]));
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_23
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt3_drpaddr_in[4]),
        .I2(drp_op_done),
        .O(drpaddr_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_24
       (.I0(gt3_drpaddr_in[3]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_25
       (.I0(gt3_drpaddr_in[2]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h08)) 
    gtpe2_i_i_26
       (.I0(gt3_drpaddr_in[1]),
        .I1(drp_op_done),
        .I2(rxpmarst_seq_i_n_5),
        .O(drpaddr_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    gtpe2_i_i_27
       (.I0(rxpmarst_seq_i_n_5),
        .I1(gt3_drpaddr_in[0]),
        .I2(drp_op_done),
        .O(drpaddr_i[0]));
  LUT6 #(
    .INIT(64'hBBEEAAFF11440004)) 
    gtpe2_i_i_28
       (.I0(rxpmarst_seq_i_n_1),
        .I1(rxpmarst_seq_i_n_4),
        .I2(drp_busy_i1),
        .I3(rxpmarst_seq_i_n_2),
        .I4(rxpmarst_seq_i_n_3),
        .I5(gt3_drpen_in),
        .O(gtpe2_i_i_28_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_3
       (.I0(drp_op_done),
        .I1(rd_data_0[15]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[15]),
        .I5(gtpe2_i_i_32_n_0),
        .O(drpdi_i[15]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_32
       (.I0(drp_op_done),
        .I1(rd_data[15]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_32_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_33
       (.I0(drp_op_done),
        .I1(rd_data[14]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_34
       (.I0(drp_op_done),
        .I1(rd_data[13]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_35
       (.I0(drp_op_done),
        .I1(rd_data[12]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    gtpe2_i_i_37
       (.I0(drp_op_done),
        .I1(gtrxreset_seq_i_n_3),
        .I2(rd_data[11]),
        .I3(gtrxreset_seq_i_n_2),
        .I4(gtrxreset_seq_i_n_4),
        .O(gtpe2_i_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_38
       (.I0(drp_op_done),
        .I1(rd_data[10]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_39
       (.I0(drp_op_done),
        .I1(rd_data[9]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_39_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_4
       (.I0(drp_op_done),
        .I1(rd_data_0[14]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[14]),
        .I5(gtpe2_i_i_33_n_0),
        .O(drpdi_i[14]));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_40
       (.I0(drp_op_done),
        .I1(rd_data[8]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_41
       (.I0(drp_op_done),
        .I1(rd_data[7]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_42
       (.I0(drp_op_done),
        .I1(rd_data[6]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_43
       (.I0(drp_op_done),
        .I1(rd_data[5]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_44
       (.I0(drp_op_done),
        .I1(rd_data[4]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_45
       (.I0(drp_op_done),
        .I1(rd_data[3]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_46
       (.I0(drp_op_done),
        .I1(rd_data[2]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_47
       (.I0(drp_op_done),
        .I1(rd_data[1]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBFBFFF)) 
    gtpe2_i_i_48
       (.I0(drp_op_done),
        .I1(rd_data[0]),
        .I2(gtrxreset_seq_i_n_3),
        .I3(gtrxreset_seq_i_n_4),
        .I4(gtrxreset_seq_i_n_2),
        .O(gtpe2_i_i_48_n_0));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_5
       (.I0(drp_op_done),
        .I1(rd_data_0[13]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[13]),
        .I5(gtpe2_i_i_34_n_0),
        .O(drpdi_i[13]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_6
       (.I0(drp_op_done),
        .I1(rd_data_0[12]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[12]),
        .I5(gtpe2_i_i_35_n_0),
        .O(drpdi_i[12]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_7
       (.I0(drp_op_done),
        .I1(rd_data_0[11]),
        .I2(p_0_in),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[11]),
        .I5(gtpe2_i_i_37_n_0),
        .O(drpdi_i[11]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_8
       (.I0(drp_op_done),
        .I1(rd_data_0[10]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[10]),
        .I5(gtpe2_i_i_38_n_0),
        .O(drpdi_i[10]));
  LUT6 #(
    .INIT(64'h80AA8000FFFFFFFF)) 
    gtpe2_i_i_9
       (.I0(drp_op_done),
        .I1(rd_data_0[9]),
        .I2(drpwe_pma_t),
        .I3(rxpmarst_seq_i_n_5),
        .I4(gt3_drpdi_in[9]),
        .I5(gtpe2_i_i_39_n_0),
        .O(drpdi_i[9]));
  gtp_gtp_gtrxreset_seq gtrxreset_seq_i
       (.AR(AR),
        .D(D),
        .\FSM_sequential_state_reg[3] (rxpmarst_seq_i_n_5),
        .Q(rd_data),
        .data_in(gt3_rxpmaresetdone_i),
        .drp_busy_i1_reg(gtrxreset_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_i(drpwe_i),
        .drpwe_pma_t(drpwe_pma_t),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gtrxreset_i_reg(gtrxreset_i_reg),
        .gtrxreset_o_reg_0(gt3_drprdy_out),
        .gtrxreset_out(gtrxreset_out),
        .out({gtrxreset_seq_i_n_2,gtrxreset_seq_i_n_3,gtrxreset_seq_i_n_4}));
  gtp_gtp_rxpmarst_seq rxpmarst_seq_i
       (.AR(AR),
        .D(D),
        .Q(rd_data_0),
        .data_in(gt3_rxpmaresetdone_i),
        .data_sync_reg1(rxpmarst_seq_i_n_5),
        .drp_busy_i1(drp_busy_i1),
        .drp_busy_i2_reg(rxpmarst_seq_i_n_6),
        .drp_op_done(drp_op_done),
        .drpwe_pma_t(drpwe_pma_t),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gtrxreset_o_reg(gt3_drprdy_out),
        .out({rxpmarst_seq_i_n_1,rxpmarst_seq_i_n_2,rxpmarst_seq_i_n_3,rxpmarst_seq_i_n_4}),
        .p_0_in(p_0_in),
        .rxpmareset_out(rxpmareset_out));
endmodule

(* ORIG_REF_NAME = "gtp_RX_STARTUP_FSM" *) 
module gtp_gtp_RX_STARTUP_FSM
   (SR,
    gt0_rx_mmcm_reset_out,
    gt0_rx_fsm_reset_done_out,
    gt0_rxuserrdy_in,
    gt0_txoutclk_i2,
    sysclk_in,
    gt0_rxusrclk_in,
    soft_reset_rx_in,
    dont_reset_on_data_error_in,
    gt0_txuserrdy_in,
    gt0_txpmaresetdone_out,
    gt0_rxresetdone_out,
    gt0_rx_mmcm_lock_in,
    gt0_data_valid_in,
    gt0_pll0lock_in,
    gt0_rx_cdrlocked_reg);
  output [0:0]SR;
  output gt0_rx_mmcm_reset_out;
  output gt0_rx_fsm_reset_done_out;
  output gt0_rxuserrdy_in;
  input gt0_txoutclk_i2;
  input sysclk_in;
  input gt0_rxusrclk_in;
  input soft_reset_rx_in;
  input dont_reset_on_data_error_in;
  input gt0_txuserrdy_in;
  input gt0_txpmaresetdone_out;
  input gt0_rxresetdone_out;
  input gt0_rx_mmcm_lock_in;
  input gt0_data_valid_in;
  input gt0_pll0lock_in;
  input gt0_rx_cdrlocked_reg;

  wire \FSM_sequential_rx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rx_state[2]_i_1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_10_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_11_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_3_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_4_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_7_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_9_n_0 ;
  wire RXUSERRDY_i_1_n_0;
  wire [0:0]SR;
  wire check_tlock_max_i_1_n_0;
  wire check_tlock_max_reg_n_0;
  wire clear;
  wire data_valid_sync;
  wire dont_reset_on_data_error_in;
  wire gt0_data_valid_in;
  wire gt0_pll0lock_in;
  wire gt0_rx_cdrlocked_reg;
  wire gt0_rx_fsm_reset_done_out;
  wire gt0_rx_mmcm_lock_in;
  wire gt0_rx_mmcm_reset_out;
  wire gt0_rxresetdone_out;
  wire gt0_rxuserrdy_in;
  wire gt0_rxusrclk_in;
  wire gt0_txoutclk_i2;
  wire gt0_txpmaresetdone_out;
  wire gt0_txuserrdy_in;
  wire gtrxreset_i_i_1_n_0;
  wire gtrxreset_tx_i;
  wire gtrxreset_tx_s;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__3_n_0 ;
  wire \init_wait_count[7]_i_3__3_n_0 ;
  wire \init_wait_count[7]_i_4__3_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__3_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__3_n_0 ;
  wire \mmcm_lock_count[9]_i_2__3_n_0 ;
  wire \mmcm_lock_count[9]_i_4__3_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__7;
  wire [9:0]p_0_in__8;
  wire reset_stage1_tx;
  wire reset_time_out_i_5_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__3_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]rx_state;
  wire rx_state16_out;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire sel;
  wire soft_reset_rx_in;
  wire sync2_txpmaresetdone_n_0;
  wire sync2_txpmaresetdone_n_1;
  wire sync_data_valid_n_0;
  wire sync_data_valid_n_2;
  wire sync_data_valid_n_3;
  wire sync_data_valid_n_4;
  wire sync_data_valid_n_5;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_100us_i_1_n_0;
  wire time_out_100us_i_2_n_0;
  wire time_out_100us_i_3_n_0;
  wire time_out_100us_i_4_n_0;
  wire time_out_100us_reg_n_0;
  wire time_out_1us_i_1_n_0;
  wire time_out_1us_i_2_n_0;
  wire time_out_1us_i_3_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1__3_n_0;
  wire time_out_2ms_i_2_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__3_n_0 ;
  wire \time_out_counter[0]_i_3__3_n_0 ;
  wire \time_out_counter[0]_i_4_n_0 ;
  wire \time_out_counter[0]_i_5_n_0 ;
  wire \time_out_counter[0]_i_6__3_n_0 ;
  wire \time_out_counter[0]_i_7__3_n_0 ;
  wire \time_out_counter[0]_i_8__6_n_0 ;
  wire \time_out_counter[0]_i_9_n_0 ;
  wire \time_out_counter[12]_i_2__3_n_0 ;
  wire \time_out_counter[12]_i_3__3_n_0 ;
  wire \time_out_counter[12]_i_4__3_n_0 ;
  wire \time_out_counter[12]_i_5__3_n_0 ;
  wire \time_out_counter[16]_i_2__3_n_0 ;
  wire \time_out_counter[16]_i_3__3_n_0 ;
  wire \time_out_counter[16]_i_4_n_0 ;
  wire \time_out_counter[4]_i_2__3_n_0 ;
  wire \time_out_counter[4]_i_3__3_n_0 ;
  wire \time_out_counter[4]_i_4__3_n_0 ;
  wire \time_out_counter[4]_i_5__3_n_0 ;
  wire \time_out_counter[8]_i_2__3_n_0 ;
  wire \time_out_counter[8]_i_3__3_n_0 ;
  wire \time_out_counter[8]_i_4__3_n_0 ;
  wire \time_out_counter[8]_i_5__3_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__3_n_0 ;
  wire \time_out_counter_reg[0]_i_2__3_n_1 ;
  wire \time_out_counter_reg[0]_i_2__3_n_2 ;
  wire \time_out_counter_reg[0]_i_2__3_n_3 ;
  wire \time_out_counter_reg[0]_i_2__3_n_4 ;
  wire \time_out_counter_reg[0]_i_2__3_n_5 ;
  wire \time_out_counter_reg[0]_i_2__3_n_6 ;
  wire \time_out_counter_reg[0]_i_2__3_n_7 ;
  wire \time_out_counter_reg[12]_i_1__3_n_0 ;
  wire \time_out_counter_reg[12]_i_1__3_n_1 ;
  wire \time_out_counter_reg[12]_i_1__3_n_2 ;
  wire \time_out_counter_reg[12]_i_1__3_n_3 ;
  wire \time_out_counter_reg[12]_i_1__3_n_4 ;
  wire \time_out_counter_reg[12]_i_1__3_n_5 ;
  wire \time_out_counter_reg[12]_i_1__3_n_6 ;
  wire \time_out_counter_reg[12]_i_1__3_n_7 ;
  wire \time_out_counter_reg[16]_i_1__3_n_2 ;
  wire \time_out_counter_reg[16]_i_1__3_n_3 ;
  wire \time_out_counter_reg[16]_i_1__3_n_5 ;
  wire \time_out_counter_reg[16]_i_1__3_n_6 ;
  wire \time_out_counter_reg[16]_i_1__3_n_7 ;
  wire \time_out_counter_reg[4]_i_1__3_n_0 ;
  wire \time_out_counter_reg[4]_i_1__3_n_1 ;
  wire \time_out_counter_reg[4]_i_1__3_n_2 ;
  wire \time_out_counter_reg[4]_i_1__3_n_3 ;
  wire \time_out_counter_reg[4]_i_1__3_n_4 ;
  wire \time_out_counter_reg[4]_i_1__3_n_5 ;
  wire \time_out_counter_reg[4]_i_1__3_n_6 ;
  wire \time_out_counter_reg[4]_i_1__3_n_7 ;
  wire \time_out_counter_reg[8]_i_1__3_n_0 ;
  wire \time_out_counter_reg[8]_i_1__3_n_1 ;
  wire \time_out_counter_reg[8]_i_1__3_n_2 ;
  wire \time_out_counter_reg[8]_i_1__3_n_3 ;
  wire \time_out_counter_reg[8]_i_1__3_n_4 ;
  wire \time_out_counter_reg[8]_i_1__3_n_5 ;
  wire \time_out_counter_reg[8]_i_1__3_n_6 ;
  wire \time_out_counter_reg[8]_i_1__3_n_7 ;
  wire time_out_wait_bypass_i_1__3_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max_i_1__3_n_0;
  wire time_tlock_max_i_2__3_n_0;
  wire time_tlock_max_i_3__3_n_0;
  wire time_tlock_max_i_4__3_n_0;
  wire time_tlock_max_i_5__1_n_0;
  wire txpmaresetdone_i;
  wire txpmaresetdone_s;
  wire \wait_bypass_count[0]_i_10__3_n_0 ;
  wire \wait_bypass_count[0]_i_2__3_n_0 ;
  wire \wait_bypass_count[0]_i_4__3_n_0 ;
  wire \wait_bypass_count[0]_i_5__3_n_0 ;
  wire \wait_bypass_count[0]_i_6__3_n_0 ;
  wire \wait_bypass_count[0]_i_7__3_n_0 ;
  wire \wait_bypass_count[0]_i_8__3_n_0 ;
  wire \wait_bypass_count[0]_i_9__3_n_0 ;
  wire \wait_bypass_count[12]_i_2__3_n_0 ;
  wire \wait_bypass_count[4]_i_2__3_n_0 ;
  wire \wait_bypass_count[4]_i_3__3_n_0 ;
  wire \wait_bypass_count[4]_i_4__3_n_0 ;
  wire \wait_bypass_count[4]_i_5__3_n_0 ;
  wire \wait_bypass_count[8]_i_2__3_n_0 ;
  wire \wait_bypass_count[8]_i_3__3_n_0 ;
  wire \wait_bypass_count[8]_i_4__3_n_0 ;
  wire \wait_bypass_count[8]_i_5__3_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__3_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__3_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__3_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__3_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__3_n_7 ;
  wire \wait_time_cnt[0]_i_10_n_0 ;
  wire \wait_time_cnt[0]_i_11_n_0 ;
  wire \wait_time_cnt[0]_i_1__3_n_0 ;
  wire \wait_time_cnt[0]_i_4__3_n_0 ;
  wire \wait_time_cnt[0]_i_5__3_n_0 ;
  wire \wait_time_cnt[0]_i_6__3_n_0 ;
  wire \wait_time_cnt[0]_i_7__3_n_0 ;
  wire \wait_time_cnt[0]_i_8_n_0 ;
  wire \wait_time_cnt[0]_i_9_n_0 ;
  wire \wait_time_cnt[12]_i_2__3_n_0 ;
  wire \wait_time_cnt[12]_i_3__3_n_0 ;
  wire \wait_time_cnt[12]_i_4__3_n_0 ;
  wire \wait_time_cnt[12]_i_5__3_n_0 ;
  wire \wait_time_cnt[4]_i_2__3_n_0 ;
  wire \wait_time_cnt[4]_i_3__3_n_0 ;
  wire \wait_time_cnt[4]_i_4__3_n_0 ;
  wire \wait_time_cnt[4]_i_5__3_n_0 ;
  wire \wait_time_cnt[8]_i_2__3_n_0 ;
  wire \wait_time_cnt[8]_i_3__3_n_0 ;
  wire \wait_time_cnt[8]_i_4__3_n_0 ;
  wire \wait_time_cnt[8]_i_5__3_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__3_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__3_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__3_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__3_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__3_n_7 ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCF40CF4F00000000)) 
    \FSM_sequential_rx_state[0]_i_2 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(reset_time_out_reg_n_0),
        .I4(time_tlock_max),
        .I5(rx_state[0]),
        .O(\FSM_sequential_rx_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000343430F0)) 
    \FSM_sequential_rx_state[2]_i_1 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state16_out),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(\FSM_sequential_rx_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[2]_i_2 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state16_out));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \FSM_sequential_rx_state[3]_i_10 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \FSM_sequential_rx_state[3]_i_11 
       (.I0(rx_state[2]),
        .I1(time_out_2ms_reg_n_0),
        .I2(reset_time_out_reg_n_0),
        .I3(rxresetdone_s3),
        .O(\FSM_sequential_rx_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \FSM_sequential_rx_state[3]_i_3 
       (.I0(\wait_time_cnt[0]_i_4__3_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__3_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__3_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__3_n_0 ),
        .I4(rx_state[1]),
        .I5(\FSM_sequential_rx_state[3]_i_9_n_0 ),
        .O(\FSM_sequential_rx_state[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_rx_state[3]_i_4 
       (.I0(init_wait_done_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \FSM_sequential_rx_state[3]_i_7 
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(time_out_2ms_reg_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(\FSM_sequential_rx_state[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[3]_i_9 
       (.I0(rx_state[2]),
        .I1(gt0_rx_cdrlocked_reg),
        .O(\FSM_sequential_rx_state[3]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_5),
        .Q(rx_state[0]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_4),
        .Q(rx_state[1]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_rx_state[2]_i_1_n_0 ),
        .Q(rx_state[2]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_3),
        .Q(rx_state[3]),
        .R(soft_reset_rx_in));
  LUT6 #(
    .INIT(64'hFFFBFFFB40000000)) 
    RXUSERRDY_i_1
       (.I0(rx_state[3]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(gt0_txuserrdy_in),
        .I5(gt0_rxuserrdy_in),
        .O(RXUSERRDY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(RXUSERRDY_i_1_n_0),
        .Q(gt0_rxuserrdy_in),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    check_tlock_max_i_1
       (.I0(check_tlock_max_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(rx_state[0]),
        .I4(rx_state[2]),
        .O(check_tlock_max_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(check_tlock_max_i_1_n_0),
        .Q(check_tlock_max_reg_n_0),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gtrxreset_i_i_1
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(rx_state[3]),
        .I4(SR),
        .O(gtrxreset_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gtrxreset_i_i_1_n_0),
        .Q(SR),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_rx_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(SR),
        .Q(gtrxreset_tx_i),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__3 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__3 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__3 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__3 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__3 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__3 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__3 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__3_n_0 ),
        .O(p_0_in__7[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__3 
       (.I0(\init_wait_count[7]_i_3__3_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__3 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__3_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__7[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__3 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__3 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(\init_wait_count[0]_i_1__3_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__7[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__3
       (.I0(\init_wait_count[7]_i_3__3_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_rx_in),
        .D(init_wait_done_i_1__3_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__3 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__3 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__3 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \mmcm_lock_count[3]_i_1__3 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[3]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__3 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[0]),
        .I4(mmcm_lock_count_reg[1]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__3 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[3]),
        .I4(mmcm_lock_count_reg[2]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__8[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[6]_i_1__3 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__3_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__8[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[7]_i_1__3 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__3_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__8[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[8]_i_1__3 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[6]),
        .I2(mmcm_lock_count_reg[4]),
        .I3(\mmcm_lock_count[8]_i_2__3_n_0 ),
        .I4(mmcm_lock_count_reg[5]),
        .I5(mmcm_lock_count_reg[7]),
        .O(p_0_in__8[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mmcm_lock_count[8]_i_2__3 
       (.I0(mmcm_lock_count_reg[1]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[2]),
        .O(\mmcm_lock_count[8]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__3 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(\mmcm_lock_count[9]_i_4__3_n_0 ),
        .I2(mmcm_lock_count_reg[9]),
        .O(\mmcm_lock_count[9]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__3 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__3_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__8[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mmcm_lock_count[9]_i_4__3 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__3_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(\mmcm_lock_count[9]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__3_n_0 ),
        .D(p_0_in__8[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    mmcm_reset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync2_txpmaresetdone_n_0),
        .Q(gt0_rx_mmcm_reset_out),
        .R(soft_reset_rx_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync1_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset_tx_i),
        .Q(reset_stage1_tx));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync2_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(reset_stage1_tx),
        .PRE(gtrxreset_tx_i),
        .Q(gtrxreset_tx_s));
  LUT6 #(
    .INIT(64'h000000000000D8FF)) 
    reset_time_out_i_5
       (.I0(rx_state[0]),
        .I1(mmcm_lock_reclocked),
        .I2(gt0_rx_cdrlocked_reg),
        .I3(rx_state[2]),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(reset_time_out_i_5_n_0));
  FDSE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .S(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFEF0100)) 
    run_phase_alignment_int_i_1__3
       (.I0(rx_state[1]),
        .I1(rx_state[2]),
        .I2(rx_state[0]),
        .I3(rx_state[3]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__3_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_data_valid_n_2),
        .Q(gt0_rx_fsm_reset_done_out),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
  gtp_gtp_sync_block_73 sync2_txpmaresetdone
       (.data_in(txpmaresetdone_i),
        .gt0_rx_cdrlocked_reg(gt0_rx_cdrlocked_reg),
        .gt0_rx_mmcm_reset_out(gt0_rx_mmcm_reset_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_reset_i_reg(sync2_txpmaresetdone_n_0),
        .out(rx_state),
        .reset_time_out_reg(sync2_txpmaresetdone_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_74 sync_RXRESETDONE
       (.data_out(rxresetdone_s2),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_75 sync_data_valid
       (.D({sync_data_valid_n_3,sync_data_valid_n_4,sync_data_valid_n_5}),
        .\FSM_sequential_rx_state_reg[0] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[0]_0 (\FSM_sequential_rx_state[3]_i_7_n_0 ),
        .data_out(data_valid_sync),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_data_valid_in(gt0_data_valid_in),
        .gt0_rx_fsm_reset_done_out(gt0_rx_fsm_reset_done_out),
        .out(rx_state),
        .reset_time_out_reg(reset_time_out_reg_n_0),
        .rx_fsm_reset_done_int_reg(sync_data_valid_n_2),
        .rx_state16_out(rx_state16_out),
        .sysclk_in(sysclk_in),
        .time_out_100us_reg(time_out_100us_reg_n_0),
        .time_out_1us_reg(time_out_1us_reg_n_0),
        .time_out_2ms_reg(\FSM_sequential_rx_state[0]_i_2_n_0 ),
        .time_out_2ms_reg_0(time_out_2ms_reg_n_0),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
  gtp_gtp_sync_block_76 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt0_rx_mmcm_lock_in(gt0_rx_mmcm_lock_in),
        .\mmcm_lock_count_reg[7] (\mmcm_lock_count[9]_i_4__3_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_77 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_rx_state_reg[0] (sync2_txpmaresetdone_n_1),
        .\FSM_sequential_rx_state_reg[0]_0 (reset_time_out_i_5_n_0),
        .\FSM_sequential_rx_state_reg[1] (\FSM_sequential_rx_state[3]_i_3_n_0 ),
        .\FSM_sequential_rx_state_reg[2] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[2]_0 (\FSM_sequential_rx_state[3]_i_11_n_0 ),
        .data_valid_sync(data_valid_sync),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(\FSM_sequential_rx_state[3]_i_4_n_0 ),
        .out(rx_state),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .rxresetdone_s3(rxresetdone_s3),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_tlock_max_reg(\FSM_sequential_rx_state[3]_i_10_n_0 ));
  gtp_gtp_sync_block_78 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
  gtp_gtp_sync_block_79 sync_rx_fsm_reset_done_int
       (.data_out(rx_fsm_reset_done_int_s2),
        .gt0_rx_fsm_reset_done_out(gt0_rx_fsm_reset_done_out),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
  gtp_gtp_sync_block_80 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_81 sync_txpmaresetdone
       (.data_out(txpmaresetdone_s),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt0_txpmaresetdone_out(gt0_txpmaresetdone_out));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    time_out_100us_i_1
       (.I0(time_out_100us_i_2_n_0),
        .I1(time_out_100us_i_3_n_0),
        .I2(time_out_100us_i_4_n_0),
        .I3(time_tlock_max_i_3__3_n_0),
        .I4(time_out_100us_reg_n_0),
        .O(time_out_100us_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_100us_i_2
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[12]),
        .O(time_out_100us_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_100us_i_3
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[2]),
        .O(time_out_100us_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    time_out_100us_i_4
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[13]),
        .O(time_out_100us_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_100us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_100us_i_1_n_0),
        .Q(time_out_100us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    time_out_1us_i_1
       (.I0(time_tlock_max_i_4__3_n_0),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_1us_i_2_n_0),
        .I3(time_out_1us_i_3_n_0),
        .I4(\time_out_counter[0]_i_5_n_0 ),
        .I5(time_out_1us_reg_n_0),
        .O(time_out_1us_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    time_out_1us_i_2
       (.I0(\time_out_counter[0]_i_4_n_0 ),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[13]),
        .O(time_out_1us_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_1us_i_3
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(time_out_1us_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_1us_i_1_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    time_out_2ms_i_1__3
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[7]),
        .I3(\time_out_counter[0]_i_3__3_n_0 ),
        .I4(time_out_2ms_i_2_n_0),
        .I5(time_out_2ms_reg_n_0),
        .O(time_out_2ms_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    time_out_2ms_i_2
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[10]),
        .I4(\time_out_counter[0]_i_5_n_0 ),
        .O(time_out_2ms_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__3_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \time_out_counter[0]_i_10__3 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \time_out_counter[0]_i_1__3 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[7]),
        .I3(\time_out_counter[0]_i_3__3_n_0 ),
        .I4(\time_out_counter[0]_i_4_n_0 ),
        .I5(\time_out_counter[0]_i_5_n_0 ),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \time_out_counter[0]_i_3__3 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(\time_out_counter[0]_i_10__3_n_0 ),
        .O(\time_out_counter[0]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \time_out_counter[0]_i_4 
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[6]),
        .O(\time_out_counter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_5 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .O(\time_out_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__3 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_7__3 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_8__6 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_8__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_9 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__3 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__3 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__3 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__3 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__3 
       (.I0(time_out_counter_reg[18]),
        .O(\time_out_counter[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__3 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_4 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__3 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__3 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__3 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__3 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__3 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__3 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__3 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__3 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__3_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__3_n_0 ,\time_out_counter_reg[0]_i_2__3_n_1 ,\time_out_counter_reg[0]_i_2__3_n_2 ,\time_out_counter_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__3_n_4 ,\time_out_counter_reg[0]_i_2__3_n_5 ,\time_out_counter_reg[0]_i_2__3_n_6 ,\time_out_counter_reg[0]_i_2__3_n_7 }),
        .S({\time_out_counter[0]_i_6__3_n_0 ,\time_out_counter[0]_i_7__3_n_0 ,\time_out_counter[0]_i_8__6_n_0 ,\time_out_counter[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__3_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__3_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__3_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__3 
       (.CI(\time_out_counter_reg[8]_i_1__3_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__3_n_0 ,\time_out_counter_reg[12]_i_1__3_n_1 ,\time_out_counter_reg[12]_i_1__3_n_2 ,\time_out_counter_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__3_n_4 ,\time_out_counter_reg[12]_i_1__3_n_5 ,\time_out_counter_reg[12]_i_1__3_n_6 ,\time_out_counter_reg[12]_i_1__3_n_7 }),
        .S({\time_out_counter[12]_i_2__3_n_0 ,\time_out_counter[12]_i_3__3_n_0 ,\time_out_counter[12]_i_4__3_n_0 ,\time_out_counter[12]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__3_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__3_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__3_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__3_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__3 
       (.CI(\time_out_counter_reg[12]_i_1__3_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__3_n_2 ,\time_out_counter_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1__3_n_5 ,\time_out_counter_reg[16]_i_1__3_n_6 ,\time_out_counter_reg[16]_i_1__3_n_7 }),
        .S({1'b0,\time_out_counter[16]_i_2__3_n_0 ,\time_out_counter[16]_i_3__3_n_0 ,\time_out_counter[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__3_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__3_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__3_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__3_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__3_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__3_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__3 
       (.CI(\time_out_counter_reg[0]_i_2__3_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__3_n_0 ,\time_out_counter_reg[4]_i_1__3_n_1 ,\time_out_counter_reg[4]_i_1__3_n_2 ,\time_out_counter_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__3_n_4 ,\time_out_counter_reg[4]_i_1__3_n_5 ,\time_out_counter_reg[4]_i_1__3_n_6 ,\time_out_counter_reg[4]_i_1__3_n_7 }),
        .S({\time_out_counter[4]_i_2__3_n_0 ,\time_out_counter[4]_i_3__3_n_0 ,\time_out_counter[4]_i_4__3_n_0 ,\time_out_counter[4]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__3_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__3_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__3_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__3_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__3 
       (.CI(\time_out_counter_reg[4]_i_1__3_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__3_n_0 ,\time_out_counter_reg[8]_i_1__3_n_1 ,\time_out_counter_reg[8]_i_1__3_n_2 ,\time_out_counter_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__3_n_4 ,\time_out_counter_reg[8]_i_1__3_n_5 ,\time_out_counter_reg[8]_i_1__3_n_6 ,\time_out_counter_reg[8]_i_1__3_n_7 }),
        .S({\time_out_counter[8]_i_2__3_n_0 ,\time_out_counter[8]_i_3__3_n_0 ,\time_out_counter[8]_i_4__3_n_0 ,\time_out_counter[8]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__3_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__3
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(rx_fsm_reset_done_int_s3),
        .I2(\wait_bypass_count[0]_i_4__3_n_0 ),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__3_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7770000)) 
    time_tlock_max_i_1__3
       (.I0(time_tlock_max_i_2__3_n_0),
        .I1(time_tlock_max_i_3__3_n_0),
        .I2(time_out_counter_reg[13]),
        .I3(time_tlock_max_i_4__3_n_0),
        .I4(check_tlock_max_reg_n_0),
        .I5(time_tlock_max),
        .O(time_tlock_max_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABF)) 
    time_tlock_max_i_2__3
       (.I0(time_out_100us_i_4_n_0),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_100us_i_3_n_0),
        .I3(time_out_counter_reg[5]),
        .I4(time_out_counter_reg[6]),
        .I5(time_tlock_max_i_5__1_n_0),
        .O(time_tlock_max_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    time_tlock_max_i_3__3
       (.I0(time_out_counter_reg[17]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[18]),
        .I4(time_out_counter_reg[16]),
        .O(time_tlock_max_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max_i_4__3
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .O(time_tlock_max_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    time_tlock_max_i_5__1
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[11]),
        .O(time_tlock_max_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__3_n_0),
        .Q(time_tlock_max),
        .R(reset_time_out_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    txpmaresetdone_i_reg
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .CLR(gtrxreset_tx_s),
        .D(txpmaresetdone_s),
        .Q(txpmaresetdone_i));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \wait_bypass_count[0]_i_10__3 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[0]),
        .I4(wait_bypass_count_reg[3]),
        .I5(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[0]_i_10__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__3 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__3 
       (.I0(\wait_bypass_count[0]_i_4__3_n_0 ),
        .I1(rx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \wait_bypass_count[0]_i_4__3 
       (.I0(\wait_bypass_count[0]_i_9__3_n_0 ),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[12]),
        .I3(wait_bypass_count_reg[11]),
        .I4(\wait_bypass_count[0]_i_10__3_n_0 ),
        .O(\wait_bypass_count[0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__3 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__3 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__3 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__3 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \wait_bypass_count[0]_i_9__3 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_9__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__3 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__3 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__3 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__3 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__3 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__3 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__3 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__3 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__3 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__3_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__3_n_0 ,\wait_bypass_count_reg[0]_i_3__3_n_1 ,\wait_bypass_count_reg[0]_i_3__3_n_2 ,\wait_bypass_count_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__3_n_4 ,\wait_bypass_count_reg[0]_i_3__3_n_5 ,\wait_bypass_count_reg[0]_i_3__3_n_6 ,\wait_bypass_count_reg[0]_i_3__3_n_7 }),
        .S({\wait_bypass_count[0]_i_5__3_n_0 ,\wait_bypass_count[0]_i_6__3_n_0 ,\wait_bypass_count[0]_i_7__3_n_0 ,\wait_bypass_count[0]_i_8__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__3_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__3_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__3_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__3 
       (.CI(\wait_bypass_count_reg[8]_i_1__3_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__3_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[12]_i_2__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__3_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__3_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__3_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__3_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__3 
       (.CI(\wait_bypass_count_reg[0]_i_3__3_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__3_n_0 ,\wait_bypass_count_reg[4]_i_1__3_n_1 ,\wait_bypass_count_reg[4]_i_1__3_n_2 ,\wait_bypass_count_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__3_n_4 ,\wait_bypass_count_reg[4]_i_1__3_n_5 ,\wait_bypass_count_reg[4]_i_1__3_n_6 ,\wait_bypass_count_reg[4]_i_1__3_n_7 }),
        .S({\wait_bypass_count[4]_i_2__3_n_0 ,\wait_bypass_count[4]_i_3__3_n_0 ,\wait_bypass_count[4]_i_4__3_n_0 ,\wait_bypass_count[4]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__3_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__3_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__3_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__3_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__3 
       (.CI(\wait_bypass_count_reg[4]_i_1__3_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__3_n_0 ,\wait_bypass_count_reg[8]_i_1__3_n_1 ,\wait_bypass_count_reg[8]_i_1__3_n_2 ,\wait_bypass_count_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__3_n_4 ,\wait_bypass_count_reg[8]_i_1__3_n_5 ,\wait_bypass_count_reg[8]_i_1__3_n_6 ,\wait_bypass_count_reg[8]_i_1__3_n_7 }),
        .S({\wait_bypass_count[8]_i_2__3_n_0 ,\wait_bypass_count[8]_i_3__3_n_0 ,\wait_bypass_count[8]_i_4__3_n_0 ,\wait_bypass_count[8]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__3_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__3_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_10 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_11 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wait_time_cnt[0]_i_1__3 
       (.I0(rx_state[0]),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .O(\wait_time_cnt[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wait_time_cnt[0]_i_2__3 
       (.I0(\wait_time_cnt[0]_i_4__3_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__3_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__3_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__3_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_4__3 
       (.I0(wait_time_cnt_reg[12]),
        .I1(wait_time_cnt_reg[13]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[0]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_time_cnt[0]_i_5__3 
       (.I0(wait_time_cnt_reg[8]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[9]),
        .I3(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[0]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_6__3 
       (.I0(wait_time_cnt_reg[6]),
        .I1(wait_time_cnt_reg[7]),
        .I2(wait_time_cnt_reg[4]),
        .I3(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[0]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_7__3 
       (.I0(wait_time_cnt_reg[1]),
        .I1(wait_time_cnt_reg[2]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_8 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_9 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__3 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__3 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__3 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__3 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__3 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__3 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__3 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__3 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__3 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__3 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__3 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__3 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__3_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__3_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__3_n_0 ,\wait_time_cnt_reg[0]_i_3__3_n_1 ,\wait_time_cnt_reg[0]_i_3__3_n_2 ,\wait_time_cnt_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__3_n_4 ,\wait_time_cnt_reg[0]_i_3__3_n_5 ,\wait_time_cnt_reg[0]_i_3__3_n_6 ,\wait_time_cnt_reg[0]_i_3__3_n_7 }),
        .S({\wait_time_cnt[0]_i_8_n_0 ,\wait_time_cnt[0]_i_9_n_0 ,\wait_time_cnt[0]_i_10_n_0 ,\wait_time_cnt[0]_i_11_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__3_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__3_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__3_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__3 
       (.CI(\wait_time_cnt_reg[8]_i_1__3_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__3_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__3_n_1 ,\wait_time_cnt_reg[12]_i_1__3_n_2 ,\wait_time_cnt_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__3_n_4 ,\wait_time_cnt_reg[12]_i_1__3_n_5 ,\wait_time_cnt_reg[12]_i_1__3_n_6 ,\wait_time_cnt_reg[12]_i_1__3_n_7 }),
        .S({\wait_time_cnt[12]_i_2__3_n_0 ,\wait_time_cnt[12]_i_3__3_n_0 ,\wait_time_cnt[12]_i_4__3_n_0 ,\wait_time_cnt[12]_i_5__3_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__3_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__3_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__3_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__3_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__3_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__3_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__3_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__3_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__3 
       (.CI(\wait_time_cnt_reg[0]_i_3__3_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__3_n_0 ,\wait_time_cnt_reg[4]_i_1__3_n_1 ,\wait_time_cnt_reg[4]_i_1__3_n_2 ,\wait_time_cnt_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__3_n_4 ,\wait_time_cnt_reg[4]_i_1__3_n_5 ,\wait_time_cnt_reg[4]_i_1__3_n_6 ,\wait_time_cnt_reg[4]_i_1__3_n_7 }),
        .S({\wait_time_cnt[4]_i_2__3_n_0 ,\wait_time_cnt[4]_i_3__3_n_0 ,\wait_time_cnt[4]_i_4__3_n_0 ,\wait_time_cnt[4]_i_5__3_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__3_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__3_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__3_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__3_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__3 
       (.CI(\wait_time_cnt_reg[4]_i_1__3_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__3_n_0 ,\wait_time_cnt_reg[8]_i_1__3_n_1 ,\wait_time_cnt_reg[8]_i_1__3_n_2 ,\wait_time_cnt_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__3_n_4 ,\wait_time_cnt_reg[8]_i_1__3_n_5 ,\wait_time_cnt_reg[8]_i_1__3_n_6 ,\wait_time_cnt_reg[8]_i_1__3_n_7 }),
        .S({\wait_time_cnt[8]_i_2__3_n_0 ,\wait_time_cnt[8]_i_3__3_n_0 ,\wait_time_cnt[8]_i_4__3_n_0 ,\wait_time_cnt[8]_i_5__3_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__3_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_RX_STARTUP_FSM" *) 
module gtp_gtp_RX_STARTUP_FSM_0
   (SR,
    gt1_rx_mmcm_reset_out,
    gt1_rx_fsm_reset_done_out,
    gt1_rxuserrdy_in,
    gt0_txoutclk_i2,
    sysclk_in,
    gt1_rxusrclk_in,
    soft_reset_rx_in,
    dont_reset_on_data_error_in,
    gt1_txuserrdy_in,
    gt1_txpmaresetdone_out,
    gt1_rxresetdone_out,
    gt1_rx_mmcm_lock_in,
    gt1_data_valid_in,
    gt0_pll0lock_in,
    gt1_rx_cdrlocked_reg);
  output [0:0]SR;
  output gt1_rx_mmcm_reset_out;
  output gt1_rx_fsm_reset_done_out;
  output gt1_rxuserrdy_in;
  input gt0_txoutclk_i2;
  input sysclk_in;
  input gt1_rxusrclk_in;
  input soft_reset_rx_in;
  input dont_reset_on_data_error_in;
  input gt1_txuserrdy_in;
  input gt1_txpmaresetdone_out;
  input gt1_rxresetdone_out;
  input gt1_rx_mmcm_lock_in;
  input gt1_data_valid_in;
  input gt0_pll0lock_in;
  input gt1_rx_cdrlocked_reg;

  wire \FSM_sequential_rx_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_rx_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_10__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_11__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_3__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_4__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_7__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_9__0_n_0 ;
  wire RXUSERRDY_i_1__0_n_0;
  wire [0:0]SR;
  wire check_tlock_max_i_1__0_n_0;
  wire check_tlock_max_reg_n_0;
  wire clear;
  wire data_valid_sync;
  wire dont_reset_on_data_error_in;
  wire gt0_pll0lock_in;
  wire gt0_txoutclk_i2;
  wire gt1_data_valid_in;
  wire gt1_rx_cdrlocked_reg;
  wire gt1_rx_fsm_reset_done_out;
  wire gt1_rx_mmcm_lock_in;
  wire gt1_rx_mmcm_reset_out;
  wire gt1_rxresetdone_out;
  wire gt1_rxuserrdy_in;
  wire gt1_rxusrclk_in;
  wire gt1_txpmaresetdone_out;
  wire gt1_txuserrdy_in;
  wire gtrxreset_i_i_1__0_n_0;
  wire gtrxreset_tx_i;
  wire gtrxreset_tx_s;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__4_n_0 ;
  wire \init_wait_count[7]_i_3__4_n_0 ;
  wire \init_wait_count[7]_i_4__4_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__4_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__4_n_0 ;
  wire \mmcm_lock_count[9]_i_2__4_n_0 ;
  wire \mmcm_lock_count[9]_i_4__4_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [9:0]p_0_in__10;
  wire [7:1]p_0_in__9;
  wire reset_stage1_tx;
  wire reset_time_out_i_5__0_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__4_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]rx_state;
  wire rx_state16_out;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire sel;
  wire soft_reset_rx_in;
  wire sync2_txpmaresetdone_n_0;
  wire sync2_txpmaresetdone_n_1;
  wire sync_data_valid_n_0;
  wire sync_data_valid_n_2;
  wire sync_data_valid_n_3;
  wire sync_data_valid_n_4;
  wire sync_data_valid_n_5;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_100us_i_1__0_n_0;
  wire time_out_100us_i_2__0_n_0;
  wire time_out_100us_i_3__0_n_0;
  wire time_out_100us_i_4__0_n_0;
  wire time_out_100us_reg_n_0;
  wire time_out_1us_i_1__0_n_0;
  wire time_out_1us_i_2__0_n_0;
  wire time_out_1us_i_3__0_n_0;
  wire time_out_1us_i_4_n_0;
  wire time_out_1us_i_5_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1__4_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__4_n_0 ;
  wire \time_out_counter[0]_i_3__4_n_0 ;
  wire \time_out_counter[0]_i_4__0_n_0 ;
  wire \time_out_counter[0]_i_5__4_n_0 ;
  wire \time_out_counter[0]_i_6__4_n_0 ;
  wire \time_out_counter[0]_i_7__4_n_0 ;
  wire \time_out_counter[0]_i_8_n_0 ;
  wire \time_out_counter[0]_i_9__4_n_0 ;
  wire \time_out_counter[12]_i_2__4_n_0 ;
  wire \time_out_counter[12]_i_3__4_n_0 ;
  wire \time_out_counter[12]_i_4__4_n_0 ;
  wire \time_out_counter[12]_i_5__4_n_0 ;
  wire \time_out_counter[16]_i_2__4_n_0 ;
  wire \time_out_counter[16]_i_3__4_n_0 ;
  wire \time_out_counter[16]_i_4__0_n_0 ;
  wire \time_out_counter[4]_i_2__4_n_0 ;
  wire \time_out_counter[4]_i_3__4_n_0 ;
  wire \time_out_counter[4]_i_4__4_n_0 ;
  wire \time_out_counter[4]_i_5__4_n_0 ;
  wire \time_out_counter[8]_i_2__4_n_0 ;
  wire \time_out_counter[8]_i_3__4_n_0 ;
  wire \time_out_counter[8]_i_4__4_n_0 ;
  wire \time_out_counter[8]_i_5__4_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__4_n_0 ;
  wire \time_out_counter_reg[0]_i_2__4_n_1 ;
  wire \time_out_counter_reg[0]_i_2__4_n_2 ;
  wire \time_out_counter_reg[0]_i_2__4_n_3 ;
  wire \time_out_counter_reg[0]_i_2__4_n_4 ;
  wire \time_out_counter_reg[0]_i_2__4_n_5 ;
  wire \time_out_counter_reg[0]_i_2__4_n_6 ;
  wire \time_out_counter_reg[0]_i_2__4_n_7 ;
  wire \time_out_counter_reg[12]_i_1__4_n_0 ;
  wire \time_out_counter_reg[12]_i_1__4_n_1 ;
  wire \time_out_counter_reg[12]_i_1__4_n_2 ;
  wire \time_out_counter_reg[12]_i_1__4_n_3 ;
  wire \time_out_counter_reg[12]_i_1__4_n_4 ;
  wire \time_out_counter_reg[12]_i_1__4_n_5 ;
  wire \time_out_counter_reg[12]_i_1__4_n_6 ;
  wire \time_out_counter_reg[12]_i_1__4_n_7 ;
  wire \time_out_counter_reg[16]_i_1__4_n_2 ;
  wire \time_out_counter_reg[16]_i_1__4_n_3 ;
  wire \time_out_counter_reg[16]_i_1__4_n_5 ;
  wire \time_out_counter_reg[16]_i_1__4_n_6 ;
  wire \time_out_counter_reg[16]_i_1__4_n_7 ;
  wire \time_out_counter_reg[4]_i_1__4_n_0 ;
  wire \time_out_counter_reg[4]_i_1__4_n_1 ;
  wire \time_out_counter_reg[4]_i_1__4_n_2 ;
  wire \time_out_counter_reg[4]_i_1__4_n_3 ;
  wire \time_out_counter_reg[4]_i_1__4_n_4 ;
  wire \time_out_counter_reg[4]_i_1__4_n_5 ;
  wire \time_out_counter_reg[4]_i_1__4_n_6 ;
  wire \time_out_counter_reg[4]_i_1__4_n_7 ;
  wire \time_out_counter_reg[8]_i_1__4_n_0 ;
  wire \time_out_counter_reg[8]_i_1__4_n_1 ;
  wire \time_out_counter_reg[8]_i_1__4_n_2 ;
  wire \time_out_counter_reg[8]_i_1__4_n_3 ;
  wire \time_out_counter_reg[8]_i_1__4_n_4 ;
  wire \time_out_counter_reg[8]_i_1__4_n_5 ;
  wire \time_out_counter_reg[8]_i_1__4_n_6 ;
  wire \time_out_counter_reg[8]_i_1__4_n_7 ;
  wire time_out_wait_bypass_i_1__4_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max_i_1__4_n_0;
  wire time_tlock_max_i_2__4_n_0;
  wire time_tlock_max_i_3__4_n_0;
  wire time_tlock_max_i_4__4_n_0;
  wire time_tlock_max_i_5__2_n_0;
  wire txpmaresetdone_i;
  wire txpmaresetdone_s;
  wire \wait_bypass_count[0]_i_10__4_n_0 ;
  wire \wait_bypass_count[0]_i_2__4_n_0 ;
  wire \wait_bypass_count[0]_i_4__4_n_0 ;
  wire \wait_bypass_count[0]_i_5__4_n_0 ;
  wire \wait_bypass_count[0]_i_6__4_n_0 ;
  wire \wait_bypass_count[0]_i_7__4_n_0 ;
  wire \wait_bypass_count[0]_i_8__4_n_0 ;
  wire \wait_bypass_count[0]_i_9__4_n_0 ;
  wire \wait_bypass_count[12]_i_2__4_n_0 ;
  wire \wait_bypass_count[4]_i_2__4_n_0 ;
  wire \wait_bypass_count[4]_i_3__4_n_0 ;
  wire \wait_bypass_count[4]_i_4__4_n_0 ;
  wire \wait_bypass_count[4]_i_5__4_n_0 ;
  wire \wait_bypass_count[8]_i_2__4_n_0 ;
  wire \wait_bypass_count[8]_i_3__4_n_0 ;
  wire \wait_bypass_count[8]_i_4__4_n_0 ;
  wire \wait_bypass_count[8]_i_5__4_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__4_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__4_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__4_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__4_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__4_n_7 ;
  wire \wait_time_cnt[0]_i_10__0_n_0 ;
  wire \wait_time_cnt[0]_i_11__0_n_0 ;
  wire \wait_time_cnt[0]_i_1__4_n_0 ;
  wire \wait_time_cnt[0]_i_4__4_n_0 ;
  wire \wait_time_cnt[0]_i_5__4_n_0 ;
  wire \wait_time_cnt[0]_i_6__4_n_0 ;
  wire \wait_time_cnt[0]_i_7__4_n_0 ;
  wire \wait_time_cnt[0]_i_8__0_n_0 ;
  wire \wait_time_cnt[0]_i_9__0_n_0 ;
  wire \wait_time_cnt[12]_i_2__4_n_0 ;
  wire \wait_time_cnt[12]_i_3__4_n_0 ;
  wire \wait_time_cnt[12]_i_4__4_n_0 ;
  wire \wait_time_cnt[12]_i_5__4_n_0 ;
  wire \wait_time_cnt[4]_i_2__4_n_0 ;
  wire \wait_time_cnt[4]_i_3__4_n_0 ;
  wire \wait_time_cnt[4]_i_4__4_n_0 ;
  wire \wait_time_cnt[4]_i_5__4_n_0 ;
  wire \wait_time_cnt[8]_i_2__4_n_0 ;
  wire \wait_time_cnt[8]_i_3__4_n_0 ;
  wire \wait_time_cnt[8]_i_4__4_n_0 ;
  wire \wait_time_cnt[8]_i_5__4_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__4_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__4_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__4_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__4_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__4_n_7 ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__4_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCF40CF4F00000000)) 
    \FSM_sequential_rx_state[0]_i_2__0 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(reset_time_out_reg_n_0),
        .I4(time_tlock_max),
        .I5(rx_state[0]),
        .O(\FSM_sequential_rx_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000343430F0)) 
    \FSM_sequential_rx_state[2]_i_1__0 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state16_out),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(\FSM_sequential_rx_state[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[2]_i_2__0 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state16_out));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \FSM_sequential_rx_state[3]_i_10__0 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \FSM_sequential_rx_state[3]_i_11__0 
       (.I0(rx_state[2]),
        .I1(time_out_2ms_reg_n_0),
        .I2(reset_time_out_reg_n_0),
        .I3(rxresetdone_s3),
        .O(\FSM_sequential_rx_state[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \FSM_sequential_rx_state[3]_i_3__0 
       (.I0(\wait_time_cnt[0]_i_4__4_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__4_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__4_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__4_n_0 ),
        .I4(rx_state[1]),
        .I5(\FSM_sequential_rx_state[3]_i_9__0_n_0 ),
        .O(\FSM_sequential_rx_state[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_rx_state[3]_i_4__0 
       (.I0(init_wait_done_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \FSM_sequential_rx_state[3]_i_7__0 
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(time_out_2ms_reg_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(\FSM_sequential_rx_state[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[3]_i_9__0 
       (.I0(rx_state[2]),
        .I1(gt1_rx_cdrlocked_reg),
        .O(\FSM_sequential_rx_state[3]_i_9__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_5),
        .Q(rx_state[0]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_4),
        .Q(rx_state[1]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_rx_state[2]_i_1__0_n_0 ),
        .Q(rx_state[2]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_3),
        .Q(rx_state[3]),
        .R(soft_reset_rx_in));
  LUT6 #(
    .INIT(64'hFFFBFFFB40000000)) 
    RXUSERRDY_i_1__0
       (.I0(rx_state[3]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(gt1_txuserrdy_in),
        .I5(gt1_rxuserrdy_in),
        .O(RXUSERRDY_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(RXUSERRDY_i_1__0_n_0),
        .Q(gt1_rxuserrdy_in),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    check_tlock_max_i_1__0
       (.I0(check_tlock_max_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(rx_state[0]),
        .I4(rx_state[2]),
        .O(check_tlock_max_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(check_tlock_max_i_1__0_n_0),
        .Q(check_tlock_max_reg_n_0),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gtrxreset_i_i_1__0
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(rx_state[3]),
        .I4(SR),
        .O(gtrxreset_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gtrxreset_i_i_1__0_n_0),
        .Q(SR),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_rx_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(SR),
        .Q(gtrxreset_tx_i),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__4 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__4 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__4 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__4 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__4 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__4 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__9[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__4 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__4_n_0 ),
        .O(p_0_in__9[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__4 
       (.I0(\init_wait_count[7]_i_3__4_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__4 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__4_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__9[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__4 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__4 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(\init_wait_count[0]_i_1__4_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__9[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__4
       (.I0(\init_wait_count[7]_i_3__4_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_rx_in),
        .D(init_wait_done_i_1__4_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__4 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__4 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__4 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[3]_i_1__4 
       (.I0(mmcm_lock_count_reg[3]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[2]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__4 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__4 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__10[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mmcm_lock_count[6]_i_1__4 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__4_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \mmcm_lock_count[7]_i_1__4 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__4_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__10[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mmcm_lock_count[8]_i_1__4 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[7]),
        .I2(mmcm_lock_count_reg[6]),
        .I3(mmcm_lock_count_reg[5]),
        .I4(mmcm_lock_count_reg[4]),
        .I5(\mmcm_lock_count[8]_i_2__4_n_0 ),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mmcm_lock_count[8]_i_2__4 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .I3(mmcm_lock_count_reg[3]),
        .O(\mmcm_lock_count[8]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__4 
       (.I0(\mmcm_lock_count[9]_i_4__4_n_0 ),
        .I1(mmcm_lock_count_reg[9]),
        .I2(mmcm_lock_count_reg[8]),
        .O(\mmcm_lock_count[9]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__4 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__4_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__10[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \mmcm_lock_count[9]_i_4__4 
       (.I0(\mmcm_lock_count[8]_i_2__4_n_0 ),
        .I1(mmcm_lock_count_reg[4]),
        .I2(mmcm_lock_count_reg[5]),
        .I3(mmcm_lock_count_reg[6]),
        .I4(mmcm_lock_count_reg[7]),
        .O(\mmcm_lock_count[9]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__4_n_0 ),
        .D(p_0_in__10[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    mmcm_reset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync2_txpmaresetdone_n_0),
        .Q(gt1_rx_mmcm_reset_out),
        .R(soft_reset_rx_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync1_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset_tx_i),
        .Q(reset_stage1_tx));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync2_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(reset_stage1_tx),
        .PRE(gtrxreset_tx_i),
        .Q(gtrxreset_tx_s));
  LUT6 #(
    .INIT(64'h000000000000D8FF)) 
    reset_time_out_i_5__0
       (.I0(rx_state[0]),
        .I1(mmcm_lock_reclocked),
        .I2(gt1_rx_cdrlocked_reg),
        .I3(rx_state[2]),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(reset_time_out_i_5__0_n_0));
  FDSE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .S(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFEF0100)) 
    run_phase_alignment_int_i_1__4
       (.I0(rx_state[1]),
        .I1(rx_state[2]),
        .I2(rx_state[0]),
        .I3(rx_state[3]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__4_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_data_valid_n_2),
        .Q(gt1_rx_fsm_reset_done_out),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_s3_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
  gtp_gtp_sync_block_58 sync2_txpmaresetdone
       (.data_in(txpmaresetdone_i),
        .gt1_rx_cdrlocked_reg(gt1_rx_cdrlocked_reg),
        .gt1_rx_mmcm_reset_out(gt1_rx_mmcm_reset_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_reset_i_reg(sync2_txpmaresetdone_n_0),
        .out(rx_state),
        .reset_time_out_reg(sync2_txpmaresetdone_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_59 sync_RXRESETDONE
       (.data_out(rxresetdone_s2),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_60 sync_data_valid
       (.D({sync_data_valid_n_3,sync_data_valid_n_4,sync_data_valid_n_5}),
        .\FSM_sequential_rx_state_reg[0] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[0]_0 (\FSM_sequential_rx_state[3]_i_7__0_n_0 ),
        .data_out(data_valid_sync),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt1_data_valid_in(gt1_data_valid_in),
        .gt1_rx_fsm_reset_done_out(gt1_rx_fsm_reset_done_out),
        .out(rx_state),
        .reset_time_out_reg(reset_time_out_reg_n_0),
        .rx_fsm_reset_done_int_reg(sync_data_valid_n_2),
        .rx_state16_out(rx_state16_out),
        .sysclk_in(sysclk_in),
        .time_out_100us_reg(time_out_100us_reg_n_0),
        .time_out_1us_reg(time_out_1us_reg_n_0),
        .time_out_2ms_reg(\FSM_sequential_rx_state[0]_i_2__0_n_0 ),
        .time_out_2ms_reg_0(time_out_2ms_reg_n_0),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
  gtp_gtp_sync_block_61 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt1_rx_mmcm_lock_in(gt1_rx_mmcm_lock_in),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[9]_i_4__4_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_62 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_rx_state_reg[0] (sync2_txpmaresetdone_n_1),
        .\FSM_sequential_rx_state_reg[0]_0 (reset_time_out_i_5__0_n_0),
        .\FSM_sequential_rx_state_reg[1] (\FSM_sequential_rx_state[3]_i_3__0_n_0 ),
        .\FSM_sequential_rx_state_reg[2] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[2]_0 (\FSM_sequential_rx_state[3]_i_11__0_n_0 ),
        .data_valid_sync(data_valid_sync),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(\FSM_sequential_rx_state[3]_i_4__0_n_0 ),
        .out(rx_state),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .rxresetdone_s3(rxresetdone_s3),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_tlock_max_reg(\FSM_sequential_rx_state[3]_i_10__0_n_0 ));
  gtp_gtp_sync_block_63 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt1_rxusrclk_in(gt1_rxusrclk_in));
  gtp_gtp_sync_block_64 sync_rx_fsm_reset_done_int
       (.data_out(rx_fsm_reset_done_int_s2),
        .gt1_rx_fsm_reset_done_out(gt1_rx_fsm_reset_done_out),
        .gt1_rxusrclk_in(gt1_rxusrclk_in));
  gtp_gtp_sync_block_65 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_66 sync_txpmaresetdone
       (.data_out(txpmaresetdone_s),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt1_txpmaresetdone_out(gt1_txpmaresetdone_out));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    time_out_100us_i_1__0
       (.I0(time_out_100us_i_2__0_n_0),
        .I1(time_out_100us_i_3__0_n_0),
        .I2(time_out_100us_i_4__0_n_0),
        .I3(time_tlock_max_i_3__4_n_0),
        .I4(time_out_100us_reg_n_0),
        .O(time_out_100us_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_100us_i_2__0
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[12]),
        .O(time_out_100us_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_100us_i_3__0
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[2]),
        .O(time_out_100us_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    time_out_100us_i_4__0
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[13]),
        .O(time_out_100us_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_100us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_100us_i_1__0_n_0),
        .Q(time_out_100us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    time_out_1us_i_1__0
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_1us_i_2__0_n_0),
        .I4(time_out_1us_i_3__0_n_0),
        .I5(time_out_1us_reg_n_0),
        .O(time_out_1us_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_1us_i_2__0
       (.I0(time_out_counter_reg[8]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[2]),
        .I4(time_out_1us_i_4_n_0),
        .I5(time_out_1us_i_5_n_0),
        .O(time_out_1us_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    time_out_1us_i_3__0
       (.I0(\time_out_counter[0]_i_10__4_n_0 ),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[18]),
        .I4(time_out_counter_reg[16]),
        .O(time_out_1us_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_1us_i_4
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(time_out_1us_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_1us_i_5
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(time_out_1us_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_1us_i_1__0_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    time_out_2ms_i_1__4
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[13]),
        .I3(\time_out_counter[0]_i_3__4_n_0 ),
        .I4(\time_out_counter[0]_i_4__0_n_0 ),
        .I5(time_out_2ms_reg_n_0),
        .O(time_out_2ms_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__4_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    \time_out_counter[0]_i_10__4 
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[6]),
        .O(\time_out_counter[0]_i_10__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \time_out_counter[0]_i_1__4 
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[13]),
        .I3(\time_out_counter[0]_i_3__4_n_0 ),
        .I4(\time_out_counter[0]_i_4__0_n_0 ),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \time_out_counter[0]_i_3__4 
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[18]),
        .I3(time_out_counter_reg[15]),
        .I4(\time_out_counter[0]_i_9__4_n_0 ),
        .O(\time_out_counter[0]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \time_out_counter[0]_i_4__0 
       (.I0(\time_out_counter[0]_i_10__4_n_0 ),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[0]),
        .I4(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__4 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__4 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_7__4 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_8 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \time_out_counter[0]_i_9__4 
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[16]),
        .O(\time_out_counter[0]_i_9__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__4 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__4 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__4 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__4 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__4 
       (.I0(time_out_counter_reg[18]),
        .O(\time_out_counter[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__4 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_4__0 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__4 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__4 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__4 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__4 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__4 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__4 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__4 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__4 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__4_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__4_n_0 ,\time_out_counter_reg[0]_i_2__4_n_1 ,\time_out_counter_reg[0]_i_2__4_n_2 ,\time_out_counter_reg[0]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__4_n_4 ,\time_out_counter_reg[0]_i_2__4_n_5 ,\time_out_counter_reg[0]_i_2__4_n_6 ,\time_out_counter_reg[0]_i_2__4_n_7 }),
        .S({\time_out_counter[0]_i_5__4_n_0 ,\time_out_counter[0]_i_6__4_n_0 ,\time_out_counter[0]_i_7__4_n_0 ,\time_out_counter[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__4_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__4_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__4_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__4 
       (.CI(\time_out_counter_reg[8]_i_1__4_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__4_n_0 ,\time_out_counter_reg[12]_i_1__4_n_1 ,\time_out_counter_reg[12]_i_1__4_n_2 ,\time_out_counter_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__4_n_4 ,\time_out_counter_reg[12]_i_1__4_n_5 ,\time_out_counter_reg[12]_i_1__4_n_6 ,\time_out_counter_reg[12]_i_1__4_n_7 }),
        .S({\time_out_counter[12]_i_2__4_n_0 ,\time_out_counter[12]_i_3__4_n_0 ,\time_out_counter[12]_i_4__4_n_0 ,\time_out_counter[12]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__4_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__4_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__4_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__4_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__4 
       (.CI(\time_out_counter_reg[12]_i_1__4_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__4_n_2 ,\time_out_counter_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1__4_n_5 ,\time_out_counter_reg[16]_i_1__4_n_6 ,\time_out_counter_reg[16]_i_1__4_n_7 }),
        .S({1'b0,\time_out_counter[16]_i_2__4_n_0 ,\time_out_counter[16]_i_3__4_n_0 ,\time_out_counter[16]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__4_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__4_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__4_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__4_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__4_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__4_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__4 
       (.CI(\time_out_counter_reg[0]_i_2__4_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__4_n_0 ,\time_out_counter_reg[4]_i_1__4_n_1 ,\time_out_counter_reg[4]_i_1__4_n_2 ,\time_out_counter_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__4_n_4 ,\time_out_counter_reg[4]_i_1__4_n_5 ,\time_out_counter_reg[4]_i_1__4_n_6 ,\time_out_counter_reg[4]_i_1__4_n_7 }),
        .S({\time_out_counter[4]_i_2__4_n_0 ,\time_out_counter[4]_i_3__4_n_0 ,\time_out_counter[4]_i_4__4_n_0 ,\time_out_counter[4]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__4_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__4_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__4_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__4_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__4 
       (.CI(\time_out_counter_reg[4]_i_1__4_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__4_n_0 ,\time_out_counter_reg[8]_i_1__4_n_1 ,\time_out_counter_reg[8]_i_1__4_n_2 ,\time_out_counter_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__4_n_4 ,\time_out_counter_reg[8]_i_1__4_n_5 ,\time_out_counter_reg[8]_i_1__4_n_6 ,\time_out_counter_reg[8]_i_1__4_n_7 }),
        .S({\time_out_counter[8]_i_2__4_n_0 ,\time_out_counter[8]_i_3__4_n_0 ,\time_out_counter[8]_i_4__4_n_0 ,\time_out_counter[8]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__4_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__4
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(rx_fsm_reset_done_int_s3),
        .I2(\wait_bypass_count[0]_i_4__4_n_0 ),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__4_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7770000)) 
    time_tlock_max_i_1__4
       (.I0(time_tlock_max_i_2__4_n_0),
        .I1(time_tlock_max_i_3__4_n_0),
        .I2(time_out_counter_reg[13]),
        .I3(time_tlock_max_i_4__4_n_0),
        .I4(check_tlock_max_reg_n_0),
        .I5(time_tlock_max),
        .O(time_tlock_max_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABF)) 
    time_tlock_max_i_2__4
       (.I0(time_out_100us_i_4__0_n_0),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_100us_i_3__0_n_0),
        .I3(time_out_counter_reg[5]),
        .I4(time_out_counter_reg[6]),
        .I5(time_tlock_max_i_5__2_n_0),
        .O(time_tlock_max_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    time_tlock_max_i_3__4
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[17]),
        .O(time_tlock_max_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max_i_4__4
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .O(time_tlock_max_i_4__4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    time_tlock_max_i_5__2
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[11]),
        .O(time_tlock_max_i_5__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__4_n_0),
        .Q(time_tlock_max),
        .R(reset_time_out_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    txpmaresetdone_i_reg
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .CLR(gtrxreset_tx_s),
        .D(txpmaresetdone_s),
        .Q(txpmaresetdone_i));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \wait_bypass_count[0]_i_10__4 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[0]),
        .I4(wait_bypass_count_reg[3]),
        .I5(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[0]_i_10__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__4 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__4 
       (.I0(\wait_bypass_count[0]_i_4__4_n_0 ),
        .I1(rx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \wait_bypass_count[0]_i_4__4 
       (.I0(\wait_bypass_count[0]_i_9__4_n_0 ),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[12]),
        .I3(wait_bypass_count_reg[11]),
        .I4(\wait_bypass_count[0]_i_10__4_n_0 ),
        .O(\wait_bypass_count[0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__4 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__4 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__4 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__4 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \wait_bypass_count[0]_i_9__4 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_9__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__4 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__4 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__4 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__4 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__4 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__4 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__4 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__4 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__4 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__4_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__4_n_0 ,\wait_bypass_count_reg[0]_i_3__4_n_1 ,\wait_bypass_count_reg[0]_i_3__4_n_2 ,\wait_bypass_count_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__4_n_4 ,\wait_bypass_count_reg[0]_i_3__4_n_5 ,\wait_bypass_count_reg[0]_i_3__4_n_6 ,\wait_bypass_count_reg[0]_i_3__4_n_7 }),
        .S({\wait_bypass_count[0]_i_5__4_n_0 ,\wait_bypass_count[0]_i_6__4_n_0 ,\wait_bypass_count[0]_i_7__4_n_0 ,\wait_bypass_count[0]_i_8__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__4_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__4_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__4_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__4 
       (.CI(\wait_bypass_count_reg[8]_i_1__4_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[12]_i_2__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__4_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__4_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__4_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__4_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__4 
       (.CI(\wait_bypass_count_reg[0]_i_3__4_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__4_n_0 ,\wait_bypass_count_reg[4]_i_1__4_n_1 ,\wait_bypass_count_reg[4]_i_1__4_n_2 ,\wait_bypass_count_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__4_n_4 ,\wait_bypass_count_reg[4]_i_1__4_n_5 ,\wait_bypass_count_reg[4]_i_1__4_n_6 ,\wait_bypass_count_reg[4]_i_1__4_n_7 }),
        .S({\wait_bypass_count[4]_i_2__4_n_0 ,\wait_bypass_count[4]_i_3__4_n_0 ,\wait_bypass_count[4]_i_4__4_n_0 ,\wait_bypass_count[4]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__4_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__4_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__4_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__4_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__4 
       (.CI(\wait_bypass_count_reg[4]_i_1__4_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__4_n_0 ,\wait_bypass_count_reg[8]_i_1__4_n_1 ,\wait_bypass_count_reg[8]_i_1__4_n_2 ,\wait_bypass_count_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__4_n_4 ,\wait_bypass_count_reg[8]_i_1__4_n_5 ,\wait_bypass_count_reg[8]_i_1__4_n_6 ,\wait_bypass_count_reg[8]_i_1__4_n_7 }),
        .S({\wait_bypass_count[8]_i_2__4_n_0 ,\wait_bypass_count[8]_i_3__4_n_0 ,\wait_bypass_count[8]_i_4__4_n_0 ,\wait_bypass_count[8]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt1_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__4_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__4_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_10__0 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_11__0 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wait_time_cnt[0]_i_1__4 
       (.I0(rx_state[0]),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .O(\wait_time_cnt[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wait_time_cnt[0]_i_2__4 
       (.I0(\wait_time_cnt[0]_i_4__4_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__4_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__4_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__4_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_4__4 
       (.I0(wait_time_cnt_reg[12]),
        .I1(wait_time_cnt_reg[13]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[0]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_time_cnt[0]_i_5__4 
       (.I0(wait_time_cnt_reg[8]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[9]),
        .I3(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[0]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_6__4 
       (.I0(wait_time_cnt_reg[6]),
        .I1(wait_time_cnt_reg[7]),
        .I2(wait_time_cnt_reg[4]),
        .I3(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[0]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_7__4 
       (.I0(wait_time_cnt_reg[1]),
        .I1(wait_time_cnt_reg[2]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_8__0 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_9__0 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__4 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__4 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__4 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__4 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__4 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__4 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__4 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__4 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__4 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__4 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__4 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__4 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__4_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__4_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__4_n_0 ,\wait_time_cnt_reg[0]_i_3__4_n_1 ,\wait_time_cnt_reg[0]_i_3__4_n_2 ,\wait_time_cnt_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__4_n_4 ,\wait_time_cnt_reg[0]_i_3__4_n_5 ,\wait_time_cnt_reg[0]_i_3__4_n_6 ,\wait_time_cnt_reg[0]_i_3__4_n_7 }),
        .S({\wait_time_cnt[0]_i_8__0_n_0 ,\wait_time_cnt[0]_i_9__0_n_0 ,\wait_time_cnt[0]_i_10__0_n_0 ,\wait_time_cnt[0]_i_11__0_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__4_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__4_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__4_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__4 
       (.CI(\wait_time_cnt_reg[8]_i_1__4_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__4_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__4_n_1 ,\wait_time_cnt_reg[12]_i_1__4_n_2 ,\wait_time_cnt_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__4_n_4 ,\wait_time_cnt_reg[12]_i_1__4_n_5 ,\wait_time_cnt_reg[12]_i_1__4_n_6 ,\wait_time_cnt_reg[12]_i_1__4_n_7 }),
        .S({\wait_time_cnt[12]_i_2__4_n_0 ,\wait_time_cnt[12]_i_3__4_n_0 ,\wait_time_cnt[12]_i_4__4_n_0 ,\wait_time_cnt[12]_i_5__4_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__4_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__4_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__4_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__4_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__4_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__4_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__4_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__4_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__4 
       (.CI(\wait_time_cnt_reg[0]_i_3__4_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__4_n_0 ,\wait_time_cnt_reg[4]_i_1__4_n_1 ,\wait_time_cnt_reg[4]_i_1__4_n_2 ,\wait_time_cnt_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__4_n_4 ,\wait_time_cnt_reg[4]_i_1__4_n_5 ,\wait_time_cnt_reg[4]_i_1__4_n_6 ,\wait_time_cnt_reg[4]_i_1__4_n_7 }),
        .S({\wait_time_cnt[4]_i_2__4_n_0 ,\wait_time_cnt[4]_i_3__4_n_0 ,\wait_time_cnt[4]_i_4__4_n_0 ,\wait_time_cnt[4]_i_5__4_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__4_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__4_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__4_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__4_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__4 
       (.CI(\wait_time_cnt_reg[4]_i_1__4_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__4_n_0 ,\wait_time_cnt_reg[8]_i_1__4_n_1 ,\wait_time_cnt_reg[8]_i_1__4_n_2 ,\wait_time_cnt_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__4_n_4 ,\wait_time_cnt_reg[8]_i_1__4_n_5 ,\wait_time_cnt_reg[8]_i_1__4_n_6 ,\wait_time_cnt_reg[8]_i_1__4_n_7 }),
        .S({\wait_time_cnt[8]_i_2__4_n_0 ,\wait_time_cnt[8]_i_3__4_n_0 ,\wait_time_cnt[8]_i_4__4_n_0 ,\wait_time_cnt[8]_i_5__4_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__4_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__4_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_RX_STARTUP_FSM" *) 
module gtp_gtp_RX_STARTUP_FSM_2
   (SR,
    gt2_rx_mmcm_reset_out,
    gt2_rx_fsm_reset_done_out,
    gt2_rxuserrdy_in,
    gt0_txoutclk_i2,
    sysclk_in,
    gt2_rxusrclk_in,
    soft_reset_rx_in,
    dont_reset_on_data_error_in,
    gt2_txuserrdy_in,
    gt2_txpmaresetdone_out,
    gt2_rxresetdone_out,
    gt2_rx_mmcm_lock_in,
    gt2_data_valid_in,
    gt0_pll0lock_in,
    gt2_rx_cdrlocked_reg);
  output [0:0]SR;
  output gt2_rx_mmcm_reset_out;
  output gt2_rx_fsm_reset_done_out;
  output gt2_rxuserrdy_in;
  input gt0_txoutclk_i2;
  input sysclk_in;
  input gt2_rxusrclk_in;
  input soft_reset_rx_in;
  input dont_reset_on_data_error_in;
  input gt2_txuserrdy_in;
  input gt2_txpmaresetdone_out;
  input gt2_rxresetdone_out;
  input gt2_rx_mmcm_lock_in;
  input gt2_data_valid_in;
  input gt0_pll0lock_in;
  input gt2_rx_cdrlocked_reg;

  wire \FSM_sequential_rx_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_rx_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_10__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_11__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_3__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_4__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_7__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_9__1_n_0 ;
  wire RXUSERRDY_i_1__1_n_0;
  wire [0:0]SR;
  wire check_tlock_max_i_1__1_n_0;
  wire check_tlock_max_reg_n_0;
  wire clear;
  wire data_valid_sync;
  wire dont_reset_on_data_error_in;
  wire gt0_pll0lock_in;
  wire gt0_txoutclk_i2;
  wire gt2_data_valid_in;
  wire gt2_rx_cdrlocked_reg;
  wire gt2_rx_fsm_reset_done_out;
  wire gt2_rx_mmcm_lock_in;
  wire gt2_rx_mmcm_reset_out;
  wire gt2_rxresetdone_out;
  wire gt2_rxuserrdy_in;
  wire gt2_rxusrclk_in;
  wire gt2_txpmaresetdone_out;
  wire gt2_txuserrdy_in;
  wire gtrxreset_i_i_1__1_n_0;
  wire gtrxreset_tx_i;
  wire gtrxreset_tx_s;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__5_n_0 ;
  wire \init_wait_count[7]_i_3__5_n_0 ;
  wire \init_wait_count[7]_i_4__5_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__5_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__5_n_0 ;
  wire \mmcm_lock_count[9]_i_2__5_n_0 ;
  wire \mmcm_lock_count[9]_i_4__5_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__11;
  wire [9:0]p_0_in__12;
  wire reset_stage1_tx;
  wire reset_time_out_i_5__1_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__5_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]rx_state;
  wire rx_state16_out;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire sel;
  wire soft_reset_rx_in;
  wire sync2_txpmaresetdone_n_0;
  wire sync2_txpmaresetdone_n_1;
  wire sync_data_valid_n_0;
  wire sync_data_valid_n_2;
  wire sync_data_valid_n_3;
  wire sync_data_valid_n_4;
  wire sync_data_valid_n_5;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_100us_i_1__1_n_0;
  wire time_out_100us_i_2__1_n_0;
  wire time_out_100us_i_3__1_n_0;
  wire time_out_100us_i_4__1_n_0;
  wire time_out_100us_reg_n_0;
  wire time_out_1us_i_1__1_n_0;
  wire time_out_1us_i_2__1_n_0;
  wire time_out_1us_i_3__1_n_0;
  wire time_out_1us_i_4__0_n_0;
  wire time_out_1us_i_5__0_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1__5_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_3__5_n_0 ;
  wire \time_out_counter[0]_i_4__1_n_0 ;
  wire \time_out_counter[0]_i_5__5_n_0 ;
  wire \time_out_counter[0]_i_6__5_n_0 ;
  wire \time_out_counter[0]_i_7__5_n_0 ;
  wire \time_out_counter[0]_i_8__0_n_0 ;
  wire \time_out_counter[0]_i_9__5_n_0 ;
  wire \time_out_counter[12]_i_2__5_n_0 ;
  wire \time_out_counter[12]_i_3__5_n_0 ;
  wire \time_out_counter[12]_i_4__5_n_0 ;
  wire \time_out_counter[12]_i_5__5_n_0 ;
  wire \time_out_counter[16]_i_2__5_n_0 ;
  wire \time_out_counter[16]_i_3__5_n_0 ;
  wire \time_out_counter[16]_i_4__1_n_0 ;
  wire \time_out_counter[4]_i_2__5_n_0 ;
  wire \time_out_counter[4]_i_3__5_n_0 ;
  wire \time_out_counter[4]_i_4__5_n_0 ;
  wire \time_out_counter[4]_i_5__5_n_0 ;
  wire \time_out_counter[8]_i_2__5_n_0 ;
  wire \time_out_counter[8]_i_3__5_n_0 ;
  wire \time_out_counter[8]_i_4__5_n_0 ;
  wire \time_out_counter[8]_i_5__5_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__5_n_0 ;
  wire \time_out_counter_reg[0]_i_2__5_n_1 ;
  wire \time_out_counter_reg[0]_i_2__5_n_2 ;
  wire \time_out_counter_reg[0]_i_2__5_n_3 ;
  wire \time_out_counter_reg[0]_i_2__5_n_4 ;
  wire \time_out_counter_reg[0]_i_2__5_n_5 ;
  wire \time_out_counter_reg[0]_i_2__5_n_6 ;
  wire \time_out_counter_reg[0]_i_2__5_n_7 ;
  wire \time_out_counter_reg[12]_i_1__5_n_0 ;
  wire \time_out_counter_reg[12]_i_1__5_n_1 ;
  wire \time_out_counter_reg[12]_i_1__5_n_2 ;
  wire \time_out_counter_reg[12]_i_1__5_n_3 ;
  wire \time_out_counter_reg[12]_i_1__5_n_4 ;
  wire \time_out_counter_reg[12]_i_1__5_n_5 ;
  wire \time_out_counter_reg[12]_i_1__5_n_6 ;
  wire \time_out_counter_reg[12]_i_1__5_n_7 ;
  wire \time_out_counter_reg[16]_i_1__5_n_2 ;
  wire \time_out_counter_reg[16]_i_1__5_n_3 ;
  wire \time_out_counter_reg[16]_i_1__5_n_5 ;
  wire \time_out_counter_reg[16]_i_1__5_n_6 ;
  wire \time_out_counter_reg[16]_i_1__5_n_7 ;
  wire \time_out_counter_reg[4]_i_1__5_n_0 ;
  wire \time_out_counter_reg[4]_i_1__5_n_1 ;
  wire \time_out_counter_reg[4]_i_1__5_n_2 ;
  wire \time_out_counter_reg[4]_i_1__5_n_3 ;
  wire \time_out_counter_reg[4]_i_1__5_n_4 ;
  wire \time_out_counter_reg[4]_i_1__5_n_5 ;
  wire \time_out_counter_reg[4]_i_1__5_n_6 ;
  wire \time_out_counter_reg[4]_i_1__5_n_7 ;
  wire \time_out_counter_reg[8]_i_1__5_n_0 ;
  wire \time_out_counter_reg[8]_i_1__5_n_1 ;
  wire \time_out_counter_reg[8]_i_1__5_n_2 ;
  wire \time_out_counter_reg[8]_i_1__5_n_3 ;
  wire \time_out_counter_reg[8]_i_1__5_n_4 ;
  wire \time_out_counter_reg[8]_i_1__5_n_5 ;
  wire \time_out_counter_reg[8]_i_1__5_n_6 ;
  wire \time_out_counter_reg[8]_i_1__5_n_7 ;
  wire time_out_wait_bypass_i_1__5_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max_i_1__5_n_0;
  wire time_tlock_max_i_2__5_n_0;
  wire time_tlock_max_i_3__5_n_0;
  wire time_tlock_max_i_4__5_n_0;
  wire time_tlock_max_i_5__3_n_0;
  wire txpmaresetdone_i;
  wire txpmaresetdone_s;
  wire \wait_bypass_count[0]_i_10__5_n_0 ;
  wire \wait_bypass_count[0]_i_2__5_n_0 ;
  wire \wait_bypass_count[0]_i_4__5_n_0 ;
  wire \wait_bypass_count[0]_i_5__5_n_0 ;
  wire \wait_bypass_count[0]_i_6__5_n_0 ;
  wire \wait_bypass_count[0]_i_7__5_n_0 ;
  wire \wait_bypass_count[0]_i_8__5_n_0 ;
  wire \wait_bypass_count[0]_i_9__5_n_0 ;
  wire \wait_bypass_count[12]_i_2__5_n_0 ;
  wire \wait_bypass_count[4]_i_2__5_n_0 ;
  wire \wait_bypass_count[4]_i_3__5_n_0 ;
  wire \wait_bypass_count[4]_i_4__5_n_0 ;
  wire \wait_bypass_count[4]_i_5__5_n_0 ;
  wire \wait_bypass_count[8]_i_2__5_n_0 ;
  wire \wait_bypass_count[8]_i_3__5_n_0 ;
  wire \wait_bypass_count[8]_i_4__5_n_0 ;
  wire \wait_bypass_count[8]_i_5__5_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__5_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__5_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__5_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__5_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__5_n_7 ;
  wire \wait_time_cnt[0]_i_10__1_n_0 ;
  wire \wait_time_cnt[0]_i_11__1_n_0 ;
  wire \wait_time_cnt[0]_i_1__5_n_0 ;
  wire \wait_time_cnt[0]_i_4__5_n_0 ;
  wire \wait_time_cnt[0]_i_5__5_n_0 ;
  wire \wait_time_cnt[0]_i_6__5_n_0 ;
  wire \wait_time_cnt[0]_i_7__5_n_0 ;
  wire \wait_time_cnt[0]_i_8__1_n_0 ;
  wire \wait_time_cnt[0]_i_9__1_n_0 ;
  wire \wait_time_cnt[12]_i_2__5_n_0 ;
  wire \wait_time_cnt[12]_i_3__5_n_0 ;
  wire \wait_time_cnt[12]_i_4__5_n_0 ;
  wire \wait_time_cnt[12]_i_5__5_n_0 ;
  wire \wait_time_cnt[4]_i_2__5_n_0 ;
  wire \wait_time_cnt[4]_i_3__5_n_0 ;
  wire \wait_time_cnt[4]_i_4__5_n_0 ;
  wire \wait_time_cnt[4]_i_5__5_n_0 ;
  wire \wait_time_cnt[8]_i_2__5_n_0 ;
  wire \wait_time_cnt[8]_i_3__5_n_0 ;
  wire \wait_time_cnt[8]_i_4__5_n_0 ;
  wire \wait_time_cnt[8]_i_5__5_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__5_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__5_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__5_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__5_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__5_n_7 ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__5_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCF40CF4F00000000)) 
    \FSM_sequential_rx_state[0]_i_2__1 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(reset_time_out_reg_n_0),
        .I4(time_tlock_max),
        .I5(rx_state[0]),
        .O(\FSM_sequential_rx_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000343430F0)) 
    \FSM_sequential_rx_state[2]_i_1__1 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state16_out),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(\FSM_sequential_rx_state[2]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[2]_i_2__1 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state16_out));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \FSM_sequential_rx_state[3]_i_10__1 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \FSM_sequential_rx_state[3]_i_11__1 
       (.I0(rx_state[2]),
        .I1(time_out_2ms_reg_n_0),
        .I2(reset_time_out_reg_n_0),
        .I3(rxresetdone_s3),
        .O(\FSM_sequential_rx_state[3]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \FSM_sequential_rx_state[3]_i_3__1 
       (.I0(\wait_time_cnt[0]_i_4__5_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__5_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__5_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__5_n_0 ),
        .I4(rx_state[1]),
        .I5(\FSM_sequential_rx_state[3]_i_9__1_n_0 ),
        .O(\FSM_sequential_rx_state[3]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_rx_state[3]_i_4__1 
       (.I0(init_wait_done_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \FSM_sequential_rx_state[3]_i_7__1 
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(time_out_2ms_reg_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(\FSM_sequential_rx_state[3]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[3]_i_9__1 
       (.I0(rx_state[2]),
        .I1(gt2_rx_cdrlocked_reg),
        .O(\FSM_sequential_rx_state[3]_i_9__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_5),
        .Q(rx_state[0]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_4),
        .Q(rx_state[1]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_rx_state[2]_i_1__1_n_0 ),
        .Q(rx_state[2]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_3),
        .Q(rx_state[3]),
        .R(soft_reset_rx_in));
  LUT6 #(
    .INIT(64'hFFFBFFFB40000000)) 
    RXUSERRDY_i_1__1
       (.I0(rx_state[3]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(gt2_txuserrdy_in),
        .I5(gt2_rxuserrdy_in),
        .O(RXUSERRDY_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(RXUSERRDY_i_1__1_n_0),
        .Q(gt2_rxuserrdy_in),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    check_tlock_max_i_1__1
       (.I0(check_tlock_max_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(rx_state[0]),
        .I4(rx_state[2]),
        .O(check_tlock_max_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(check_tlock_max_i_1__1_n_0),
        .Q(check_tlock_max_reg_n_0),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gtrxreset_i_i_1__1
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(rx_state[3]),
        .I4(SR),
        .O(gtrxreset_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gtrxreset_i_i_1__1_n_0),
        .Q(SR),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_rx_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(SR),
        .Q(gtrxreset_tx_i),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__5 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__5 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__5 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__5 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__5 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__5 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__11[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__5 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__5_n_0 ),
        .O(p_0_in__11[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__5 
       (.I0(\init_wait_count[7]_i_3__5_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__5 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__5_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__11[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__5 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__5 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(\init_wait_count[0]_i_1__5_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__11[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__5
       (.I0(\init_wait_count[7]_i_3__5_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_rx_in),
        .D(init_wait_done_i_1__5_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__5 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__5 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__5 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \mmcm_lock_count[3]_i_1__5 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[3]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .O(p_0_in__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__5 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[0]),
        .I4(mmcm_lock_count_reg[1]),
        .O(p_0_in__12[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__5 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[3]),
        .I4(mmcm_lock_count_reg[2]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__12[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[6]_i_1__5 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__5_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__12[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[7]_i_1__5 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__5_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__12[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[8]_i_1__5 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[6]),
        .I2(mmcm_lock_count_reg[4]),
        .I3(\mmcm_lock_count[8]_i_2__5_n_0 ),
        .I4(mmcm_lock_count_reg[5]),
        .I5(mmcm_lock_count_reg[7]),
        .O(p_0_in__12[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mmcm_lock_count[8]_i_2__5 
       (.I0(mmcm_lock_count_reg[1]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[2]),
        .O(\mmcm_lock_count[8]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__5 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(\mmcm_lock_count[9]_i_4__5_n_0 ),
        .I2(mmcm_lock_count_reg[9]),
        .O(\mmcm_lock_count[9]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__5 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__5_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__12[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mmcm_lock_count[9]_i_4__5 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__5_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(\mmcm_lock_count[9]_i_4__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__5_n_0 ),
        .D(p_0_in__12[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    mmcm_reset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync2_txpmaresetdone_n_0),
        .Q(gt2_rx_mmcm_reset_out),
        .R(soft_reset_rx_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync1_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset_tx_i),
        .Q(reset_stage1_tx));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync2_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(reset_stage1_tx),
        .PRE(gtrxreset_tx_i),
        .Q(gtrxreset_tx_s));
  LUT6 #(
    .INIT(64'h000000000000D8FF)) 
    reset_time_out_i_5__1
       (.I0(rx_state[0]),
        .I1(mmcm_lock_reclocked),
        .I2(gt2_rx_cdrlocked_reg),
        .I3(rx_state[2]),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(reset_time_out_i_5__1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .S(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFEF0100)) 
    run_phase_alignment_int_i_1__5
       (.I0(rx_state[1]),
        .I1(rx_state[2]),
        .I2(rx_state[0]),
        .I3(rx_state[3]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__5_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_data_valid_n_2),
        .Q(gt2_rx_fsm_reset_done_out),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_s3_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
  gtp_gtp_sync_block_43 sync2_txpmaresetdone
       (.data_in(txpmaresetdone_i),
        .gt2_rx_cdrlocked_reg(gt2_rx_cdrlocked_reg),
        .gt2_rx_mmcm_reset_out(gt2_rx_mmcm_reset_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_reset_i_reg(sync2_txpmaresetdone_n_0),
        .out(rx_state),
        .reset_time_out_reg(sync2_txpmaresetdone_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_44 sync_RXRESETDONE
       (.data_out(rxresetdone_s2),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_45 sync_data_valid
       (.D({sync_data_valid_n_3,sync_data_valid_n_4,sync_data_valid_n_5}),
        .\FSM_sequential_rx_state_reg[0] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[0]_0 (\FSM_sequential_rx_state[3]_i_7__1_n_0 ),
        .data_out(data_valid_sync),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt2_data_valid_in(gt2_data_valid_in),
        .gt2_rx_fsm_reset_done_out(gt2_rx_fsm_reset_done_out),
        .out(rx_state),
        .reset_time_out_reg(reset_time_out_reg_n_0),
        .rx_fsm_reset_done_int_reg(sync_data_valid_n_2),
        .rx_state16_out(rx_state16_out),
        .sysclk_in(sysclk_in),
        .time_out_100us_reg(time_out_100us_reg_n_0),
        .time_out_1us_reg(time_out_1us_reg_n_0),
        .time_out_2ms_reg(\FSM_sequential_rx_state[0]_i_2__1_n_0 ),
        .time_out_2ms_reg_0(time_out_2ms_reg_n_0),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
  gtp_gtp_sync_block_46 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt2_rx_mmcm_lock_in(gt2_rx_mmcm_lock_in),
        .\mmcm_lock_count_reg[7] (\mmcm_lock_count[9]_i_4__5_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_47 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_rx_state_reg[0] (sync2_txpmaresetdone_n_1),
        .\FSM_sequential_rx_state_reg[0]_0 (reset_time_out_i_5__1_n_0),
        .\FSM_sequential_rx_state_reg[1] (\FSM_sequential_rx_state[3]_i_3__1_n_0 ),
        .\FSM_sequential_rx_state_reg[2] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[2]_0 (\FSM_sequential_rx_state[3]_i_11__1_n_0 ),
        .data_valid_sync(data_valid_sync),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(\FSM_sequential_rx_state[3]_i_4__1_n_0 ),
        .out(rx_state),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .rxresetdone_s3(rxresetdone_s3),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_tlock_max_reg(\FSM_sequential_rx_state[3]_i_10__1_n_0 ));
  gtp_gtp_sync_block_48 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt2_rxusrclk_in(gt2_rxusrclk_in));
  gtp_gtp_sync_block_49 sync_rx_fsm_reset_done_int
       (.data_out(rx_fsm_reset_done_int_s2),
        .gt2_rx_fsm_reset_done_out(gt2_rx_fsm_reset_done_out),
        .gt2_rxusrclk_in(gt2_rxusrclk_in));
  gtp_gtp_sync_block_50 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_51 sync_txpmaresetdone
       (.data_out(txpmaresetdone_s),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt2_txpmaresetdone_out(gt2_txpmaresetdone_out));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    time_out_100us_i_1__1
       (.I0(time_out_100us_i_2__1_n_0),
        .I1(time_out_100us_i_3__1_n_0),
        .I2(time_out_100us_i_4__1_n_0),
        .I3(time_tlock_max_i_3__5_n_0),
        .I4(time_out_100us_reg_n_0),
        .O(time_out_100us_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_100us_i_2__1
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[6]),
        .I5(time_out_counter_reg[5]),
        .O(time_out_100us_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_100us_i_3__1
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[2]),
        .O(time_out_100us_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    time_out_100us_i_4__1
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[13]),
        .O(time_out_100us_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_100us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_100us_i_1__1_n_0),
        .Q(time_out_100us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    time_out_1us_i_1__1
       (.I0(time_out_1us_i_2__1_n_0),
        .I1(time_out_1us_i_3__1_n_0),
        .I2(time_out_1us_i_4__0_n_0),
        .I3(time_out_counter_reg[18]),
        .I4(time_out_counter_reg[16]),
        .I5(time_out_1us_reg_n_0),
        .O(time_out_1us_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    time_out_1us_i_2__1
       (.I0(time_tlock_max_i_5__3_n_0),
        .I1(time_out_1us_i_5__0_n_0),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[13]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[8]),
        .O(time_out_1us_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    time_out_1us_i_3__1
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .O(time_out_1us_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_1us_i_4__0
       (.I0(time_out_counter_reg[17]),
        .I1(time_out_counter_reg[10]),
        .O(time_out_1us_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_1us_i_5__0
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(time_out_1us_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_1us_i_1__1_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    time_out_2ms_i_1__5
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[2]),
        .I3(\time_out_counter[0]_i_3__5_n_0 ),
        .I4(\time_out_counter[0]_i_4__1_n_0 ),
        .I5(time_out_2ms_reg_n_0),
        .O(time_out_2ms_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__5_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \time_out_counter[0]_i_1__5 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[2]),
        .I3(\time_out_counter[0]_i_3__5_n_0 ),
        .I4(\time_out_counter[0]_i_4__1_n_0 ),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \time_out_counter[0]_i_3__5 
       (.I0(time_out_counter_reg[18]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[12]),
        .I4(\time_out_counter[0]_i_9__5_n_0 ),
        .O(\time_out_counter[0]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \time_out_counter[0]_i_4__1 
       (.I0(time_out_1us_i_3__1_n_0),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[0]),
        .I4(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__5 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__5 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_7__5 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_8__0 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \time_out_counter[0]_i_9__5 
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[11]),
        .O(\time_out_counter[0]_i_9__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__5 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__5 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__5 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__5 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__5 
       (.I0(time_out_counter_reg[18]),
        .O(\time_out_counter[16]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__5 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_4__1 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__5 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__5 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__5 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__5 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__5 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__5 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__5 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__5 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__5_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__5 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__5_n_0 ,\time_out_counter_reg[0]_i_2__5_n_1 ,\time_out_counter_reg[0]_i_2__5_n_2 ,\time_out_counter_reg[0]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__5_n_4 ,\time_out_counter_reg[0]_i_2__5_n_5 ,\time_out_counter_reg[0]_i_2__5_n_6 ,\time_out_counter_reg[0]_i_2__5_n_7 }),
        .S({\time_out_counter[0]_i_5__5_n_0 ,\time_out_counter[0]_i_6__5_n_0 ,\time_out_counter[0]_i_7__5_n_0 ,\time_out_counter[0]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__5_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__5_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__5_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__5 
       (.CI(\time_out_counter_reg[8]_i_1__5_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__5_n_0 ,\time_out_counter_reg[12]_i_1__5_n_1 ,\time_out_counter_reg[12]_i_1__5_n_2 ,\time_out_counter_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__5_n_4 ,\time_out_counter_reg[12]_i_1__5_n_5 ,\time_out_counter_reg[12]_i_1__5_n_6 ,\time_out_counter_reg[12]_i_1__5_n_7 }),
        .S({\time_out_counter[12]_i_2__5_n_0 ,\time_out_counter[12]_i_3__5_n_0 ,\time_out_counter[12]_i_4__5_n_0 ,\time_out_counter[12]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__5_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__5_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__5_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__5_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__5 
       (.CI(\time_out_counter_reg[12]_i_1__5_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__5_n_2 ,\time_out_counter_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1__5_n_5 ,\time_out_counter_reg[16]_i_1__5_n_6 ,\time_out_counter_reg[16]_i_1__5_n_7 }),
        .S({1'b0,\time_out_counter[16]_i_2__5_n_0 ,\time_out_counter[16]_i_3__5_n_0 ,\time_out_counter[16]_i_4__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__5_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__5_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__5_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__5_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__5_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__5_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__5 
       (.CI(\time_out_counter_reg[0]_i_2__5_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__5_n_0 ,\time_out_counter_reg[4]_i_1__5_n_1 ,\time_out_counter_reg[4]_i_1__5_n_2 ,\time_out_counter_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__5_n_4 ,\time_out_counter_reg[4]_i_1__5_n_5 ,\time_out_counter_reg[4]_i_1__5_n_6 ,\time_out_counter_reg[4]_i_1__5_n_7 }),
        .S({\time_out_counter[4]_i_2__5_n_0 ,\time_out_counter[4]_i_3__5_n_0 ,\time_out_counter[4]_i_4__5_n_0 ,\time_out_counter[4]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__5_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__5_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__5_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__5_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__5 
       (.CI(\time_out_counter_reg[4]_i_1__5_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__5_n_0 ,\time_out_counter_reg[8]_i_1__5_n_1 ,\time_out_counter_reg[8]_i_1__5_n_2 ,\time_out_counter_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__5_n_4 ,\time_out_counter_reg[8]_i_1__5_n_5 ,\time_out_counter_reg[8]_i_1__5_n_6 ,\time_out_counter_reg[8]_i_1__5_n_7 }),
        .S({\time_out_counter[8]_i_2__5_n_0 ,\time_out_counter[8]_i_3__5_n_0 ,\time_out_counter[8]_i_4__5_n_0 ,\time_out_counter[8]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__5_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__5
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(rx_fsm_reset_done_int_s3),
        .I2(\wait_bypass_count[0]_i_4__5_n_0 ),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__5_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F770000)) 
    time_tlock_max_i_1__5
       (.I0(time_tlock_max_i_2__5_n_0),
        .I1(time_tlock_max_i_3__5_n_0),
        .I2(time_tlock_max_i_4__5_n_0),
        .I3(time_out_counter_reg[13]),
        .I4(check_tlock_max_reg_n_0),
        .I5(time_tlock_max),
        .O(time_tlock_max_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABF)) 
    time_tlock_max_i_2__5
       (.I0(time_out_100us_i_4__1_n_0),
        .I1(time_out_100us_i_3__1_n_0),
        .I2(time_out_counter_reg[4]),
        .I3(time_out_counter_reg[5]),
        .I4(time_out_counter_reg[6]),
        .I5(time_tlock_max_i_5__3_n_0),
        .O(time_tlock_max_i_2__5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    time_tlock_max_i_3__5
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[17]),
        .O(time_tlock_max_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max_i_4__5
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .O(time_tlock_max_i_4__5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    time_tlock_max_i_5__3
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[11]),
        .O(time_tlock_max_i_5__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__5_n_0),
        .Q(time_tlock_max),
        .R(reset_time_out_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    txpmaresetdone_i_reg
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .CLR(gtrxreset_tx_s),
        .D(txpmaresetdone_s),
        .Q(txpmaresetdone_i));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \wait_bypass_count[0]_i_10__5 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[0]),
        .I4(wait_bypass_count_reg[3]),
        .I5(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[0]_i_10__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__5 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__5 
       (.I0(\wait_bypass_count[0]_i_4__5_n_0 ),
        .I1(rx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \wait_bypass_count[0]_i_4__5 
       (.I0(\wait_bypass_count[0]_i_9__5_n_0 ),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[12]),
        .I3(wait_bypass_count_reg[11]),
        .I4(\wait_bypass_count[0]_i_10__5_n_0 ),
        .O(\wait_bypass_count[0]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__5 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__5 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__5 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__5 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \wait_bypass_count[0]_i_9__5 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_9__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__5 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__5 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__5 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__5 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__5 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__5 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__5 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__5 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__5 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__5_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__5 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__5_n_0 ,\wait_bypass_count_reg[0]_i_3__5_n_1 ,\wait_bypass_count_reg[0]_i_3__5_n_2 ,\wait_bypass_count_reg[0]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__5_n_4 ,\wait_bypass_count_reg[0]_i_3__5_n_5 ,\wait_bypass_count_reg[0]_i_3__5_n_6 ,\wait_bypass_count_reg[0]_i_3__5_n_7 }),
        .S({\wait_bypass_count[0]_i_5__5_n_0 ,\wait_bypass_count[0]_i_6__5_n_0 ,\wait_bypass_count[0]_i_7__5_n_0 ,\wait_bypass_count[0]_i_8__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__5_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__5_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__5_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__5 
       (.CI(\wait_bypass_count_reg[8]_i_1__5_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__5_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[12]_i_2__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__5_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__5_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__5_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__5_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__5 
       (.CI(\wait_bypass_count_reg[0]_i_3__5_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__5_n_0 ,\wait_bypass_count_reg[4]_i_1__5_n_1 ,\wait_bypass_count_reg[4]_i_1__5_n_2 ,\wait_bypass_count_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__5_n_4 ,\wait_bypass_count_reg[4]_i_1__5_n_5 ,\wait_bypass_count_reg[4]_i_1__5_n_6 ,\wait_bypass_count_reg[4]_i_1__5_n_7 }),
        .S({\wait_bypass_count[4]_i_2__5_n_0 ,\wait_bypass_count[4]_i_3__5_n_0 ,\wait_bypass_count[4]_i_4__5_n_0 ,\wait_bypass_count[4]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__5_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__5_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__5_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__5_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__5 
       (.CI(\wait_bypass_count_reg[4]_i_1__5_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__5_n_0 ,\wait_bypass_count_reg[8]_i_1__5_n_1 ,\wait_bypass_count_reg[8]_i_1__5_n_2 ,\wait_bypass_count_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__5_n_4 ,\wait_bypass_count_reg[8]_i_1__5_n_5 ,\wait_bypass_count_reg[8]_i_1__5_n_6 ,\wait_bypass_count_reg[8]_i_1__5_n_7 }),
        .S({\wait_bypass_count[8]_i_2__5_n_0 ,\wait_bypass_count[8]_i_3__5_n_0 ,\wait_bypass_count[8]_i_4__5_n_0 ,\wait_bypass_count[8]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt2_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__5_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__5_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_10__1 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_10__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_11__1 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wait_time_cnt[0]_i_1__5 
       (.I0(rx_state[0]),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .O(\wait_time_cnt[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wait_time_cnt[0]_i_2__5 
       (.I0(\wait_time_cnt[0]_i_4__5_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__5_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__5_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__5_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_4__5 
       (.I0(wait_time_cnt_reg[4]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[6]),
        .I3(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[0]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_time_cnt[0]_i_5__5 
       (.I0(wait_time_cnt_reg[2]),
        .I1(wait_time_cnt_reg[3]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_6__5 
       (.I0(wait_time_cnt_reg[14]),
        .I1(wait_time_cnt_reg[12]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[0]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_7__5 
       (.I0(wait_time_cnt_reg[10]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[8]),
        .I3(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[0]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_8__1 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_9__1 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_9__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__5 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__5 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__5 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__5 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__5 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__5 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__5 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__5 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__5 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__5 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__5 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__5 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__5_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__5_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__5 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__5_n_0 ,\wait_time_cnt_reg[0]_i_3__5_n_1 ,\wait_time_cnt_reg[0]_i_3__5_n_2 ,\wait_time_cnt_reg[0]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__5_n_4 ,\wait_time_cnt_reg[0]_i_3__5_n_5 ,\wait_time_cnt_reg[0]_i_3__5_n_6 ,\wait_time_cnt_reg[0]_i_3__5_n_7 }),
        .S({\wait_time_cnt[0]_i_8__1_n_0 ,\wait_time_cnt[0]_i_9__1_n_0 ,\wait_time_cnt[0]_i_10__1_n_0 ,\wait_time_cnt[0]_i_11__1_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__5_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__5_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__5_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__5 
       (.CI(\wait_time_cnt_reg[8]_i_1__5_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__5_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__5_n_1 ,\wait_time_cnt_reg[12]_i_1__5_n_2 ,\wait_time_cnt_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__5_n_4 ,\wait_time_cnt_reg[12]_i_1__5_n_5 ,\wait_time_cnt_reg[12]_i_1__5_n_6 ,\wait_time_cnt_reg[12]_i_1__5_n_7 }),
        .S({\wait_time_cnt[12]_i_2__5_n_0 ,\wait_time_cnt[12]_i_3__5_n_0 ,\wait_time_cnt[12]_i_4__5_n_0 ,\wait_time_cnt[12]_i_5__5_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__5_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__5_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__5_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__5_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__5_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__5_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__5_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__5_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__5 
       (.CI(\wait_time_cnt_reg[0]_i_3__5_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__5_n_0 ,\wait_time_cnt_reg[4]_i_1__5_n_1 ,\wait_time_cnt_reg[4]_i_1__5_n_2 ,\wait_time_cnt_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__5_n_4 ,\wait_time_cnt_reg[4]_i_1__5_n_5 ,\wait_time_cnt_reg[4]_i_1__5_n_6 ,\wait_time_cnt_reg[4]_i_1__5_n_7 }),
        .S({\wait_time_cnt[4]_i_2__5_n_0 ,\wait_time_cnt[4]_i_3__5_n_0 ,\wait_time_cnt[4]_i_4__5_n_0 ,\wait_time_cnt[4]_i_5__5_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__5_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__5_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__5_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__5_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__5 
       (.CI(\wait_time_cnt_reg[4]_i_1__5_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__5_n_0 ,\wait_time_cnt_reg[8]_i_1__5_n_1 ,\wait_time_cnt_reg[8]_i_1__5_n_2 ,\wait_time_cnt_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__5_n_4 ,\wait_time_cnt_reg[8]_i_1__5_n_5 ,\wait_time_cnt_reg[8]_i_1__5_n_6 ,\wait_time_cnt_reg[8]_i_1__5_n_7 }),
        .S({\wait_time_cnt[8]_i_2__5_n_0 ,\wait_time_cnt[8]_i_3__5_n_0 ,\wait_time_cnt[8]_i_4__5_n_0 ,\wait_time_cnt[8]_i_5__5_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__5_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__5_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_RX_STARTUP_FSM" *) 
module gtp_gtp_RX_STARTUP_FSM_4
   (SR,
    gt3_rx_mmcm_reset_out,
    gt3_rx_fsm_reset_done_out,
    gt3_rxuserrdy_in,
    gt0_txoutclk_i2,
    sysclk_in,
    gt3_rxusrclk_in,
    soft_reset_rx_in,
    dont_reset_on_data_error_in,
    gt3_txuserrdy_in,
    gt3_txpmaresetdone_out,
    gt3_rxresetdone_out,
    gt3_rx_mmcm_lock_in,
    gt3_data_valid_in,
    gt0_pll0lock_in,
    gt3_rx_cdrlocked_reg);
  output [0:0]SR;
  output gt3_rx_mmcm_reset_out;
  output gt3_rx_fsm_reset_done_out;
  output gt3_rxuserrdy_in;
  input gt0_txoutclk_i2;
  input sysclk_in;
  input gt3_rxusrclk_in;
  input soft_reset_rx_in;
  input dont_reset_on_data_error_in;
  input gt3_txuserrdy_in;
  input gt3_txpmaresetdone_out;
  input gt3_rxresetdone_out;
  input gt3_rx_mmcm_lock_in;
  input gt3_data_valid_in;
  input gt0_pll0lock_in;
  input gt3_rx_cdrlocked_reg;

  wire \FSM_sequential_rx_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_rx_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_10__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_11__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_3__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_4__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_7__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_9__2_n_0 ;
  wire RXUSERRDY_i_1__2_n_0;
  wire [0:0]SR;
  wire check_tlock_max_i_1__2_n_0;
  wire check_tlock_max_reg_n_0;
  wire clear;
  wire data_valid_sync;
  wire dont_reset_on_data_error_in;
  wire gt0_pll0lock_in;
  wire gt0_txoutclk_i2;
  wire gt3_data_valid_in;
  wire gt3_rx_cdrlocked_reg;
  wire gt3_rx_fsm_reset_done_out;
  wire gt3_rx_mmcm_lock_in;
  wire gt3_rx_mmcm_reset_out;
  wire gt3_rxresetdone_out;
  wire gt3_rxuserrdy_in;
  wire gt3_rxusrclk_in;
  wire gt3_txpmaresetdone_out;
  wire gt3_txuserrdy_in;
  wire gtrxreset_i_i_1__2_n_0;
  wire gtrxreset_tx_i;
  wire gtrxreset_tx_s;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__6_n_0 ;
  wire \init_wait_count[7]_i_3__6_n_0 ;
  wire \init_wait_count[7]_i_4__6_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__6_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__6_n_0 ;
  wire \mmcm_lock_count[9]_i_2__6_n_0 ;
  wire \mmcm_lock_count[9]_i_4__6_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire reset_stage1_tx;
  wire reset_time_out_i_5__2_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__6_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]rx_state;
  wire rx_state16_out;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire sel;
  wire soft_reset_rx_in;
  wire sync2_txpmaresetdone_n_0;
  wire sync2_txpmaresetdone_n_1;
  wire sync_data_valid_n_0;
  wire sync_data_valid_n_2;
  wire sync_data_valid_n_3;
  wire sync_data_valid_n_4;
  wire sync_data_valid_n_5;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_100us_i_1__2_n_0;
  wire time_out_100us_i_2__2_n_0;
  wire time_out_100us_i_3__2_n_0;
  wire time_out_100us_i_4__2_n_0;
  wire time_out_100us_reg_n_0;
  wire time_out_1us_i_1__2_n_0;
  wire time_out_1us_i_2__2_n_0;
  wire time_out_1us_i_3__2_n_0;
  wire time_out_1us_i_4__1_n_0;
  wire time_out_1us_i_5__1_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1__6_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__5_n_0 ;
  wire \time_out_counter[0]_i_11__3_n_0 ;
  wire \time_out_counter[0]_i_3__6_n_0 ;
  wire \time_out_counter[0]_i_4__2_n_0 ;
  wire \time_out_counter[0]_i_5__6_n_0 ;
  wire \time_out_counter[0]_i_6__6_n_0 ;
  wire \time_out_counter[0]_i_7__6_n_0 ;
  wire \time_out_counter[0]_i_8__1_n_0 ;
  wire \time_out_counter[0]_i_9__6_n_0 ;
  wire \time_out_counter[12]_i_2__6_n_0 ;
  wire \time_out_counter[12]_i_3__6_n_0 ;
  wire \time_out_counter[12]_i_4__6_n_0 ;
  wire \time_out_counter[12]_i_5__6_n_0 ;
  wire \time_out_counter[16]_i_2__6_n_0 ;
  wire \time_out_counter[16]_i_3__6_n_0 ;
  wire \time_out_counter[16]_i_4__2_n_0 ;
  wire \time_out_counter[4]_i_2__6_n_0 ;
  wire \time_out_counter[4]_i_3__6_n_0 ;
  wire \time_out_counter[4]_i_4__6_n_0 ;
  wire \time_out_counter[4]_i_5__6_n_0 ;
  wire \time_out_counter[8]_i_2__6_n_0 ;
  wire \time_out_counter[8]_i_3__6_n_0 ;
  wire \time_out_counter[8]_i_4__6_n_0 ;
  wire \time_out_counter[8]_i_5__6_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__6_n_0 ;
  wire \time_out_counter_reg[0]_i_2__6_n_1 ;
  wire \time_out_counter_reg[0]_i_2__6_n_2 ;
  wire \time_out_counter_reg[0]_i_2__6_n_3 ;
  wire \time_out_counter_reg[0]_i_2__6_n_4 ;
  wire \time_out_counter_reg[0]_i_2__6_n_5 ;
  wire \time_out_counter_reg[0]_i_2__6_n_6 ;
  wire \time_out_counter_reg[0]_i_2__6_n_7 ;
  wire \time_out_counter_reg[12]_i_1__6_n_0 ;
  wire \time_out_counter_reg[12]_i_1__6_n_1 ;
  wire \time_out_counter_reg[12]_i_1__6_n_2 ;
  wire \time_out_counter_reg[12]_i_1__6_n_3 ;
  wire \time_out_counter_reg[12]_i_1__6_n_4 ;
  wire \time_out_counter_reg[12]_i_1__6_n_5 ;
  wire \time_out_counter_reg[12]_i_1__6_n_6 ;
  wire \time_out_counter_reg[12]_i_1__6_n_7 ;
  wire \time_out_counter_reg[16]_i_1__6_n_2 ;
  wire \time_out_counter_reg[16]_i_1__6_n_3 ;
  wire \time_out_counter_reg[16]_i_1__6_n_5 ;
  wire \time_out_counter_reg[16]_i_1__6_n_6 ;
  wire \time_out_counter_reg[16]_i_1__6_n_7 ;
  wire \time_out_counter_reg[4]_i_1__6_n_0 ;
  wire \time_out_counter_reg[4]_i_1__6_n_1 ;
  wire \time_out_counter_reg[4]_i_1__6_n_2 ;
  wire \time_out_counter_reg[4]_i_1__6_n_3 ;
  wire \time_out_counter_reg[4]_i_1__6_n_4 ;
  wire \time_out_counter_reg[4]_i_1__6_n_5 ;
  wire \time_out_counter_reg[4]_i_1__6_n_6 ;
  wire \time_out_counter_reg[4]_i_1__6_n_7 ;
  wire \time_out_counter_reg[8]_i_1__6_n_0 ;
  wire \time_out_counter_reg[8]_i_1__6_n_1 ;
  wire \time_out_counter_reg[8]_i_1__6_n_2 ;
  wire \time_out_counter_reg[8]_i_1__6_n_3 ;
  wire \time_out_counter_reg[8]_i_1__6_n_4 ;
  wire \time_out_counter_reg[8]_i_1__6_n_5 ;
  wire \time_out_counter_reg[8]_i_1__6_n_6 ;
  wire \time_out_counter_reg[8]_i_1__6_n_7 ;
  wire time_out_wait_bypass_i_1__6_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max_i_1__6_n_0;
  wire time_tlock_max_i_2__6_n_0;
  wire time_tlock_max_i_3__6_n_0;
  wire time_tlock_max_i_4__6_n_0;
  wire time_tlock_max_i_5__4_n_0;
  wire txpmaresetdone_i;
  wire txpmaresetdone_s;
  wire \wait_bypass_count[0]_i_10__6_n_0 ;
  wire \wait_bypass_count[0]_i_2__6_n_0 ;
  wire \wait_bypass_count[0]_i_4__6_n_0 ;
  wire \wait_bypass_count[0]_i_5__6_n_0 ;
  wire \wait_bypass_count[0]_i_6__6_n_0 ;
  wire \wait_bypass_count[0]_i_7__6_n_0 ;
  wire \wait_bypass_count[0]_i_8__6_n_0 ;
  wire \wait_bypass_count[0]_i_9__6_n_0 ;
  wire \wait_bypass_count[12]_i_2__6_n_0 ;
  wire \wait_bypass_count[4]_i_2__6_n_0 ;
  wire \wait_bypass_count[4]_i_3__6_n_0 ;
  wire \wait_bypass_count[4]_i_4__6_n_0 ;
  wire \wait_bypass_count[4]_i_5__6_n_0 ;
  wire \wait_bypass_count[8]_i_2__6_n_0 ;
  wire \wait_bypass_count[8]_i_3__6_n_0 ;
  wire \wait_bypass_count[8]_i_4__6_n_0 ;
  wire \wait_bypass_count[8]_i_5__6_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__6_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__6_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__6_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__6_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__6_n_7 ;
  wire \wait_time_cnt[0]_i_10__2_n_0 ;
  wire \wait_time_cnt[0]_i_11__2_n_0 ;
  wire \wait_time_cnt[0]_i_1__6_n_0 ;
  wire \wait_time_cnt[0]_i_4__6_n_0 ;
  wire \wait_time_cnt[0]_i_5__6_n_0 ;
  wire \wait_time_cnt[0]_i_6__6_n_0 ;
  wire \wait_time_cnt[0]_i_7__6_n_0 ;
  wire \wait_time_cnt[0]_i_8__2_n_0 ;
  wire \wait_time_cnt[0]_i_9__2_n_0 ;
  wire \wait_time_cnt[12]_i_2__6_n_0 ;
  wire \wait_time_cnt[12]_i_3__6_n_0 ;
  wire \wait_time_cnt[12]_i_4__6_n_0 ;
  wire \wait_time_cnt[12]_i_5__6_n_0 ;
  wire \wait_time_cnt[4]_i_2__6_n_0 ;
  wire \wait_time_cnt[4]_i_3__6_n_0 ;
  wire \wait_time_cnt[4]_i_4__6_n_0 ;
  wire \wait_time_cnt[4]_i_5__6_n_0 ;
  wire \wait_time_cnt[8]_i_2__6_n_0 ;
  wire \wait_time_cnt[8]_i_3__6_n_0 ;
  wire \wait_time_cnt[8]_i_4__6_n_0 ;
  wire \wait_time_cnt[8]_i_5__6_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__6_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__6_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__6_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__6_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__6_n_7 ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__6_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCF40CF4F00000000)) 
    \FSM_sequential_rx_state[0]_i_2__2 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(reset_time_out_reg_n_0),
        .I4(time_tlock_max),
        .I5(rx_state[0]),
        .O(\FSM_sequential_rx_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000343430F0)) 
    \FSM_sequential_rx_state[2]_i_1__2 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state16_out),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(\FSM_sequential_rx_state[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[2]_i_2__2 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state16_out));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \FSM_sequential_rx_state[3]_i_10__2 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \FSM_sequential_rx_state[3]_i_11__2 
       (.I0(rx_state[2]),
        .I1(time_out_2ms_reg_n_0),
        .I2(reset_time_out_reg_n_0),
        .I3(rxresetdone_s3),
        .O(\FSM_sequential_rx_state[3]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \FSM_sequential_rx_state[3]_i_3__2 
       (.I0(\wait_time_cnt[0]_i_4__6_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__6_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__6_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__6_n_0 ),
        .I4(rx_state[1]),
        .I5(\FSM_sequential_rx_state[3]_i_9__2_n_0 ),
        .O(\FSM_sequential_rx_state[3]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_rx_state[3]_i_4__2 
       (.I0(init_wait_done_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[2]),
        .O(\FSM_sequential_rx_state[3]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \FSM_sequential_rx_state[3]_i_7__2 
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(time_out_2ms_reg_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(\FSM_sequential_rx_state[3]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_rx_state[3]_i_9__2 
       (.I0(rx_state[2]),
        .I1(gt3_rx_cdrlocked_reg),
        .O(\FSM_sequential_rx_state[3]_i_9__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_5),
        .Q(rx_state[0]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_4),
        .Q(rx_state[1]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_rx_state[2]_i_1__2_n_0 ),
        .Q(rx_state[2]),
        .R(soft_reset_rx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(sync_data_valid_n_3),
        .Q(rx_state[3]),
        .R(soft_reset_rx_in));
  LUT6 #(
    .INIT(64'hFFFBFFFB40000000)) 
    RXUSERRDY_i_1__2
       (.I0(rx_state[3]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(gt3_txuserrdy_in),
        .I5(gt3_rxuserrdy_in),
        .O(RXUSERRDY_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(RXUSERRDY_i_1__2_n_0),
        .Q(gt3_rxuserrdy_in),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    check_tlock_max_i_1__2
       (.I0(check_tlock_max_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(rx_state[0]),
        .I4(rx_state[2]),
        .O(check_tlock_max_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(check_tlock_max_i_1__2_n_0),
        .Q(check_tlock_max_reg_n_0),
        .R(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gtrxreset_i_i_1__2
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[1]),
        .I3(rx_state[3]),
        .I4(SR),
        .O(gtrxreset_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gtrxreset_i_i_1__2_n_0),
        .Q(SR),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_rx_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(SR),
        .Q(gtrxreset_tx_i),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__6 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__6 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__6 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__6 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__13[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__6 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__13[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__6 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__13[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__6 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__6_n_0 ),
        .O(p_0_in__13[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__6 
       (.I0(\init_wait_count[7]_i_3__6_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__6 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__6_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__13[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__6 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__6 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(\init_wait_count[0]_i_1__6_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_rx_in),
        .D(p_0_in__13[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__6
       (.I0(\init_wait_count[7]_i_3__6_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_rx_in),
        .D(init_wait_done_i_1__6_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__6 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__6 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__6 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[3]_i_1__6 
       (.I0(mmcm_lock_count_reg[3]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[2]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__6 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__6 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__14[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mmcm_lock_count[6]_i_1__6 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__6_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \mmcm_lock_count[7]_i_1__6 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__6_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__14[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mmcm_lock_count[8]_i_1__6 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[7]),
        .I2(mmcm_lock_count_reg[6]),
        .I3(mmcm_lock_count_reg[5]),
        .I4(mmcm_lock_count_reg[4]),
        .I5(\mmcm_lock_count[8]_i_2__6_n_0 ),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mmcm_lock_count[8]_i_2__6 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .I3(mmcm_lock_count_reg[3]),
        .O(\mmcm_lock_count[8]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__6 
       (.I0(\mmcm_lock_count[9]_i_4__6_n_0 ),
        .I1(mmcm_lock_count_reg[9]),
        .I2(mmcm_lock_count_reg[8]),
        .O(\mmcm_lock_count[9]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__6 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__6_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__14[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \mmcm_lock_count[9]_i_4__6 
       (.I0(\mmcm_lock_count[8]_i_2__6_n_0 ),
        .I1(mmcm_lock_count_reg[4]),
        .I2(mmcm_lock_count_reg[5]),
        .I3(mmcm_lock_count_reg[6]),
        .I4(mmcm_lock_count_reg[7]),
        .O(\mmcm_lock_count[9]_i_4__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__6_n_0 ),
        .D(p_0_in__14[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    mmcm_reset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync2_txpmaresetdone_n_0),
        .Q(gt3_rx_mmcm_reset_out),
        .R(soft_reset_rx_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync1_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset_tx_i),
        .Q(reset_stage1_tx));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  FDPE #(
    .INIT(1'b0)) 
    reset_sync2_tx
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(reset_stage1_tx),
        .PRE(gtrxreset_tx_i),
        .Q(gtrxreset_tx_s));
  LUT6 #(
    .INIT(64'h000000000000D8FF)) 
    reset_time_out_i_5__2
       (.I0(rx_state[0]),
        .I1(mmcm_lock_reclocked),
        .I2(gt3_rx_cdrlocked_reg),
        .I3(rx_state[2]),
        .I4(rx_state[1]),
        .I5(rx_state[3]),
        .O(reset_time_out_i_5__2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .S(soft_reset_rx_in));
  LUT5 #(
    .INIT(32'hFFEF0100)) 
    run_phase_alignment_int_i_1__6
       (.I0(rx_state[1]),
        .I1(rx_state[2]),
        .I2(rx_state[0]),
        .I3(rx_state[3]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__6_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_data_valid_n_2),
        .Q(gt3_rx_fsm_reset_done_out),
        .R(soft_reset_rx_in));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_s3_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
  gtp_gtp_sync_block_28 sync2_txpmaresetdone
       (.data_in(txpmaresetdone_i),
        .gt3_rx_cdrlocked_reg(gt3_rx_cdrlocked_reg),
        .gt3_rx_mmcm_reset_out(gt3_rx_mmcm_reset_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_reset_i_reg(sync2_txpmaresetdone_n_0),
        .out(rx_state),
        .reset_time_out_reg(sync2_txpmaresetdone_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_29 sync_RXRESETDONE
       (.data_out(rxresetdone_s2),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_30 sync_data_valid
       (.D({sync_data_valid_n_3,sync_data_valid_n_4,sync_data_valid_n_5}),
        .\FSM_sequential_rx_state_reg[0] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[0]_0 (\FSM_sequential_rx_state[3]_i_7__2_n_0 ),
        .data_out(data_valid_sync),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt3_data_valid_in(gt3_data_valid_in),
        .gt3_rx_fsm_reset_done_out(gt3_rx_fsm_reset_done_out),
        .out(rx_state),
        .reset_time_out_reg(reset_time_out_reg_n_0),
        .rx_fsm_reset_done_int_reg(sync_data_valid_n_2),
        .rx_state16_out(rx_state16_out),
        .sysclk_in(sysclk_in),
        .time_out_100us_reg(time_out_100us_reg_n_0),
        .time_out_1us_reg(time_out_1us_reg_n_0),
        .time_out_2ms_reg(\FSM_sequential_rx_state[0]_i_2__2_n_0 ),
        .time_out_2ms_reg_0(time_out_2ms_reg_n_0),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
  gtp_gtp_sync_block_31 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt3_rx_mmcm_lock_in(gt3_rx_mmcm_lock_in),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[9]_i_4__6_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_32 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_rx_state_reg[0] (sync2_txpmaresetdone_n_1),
        .\FSM_sequential_rx_state_reg[0]_0 (reset_time_out_i_5__2_n_0),
        .\FSM_sequential_rx_state_reg[1] (\FSM_sequential_rx_state[3]_i_3__2_n_0 ),
        .\FSM_sequential_rx_state_reg[2] (sync_data_valid_n_0),
        .\FSM_sequential_rx_state_reg[2]_0 (\FSM_sequential_rx_state[3]_i_11__2_n_0 ),
        .data_valid_sync(data_valid_sync),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(\FSM_sequential_rx_state[3]_i_4__2_n_0 ),
        .out(rx_state),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .rxresetdone_s3(rxresetdone_s3),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_tlock_max_reg(\FSM_sequential_rx_state[3]_i_10__2_n_0 ));
  gtp_gtp_sync_block_33 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt3_rxusrclk_in(gt3_rxusrclk_in));
  gtp_gtp_sync_block_34 sync_rx_fsm_reset_done_int
       (.data_out(rx_fsm_reset_done_int_s2),
        .gt3_rx_fsm_reset_done_out(gt3_rx_fsm_reset_done_out),
        .gt3_rxusrclk_in(gt3_rxusrclk_in));
  gtp_gtp_sync_block_35 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_36 sync_txpmaresetdone
       (.data_out(txpmaresetdone_s),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt3_txpmaresetdone_out(gt3_txpmaresetdone_out));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    time_out_100us_i_1__2
       (.I0(time_out_100us_i_2__2_n_0),
        .I1(time_out_100us_i_3__2_n_0),
        .I2(time_out_100us_i_4__2_n_0),
        .I3(time_tlock_max_i_3__6_n_0),
        .I4(time_out_100us_reg_n_0),
        .O(time_out_100us_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_100us_i_2__2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[6]),
        .I5(time_out_counter_reg[5]),
        .O(time_out_100us_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_100us_i_3__2
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[2]),
        .O(time_out_100us_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    time_out_100us_i_4__2
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[13]),
        .O(time_out_100us_i_4__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_100us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_100us_i_1__2_n_0),
        .Q(time_out_100us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    time_out_1us_i_1__2
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_1us_i_2__2_n_0),
        .I4(time_out_1us_i_3__2_n_0),
        .I5(time_out_1us_reg_n_0),
        .O(time_out_1us_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    time_out_1us_i_2__2
       (.I0(time_out_counter_reg[8]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[2]),
        .I4(time_out_1us_i_4__1_n_0),
        .I5(\time_out_counter[0]_i_11__3_n_0 ),
        .O(time_out_1us_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    time_out_1us_i_3__2
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[3]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_1us_i_5__1_n_0),
        .O(time_out_1us_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_1us_i_4__1
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(time_out_1us_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    time_out_1us_i_5__1
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[6]),
        .O(time_out_1us_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_1us_i_1__2_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    time_out_2ms_i_1__6
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[7]),
        .I3(\time_out_counter[0]_i_3__6_n_0 ),
        .I4(\time_out_counter[0]_i_4__2_n_0 ),
        .I5(time_out_2ms_reg_n_0),
        .O(time_out_2ms_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__6_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(reset_time_out_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \time_out_counter[0]_i_10__5 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_10__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \time_out_counter[0]_i_11__3 
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \time_out_counter[0]_i_1__6 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[7]),
        .I3(\time_out_counter[0]_i_3__6_n_0 ),
        .I4(\time_out_counter[0]_i_4__2_n_0 ),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \time_out_counter[0]_i_3__6 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(\time_out_counter[0]_i_9__6_n_0 ),
        .O(\time_out_counter[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \time_out_counter[0]_i_4__2 
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[10]),
        .I4(\time_out_counter[0]_i_10__5_n_0 ),
        .I5(\time_out_counter[0]_i_11__3_n_0 ),
        .O(\time_out_counter[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__6 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__6 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_7__6 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_8__1 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \time_out_counter[0]_i_9__6 
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[16]),
        .O(\time_out_counter[0]_i_9__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__6 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__6 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__6 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__6 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__6 
       (.I0(time_out_counter_reg[18]),
        .O(\time_out_counter[16]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__6 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_4__2 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__6 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__6 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__6 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__6 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__6 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__6 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__6 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__6 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__6_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__6 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__6_n_0 ,\time_out_counter_reg[0]_i_2__6_n_1 ,\time_out_counter_reg[0]_i_2__6_n_2 ,\time_out_counter_reg[0]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__6_n_4 ,\time_out_counter_reg[0]_i_2__6_n_5 ,\time_out_counter_reg[0]_i_2__6_n_6 ,\time_out_counter_reg[0]_i_2__6_n_7 }),
        .S({\time_out_counter[0]_i_5__6_n_0 ,\time_out_counter[0]_i_6__6_n_0 ,\time_out_counter[0]_i_7__6_n_0 ,\time_out_counter[0]_i_8__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__6_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__6_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__6_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__6 
       (.CI(\time_out_counter_reg[8]_i_1__6_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__6_n_0 ,\time_out_counter_reg[12]_i_1__6_n_1 ,\time_out_counter_reg[12]_i_1__6_n_2 ,\time_out_counter_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__6_n_4 ,\time_out_counter_reg[12]_i_1__6_n_5 ,\time_out_counter_reg[12]_i_1__6_n_6 ,\time_out_counter_reg[12]_i_1__6_n_7 }),
        .S({\time_out_counter[12]_i_2__6_n_0 ,\time_out_counter[12]_i_3__6_n_0 ,\time_out_counter[12]_i_4__6_n_0 ,\time_out_counter[12]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__6_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__6_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__6_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__6_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__6 
       (.CI(\time_out_counter_reg[12]_i_1__6_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__6_n_2 ,\time_out_counter_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1__6_n_5 ,\time_out_counter_reg[16]_i_1__6_n_6 ,\time_out_counter_reg[16]_i_1__6_n_7 }),
        .S({1'b0,\time_out_counter[16]_i_2__6_n_0 ,\time_out_counter[16]_i_3__6_n_0 ,\time_out_counter[16]_i_4__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__6_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__6_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__6_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__6_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__6_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__6_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__6 
       (.CI(\time_out_counter_reg[0]_i_2__6_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__6_n_0 ,\time_out_counter_reg[4]_i_1__6_n_1 ,\time_out_counter_reg[4]_i_1__6_n_2 ,\time_out_counter_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__6_n_4 ,\time_out_counter_reg[4]_i_1__6_n_5 ,\time_out_counter_reg[4]_i_1__6_n_6 ,\time_out_counter_reg[4]_i_1__6_n_7 }),
        .S({\time_out_counter[4]_i_2__6_n_0 ,\time_out_counter[4]_i_3__6_n_0 ,\time_out_counter[4]_i_4__6_n_0 ,\time_out_counter[4]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__6_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__6_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__6_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__6_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__6 
       (.CI(\time_out_counter_reg[4]_i_1__6_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__6_n_0 ,\time_out_counter_reg[8]_i_1__6_n_1 ,\time_out_counter_reg[8]_i_1__6_n_2 ,\time_out_counter_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__6_n_4 ,\time_out_counter_reg[8]_i_1__6_n_5 ,\time_out_counter_reg[8]_i_1__6_n_6 ,\time_out_counter_reg[8]_i_1__6_n_7 }),
        .S({\time_out_counter[8]_i_2__6_n_0 ,\time_out_counter[8]_i_3__6_n_0 ,\time_out_counter[8]_i_4__6_n_0 ,\time_out_counter[8]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__6_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__6
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(rx_fsm_reset_done_int_s3),
        .I2(\wait_bypass_count[0]_i_4__6_n_0 ),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__6_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7770000)) 
    time_tlock_max_i_1__6
       (.I0(time_tlock_max_i_2__6_n_0),
        .I1(time_tlock_max_i_3__6_n_0),
        .I2(time_out_counter_reg[13]),
        .I3(time_tlock_max_i_4__6_n_0),
        .I4(check_tlock_max_reg_n_0),
        .I5(time_tlock_max),
        .O(time_tlock_max_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABF)) 
    time_tlock_max_i_2__6
       (.I0(time_out_100us_i_4__2_n_0),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_100us_i_3__2_n_0),
        .I3(time_out_counter_reg[5]),
        .I4(time_out_counter_reg[6]),
        .I5(time_tlock_max_i_5__4_n_0),
        .O(time_tlock_max_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    time_tlock_max_i_3__6
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[18]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[17]),
        .O(time_tlock_max_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max_i_4__6
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[12]),
        .O(time_tlock_max_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    time_tlock_max_i_5__4
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[11]),
        .O(time_tlock_max_i_5__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__6_n_0),
        .Q(time_tlock_max),
        .R(reset_time_out_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    txpmaresetdone_i_reg
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .CLR(gtrxreset_tx_s),
        .D(txpmaresetdone_s),
        .Q(txpmaresetdone_i));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \wait_bypass_count[0]_i_10__6 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[0]),
        .I4(wait_bypass_count_reg[3]),
        .I5(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[0]_i_10__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__6 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__6 
       (.I0(\wait_bypass_count[0]_i_4__6_n_0 ),
        .I1(rx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \wait_bypass_count[0]_i_4__6 
       (.I0(\wait_bypass_count[0]_i_9__6_n_0 ),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[12]),
        .I3(wait_bypass_count_reg[11]),
        .I4(\wait_bypass_count[0]_i_10__6_n_0 ),
        .O(\wait_bypass_count[0]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__6 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__6 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__6 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__6 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \wait_bypass_count[0]_i_9__6 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_9__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__6 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__6 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__6 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__6 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__6 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__6 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__6 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__6 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__6 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__6_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__6 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__6_n_0 ,\wait_bypass_count_reg[0]_i_3__6_n_1 ,\wait_bypass_count_reg[0]_i_3__6_n_2 ,\wait_bypass_count_reg[0]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__6_n_4 ,\wait_bypass_count_reg[0]_i_3__6_n_5 ,\wait_bypass_count_reg[0]_i_3__6_n_6 ,\wait_bypass_count_reg[0]_i_3__6_n_7 }),
        .S({\wait_bypass_count[0]_i_5__6_n_0 ,\wait_bypass_count[0]_i_6__6_n_0 ,\wait_bypass_count[0]_i_7__6_n_0 ,\wait_bypass_count[0]_i_8__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__6_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__6_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__6_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__6 
       (.CI(\wait_bypass_count_reg[8]_i_1__6_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__6_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[12]_i_2__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__6_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__6_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__6_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__6_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__6 
       (.CI(\wait_bypass_count_reg[0]_i_3__6_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__6_n_0 ,\wait_bypass_count_reg[4]_i_1__6_n_1 ,\wait_bypass_count_reg[4]_i_1__6_n_2 ,\wait_bypass_count_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__6_n_4 ,\wait_bypass_count_reg[4]_i_1__6_n_5 ,\wait_bypass_count_reg[4]_i_1__6_n_6 ,\wait_bypass_count_reg[4]_i_1__6_n_7 }),
        .S({\wait_bypass_count[4]_i_2__6_n_0 ,\wait_bypass_count[4]_i_3__6_n_0 ,\wait_bypass_count[4]_i_4__6_n_0 ,\wait_bypass_count[4]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__6_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__6_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__6_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__6_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__6 
       (.CI(\wait_bypass_count_reg[4]_i_1__6_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__6_n_0 ,\wait_bypass_count_reg[8]_i_1__6_n_1 ,\wait_bypass_count_reg[8]_i_1__6_n_2 ,\wait_bypass_count_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__6_n_4 ,\wait_bypass_count_reg[8]_i_1__6_n_5 ,\wait_bypass_count_reg[8]_i_1__6_n_6 ,\wait_bypass_count_reg[8]_i_1__6_n_7 }),
        .S({\wait_bypass_count[8]_i_2__6_n_0 ,\wait_bypass_count[8]_i_3__6_n_0 ,\wait_bypass_count[8]_i_4__6_n_0 ,\wait_bypass_count[8]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt3_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__6_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__6_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_10__2 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_10__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_11__2 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wait_time_cnt[0]_i_1__6 
       (.I0(rx_state[0]),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .O(\wait_time_cnt[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \wait_time_cnt[0]_i_2__6 
       (.I0(\wait_time_cnt[0]_i_4__6_n_0 ),
        .I1(\wait_time_cnt[0]_i_5__6_n_0 ),
        .I2(\wait_time_cnt[0]_i_6__6_n_0 ),
        .I3(\wait_time_cnt[0]_i_7__6_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_4__6 
       (.I0(wait_time_cnt_reg[6]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[2]),
        .I3(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_time_cnt[0]_i_5__6 
       (.I0(wait_time_cnt_reg[0]),
        .I1(wait_time_cnt_reg[1]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[0]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_6__6 
       (.I0(wait_time_cnt_reg[10]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[7]),
        .I3(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[0]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_7__6 
       (.I0(wait_time_cnt_reg[14]),
        .I1(wait_time_cnt_reg[12]),
        .I2(wait_time_cnt_reg[13]),
        .I3(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[0]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_8__2 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_9__2 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_9__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__6 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__6 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__6 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__6 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__6 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__6 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__6 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__6 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__6 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__6 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__6 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__6 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__6_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__6_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__6 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__6_n_0 ,\wait_time_cnt_reg[0]_i_3__6_n_1 ,\wait_time_cnt_reg[0]_i_3__6_n_2 ,\wait_time_cnt_reg[0]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__6_n_4 ,\wait_time_cnt_reg[0]_i_3__6_n_5 ,\wait_time_cnt_reg[0]_i_3__6_n_6 ,\wait_time_cnt_reg[0]_i_3__6_n_7 }),
        .S({\wait_time_cnt[0]_i_8__2_n_0 ,\wait_time_cnt[0]_i_9__2_n_0 ,\wait_time_cnt[0]_i_10__2_n_0 ,\wait_time_cnt[0]_i_11__2_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__6_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__6_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__6_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__6 
       (.CI(\wait_time_cnt_reg[8]_i_1__6_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__6_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__6_n_1 ,\wait_time_cnt_reg[12]_i_1__6_n_2 ,\wait_time_cnt_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__6_n_4 ,\wait_time_cnt_reg[12]_i_1__6_n_5 ,\wait_time_cnt_reg[12]_i_1__6_n_6 ,\wait_time_cnt_reg[12]_i_1__6_n_7 }),
        .S({\wait_time_cnt[12]_i_2__6_n_0 ,\wait_time_cnt[12]_i_3__6_n_0 ,\wait_time_cnt[12]_i_4__6_n_0 ,\wait_time_cnt[12]_i_5__6_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__6_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__6_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__6_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__6_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__6_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__6_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__6_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__6_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__6 
       (.CI(\wait_time_cnt_reg[0]_i_3__6_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__6_n_0 ,\wait_time_cnt_reg[4]_i_1__6_n_1 ,\wait_time_cnt_reg[4]_i_1__6_n_2 ,\wait_time_cnt_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__6_n_4 ,\wait_time_cnt_reg[4]_i_1__6_n_5 ,\wait_time_cnt_reg[4]_i_1__6_n_6 ,\wait_time_cnt_reg[4]_i_1__6_n_7 }),
        .S({\wait_time_cnt[4]_i_2__6_n_0 ,\wait_time_cnt[4]_i_3__6_n_0 ,\wait_time_cnt[4]_i_4__6_n_0 ,\wait_time_cnt[4]_i_5__6_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__6_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__6_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__6_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__6_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__6 
       (.CI(\wait_time_cnt_reg[4]_i_1__6_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__6_n_0 ,\wait_time_cnt_reg[8]_i_1__6_n_1 ,\wait_time_cnt_reg[8]_i_1__6_n_2 ,\wait_time_cnt_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__6_n_4 ,\wait_time_cnt_reg[8]_i_1__6_n_5 ,\wait_time_cnt_reg[8]_i_1__6_n_6 ,\wait_time_cnt_reg[8]_i_1__6_n_7 }),
        .S({\wait_time_cnt[8]_i_2__6_n_0 ,\wait_time_cnt[8]_i_3__6_n_0 ,\wait_time_cnt[8]_i_4__6_n_0 ,\wait_time_cnt[8]_i_5__6_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__6_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__6_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_TX_STARTUP_FSM" *) 
module gtp_gtp_TX_STARTUP_FSM
   (gt0_gttxreset_in,
    gt0_tx_mmcm_reset_out,
    AR,
    gt0_tx_fsm_reset_done_out,
    gt0_txuserrdy_in,
    sysclk_in,
    gt0_txusrclk_in,
    soft_reset_tx_in,
    gt0_pll0refclklost_in,
    gt0_txresetdone_out,
    gt0_tx_mmcm_lock_in,
    gt0_pll0lock_in);
  output gt0_gttxreset_in;
  output gt0_tx_mmcm_reset_out;
  output [0:0]AR;
  output gt0_tx_fsm_reset_done_out;
  output gt0_txuserrdy_in;
  input sysclk_in;
  input gt0_txusrclk_in;
  input soft_reset_tx_in;
  input gt0_pll0refclklost_in;
  input gt0_txresetdone_out;
  input gt0_tx_mmcm_lock_in;
  input gt0_pll0lock_in;

  wire [0:0]AR;
  wire \FSM_sequential_tx_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_10_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_11_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_5_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_8__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_9_n_0 ;
  wire MMCM_RESET_i_1_n_0;
  wire PLL0_RESET_i_1_n_0;
  wire PLL0_RESET_i_2_n_0;
  wire TXUSERRDY_i_1_n_0;
  wire clear;
  wire gt0_gttxreset_in;
  wire gt0_pll0lock_in;
  wire gt0_pll0refclklost_in;
  wire gt0_tx_fsm_reset_done_out;
  wire gt0_tx_mmcm_lock_in;
  wire gt0_tx_mmcm_reset_out;
  wire gt0_txresetdone_out;
  wire gt0_txuserrdy_in;
  wire gt0_txusrclk_in;
  wire gttxreset_i_i_1_n_0;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1_n_0 ;
  wire \init_wait_count[7]_i_3_n_0 ;
  wire \init_wait_count[7]_i_4_n_0 ;
  wire [7:0]init_wait_count_reg__0;
  wire init_wait_done_i_1_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2_n_0 ;
  wire \mmcm_lock_count[9]_i_2_n_0 ;
  wire \mmcm_lock_count[9]_i_4_n_0 ;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in;
  wire [9:0]p_0_in__0;
  wire pll_reset_asserted_i_1_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire sel;
  wire soft_reset_tx_in;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_2ms;
  wire time_out_2ms_i_1_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1_n_0;
  wire time_out_500us_i_2_n_0;
  wire time_out_500us_i_3_n_0;
  wire time_out_500us_i_4_n_0;
  wire time_out_500us_i_5_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10_n_0 ;
  wire \time_out_counter[0]_i_11_n_0 ;
  wire \time_out_counter[0]_i_12_n_0 ;
  wire \time_out_counter[0]_i_4__3_n_0 ;
  wire \time_out_counter[0]_i_5__0_n_0 ;
  wire \time_out_counter[0]_i_6_n_0 ;
  wire \time_out_counter[0]_i_7_n_0 ;
  wire \time_out_counter[0]_i_8__2_n_0 ;
  wire \time_out_counter[0]_i_9__0_n_0 ;
  wire \time_out_counter[12]_i_2_n_0 ;
  wire \time_out_counter[12]_i_3_n_0 ;
  wire \time_out_counter[12]_i_4_n_0 ;
  wire \time_out_counter[12]_i_5_n_0 ;
  wire \time_out_counter[16]_i_2_n_0 ;
  wire \time_out_counter[16]_i_3_n_0 ;
  wire \time_out_counter[4]_i_2_n_0 ;
  wire \time_out_counter[4]_i_3_n_0 ;
  wire \time_out_counter[4]_i_4_n_0 ;
  wire \time_out_counter[4]_i_5_n_0 ;
  wire \time_out_counter[8]_i_2_n_0 ;
  wire \time_out_counter[8]_i_3_n_0 ;
  wire \time_out_counter[8]_i_4_n_0 ;
  wire \time_out_counter[8]_i_5_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2_n_0 ;
  wire \time_out_counter_reg[0]_i_2_n_1 ;
  wire \time_out_counter_reg[0]_i_2_n_2 ;
  wire \time_out_counter_reg[0]_i_2_n_3 ;
  wire \time_out_counter_reg[0]_i_2_n_4 ;
  wire \time_out_counter_reg[0]_i_2_n_5 ;
  wire \time_out_counter_reg[0]_i_2_n_6 ;
  wire \time_out_counter_reg[0]_i_2_n_7 ;
  wire \time_out_counter_reg[12]_i_1_n_0 ;
  wire \time_out_counter_reg[12]_i_1_n_1 ;
  wire \time_out_counter_reg[12]_i_1_n_2 ;
  wire \time_out_counter_reg[12]_i_1_n_3 ;
  wire \time_out_counter_reg[12]_i_1_n_4 ;
  wire \time_out_counter_reg[12]_i_1_n_5 ;
  wire \time_out_counter_reg[12]_i_1_n_6 ;
  wire \time_out_counter_reg[12]_i_1_n_7 ;
  wire \time_out_counter_reg[16]_i_1_n_3 ;
  wire \time_out_counter_reg[16]_i_1_n_6 ;
  wire \time_out_counter_reg[16]_i_1_n_7 ;
  wire \time_out_counter_reg[4]_i_1_n_0 ;
  wire \time_out_counter_reg[4]_i_1_n_1 ;
  wire \time_out_counter_reg[4]_i_1_n_2 ;
  wire \time_out_counter_reg[4]_i_1_n_3 ;
  wire \time_out_counter_reg[4]_i_1_n_4 ;
  wire \time_out_counter_reg[4]_i_1_n_5 ;
  wire \time_out_counter_reg[4]_i_1_n_6 ;
  wire \time_out_counter_reg[4]_i_1_n_7 ;
  wire \time_out_counter_reg[8]_i_1_n_0 ;
  wire \time_out_counter_reg[8]_i_1_n_1 ;
  wire \time_out_counter_reg[8]_i_1_n_2 ;
  wire \time_out_counter_reg[8]_i_1_n_3 ;
  wire \time_out_counter_reg[8]_i_1_n_4 ;
  wire \time_out_counter_reg[8]_i_1_n_5 ;
  wire \time_out_counter_reg[8]_i_1_n_6 ;
  wire \time_out_counter_reg[8]_i_1_n_7 ;
  wire time_out_wait_bypass_i_1_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max_i_1_n_0;
  wire time_tlock_max_i_2_n_0;
  wire time_tlock_max_i_3_n_0;
  wire time_tlock_max_i_4_n_0;
  wire time_tlock_max_reg_n_0;
  wire tx_fsm_reset_done_int_i_1_n_0;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]tx_state;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire \wait_bypass_count[0]_i_10_n_0 ;
  wire \wait_bypass_count[0]_i_11_n_0 ;
  wire \wait_bypass_count[0]_i_12_n_0 ;
  wire \wait_bypass_count[0]_i_2_n_0 ;
  wire \wait_bypass_count[0]_i_4_n_0 ;
  wire \wait_bypass_count[0]_i_5_n_0 ;
  wire \wait_bypass_count[0]_i_6_n_0 ;
  wire \wait_bypass_count[0]_i_7_n_0 ;
  wire \wait_bypass_count[0]_i_8_n_0 ;
  wire \wait_bypass_count[0]_i_9_n_0 ;
  wire \wait_bypass_count[12]_i_2_n_0 ;
  wire \wait_bypass_count[12]_i_3_n_0 ;
  wire \wait_bypass_count[12]_i_4_n_0 ;
  wire \wait_bypass_count[12]_i_5_n_0 ;
  wire \wait_bypass_count[16]_i_2_n_0 ;
  wire \wait_bypass_count[4]_i_2_n_0 ;
  wire \wait_bypass_count[4]_i_3_n_0 ;
  wire \wait_bypass_count[4]_i_4_n_0 ;
  wire \wait_bypass_count[4]_i_5_n_0 ;
  wire \wait_bypass_count[8]_i_2_n_0 ;
  wire \wait_bypass_count[8]_i_3_n_0 ;
  wire \wait_bypass_count[8]_i_4_n_0 ;
  wire \wait_bypass_count[8]_i_5_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1_n_7 ;
  wire \wait_time_cnt[0]_i_1_n_0 ;
  wire \wait_time_cnt[0]_i_4_n_0 ;
  wire \wait_time_cnt[0]_i_5_n_0 ;
  wire \wait_time_cnt[0]_i_6_n_0 ;
  wire \wait_time_cnt[0]_i_7_n_0 ;
  wire \wait_time_cnt[12]_i_2_n_0 ;
  wire \wait_time_cnt[12]_i_3_n_0 ;
  wire \wait_time_cnt[12]_i_4_n_0 ;
  wire \wait_time_cnt[12]_i_5_n_0 ;
  wire \wait_time_cnt[4]_i_2_n_0 ;
  wire \wait_time_cnt[4]_i_3_n_0 ;
  wire \wait_time_cnt[4]_i_4_n_0 ;
  wire \wait_time_cnt[4]_i_5_n_0 ;
  wire \wait_time_cnt[8]_i_2_n_0 ;
  wire \wait_time_cnt[8]_i_3_n_0 ;
  wire \wait_time_cnt[8]_i_4_n_0 ;
  wire \wait_time_cnt[8]_i_5_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1_n_7 ;
  wire wait_time_done;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000554F054F)) 
    \FSM_sequential_tx_state[0]_i_1 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[0]_i_2_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(\FSM_sequential_tx_state[3]_i_5_n_0 ),
        .I5(\FSM_sequential_tx_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_tx_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_tx_state[0]_i_2 
       (.I0(time_out_2ms_reg_n_0),
        .I1(tx_state[0]),
        .O(\FSM_sequential_tx_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \FSM_sequential_tx_state[1]_i_1 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[1]_i_2_n_0 ),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .O(\FSM_sequential_tx_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \FSM_sequential_tx_state[1]_i_2 
       (.I0(tx_state[1]),
        .I1(tx_state[0]),
        .I2(reset_time_out_reg_n_0),
        .I3(time_tlock_max_reg_n_0),
        .I4(mmcm_lock_reclocked),
        .I5(tx_state[2]),
        .O(\FSM_sequential_tx_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100330001103300)) 
    \FSM_sequential_tx_state[2]_i_1 
       (.I0(\FSM_sequential_tx_state[2]_i_2_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[0]),
        .I5(time_out_2ms_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_sequential_tx_state[2]_i_2 
       (.I0(tx_state[2]),
        .I1(mmcm_lock_reclocked),
        .I2(time_tlock_max_reg_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_10 
       (.I0(wait_time_cnt_reg[15]),
        .I1(wait_time_cnt_reg[14]),
        .I2(wait_time_cnt_reg[12]),
        .I3(wait_time_cnt_reg[13]),
        .O(\FSM_sequential_tx_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_11 
       (.I0(wait_time_cnt_reg[9]),
        .I1(wait_time_cnt_reg[10]),
        .I2(wait_time_cnt_reg[8]),
        .I3(wait_time_cnt_reg[11]),
        .O(\FSM_sequential_tx_state[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00073000)) 
    \FSM_sequential_tx_state[3]_i_2 
       (.I0(time_out_wait_bypass_s3),
        .I1(\FSM_sequential_tx_state[3]_i_5_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[3]),
        .O(\FSM_sequential_tx_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_tx_state[3]_i_4 
       (.I0(\FSM_sequential_tx_state[3]_i_8__2_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_9_n_0 ),
        .I2(\FSM_sequential_tx_state[3]_i_10_n_0 ),
        .I3(\FSM_sequential_tx_state[3]_i_11_n_0 ),
        .O(wait_time_done));
  LUT3 #(
    .INIT(8'h4F)) 
    \FSM_sequential_tx_state[3]_i_5 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_out_500us_reg_n_0),
        .I2(tx_state[0]),
        .O(\FSM_sequential_tx_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_8__2 
       (.I0(wait_time_cnt_reg[4]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[6]),
        .I3(wait_time_cnt_reg[7]),
        .O(\FSM_sequential_tx_state[3]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_tx_state[3]_i_9 
       (.I0(wait_time_cnt_reg[1]),
        .I1(wait_time_cnt_reg[2]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[3]),
        .O(\FSM_sequential_tx_state[3]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[0]_i_1_n_0 ),
        .Q(tx_state[0]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[1]_i_1_n_0 ),
        .Q(tx_state[1]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[2]_i_1_n_0 ),
        .Q(tx_state[2]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[3]_i_2_n_0 ),
        .Q(tx_state[3]),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    MMCM_RESET_i_1
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[0]),
        .I3(tx_state[3]),
        .I4(gt0_tx_mmcm_reset_out),
        .O(MMCM_RESET_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    MMCM_RESET_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(MMCM_RESET_i_1_n_0),
        .Q(gt0_tx_mmcm_reset_out),
        .R(soft_reset_tx_in));
  LUT6 #(
    .INIT(64'hFFFFF1FF00000100)) 
    PLL0_RESET_i_1
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(gt0_pll0refclklost_in),
        .I2(tx_state[3]),
        .I3(tx_state[0]),
        .I4(PLL0_RESET_i_2_n_0),
        .I5(AR),
        .O(PLL0_RESET_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    PLL0_RESET_i_2
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .O(PLL0_RESET_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PLL0_RESET_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(PLL0_RESET_i_1_n_0),
        .Q(AR),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFEF0080)) 
    TXUSERRDY_i_1
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[0]),
        .I3(tx_state[3]),
        .I4(gt0_txuserrdy_in),
        .O(TXUSERRDY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(TXUSERRDY_i_1_n_0),
        .Q(gt0_txuserrdy_in),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gttxreset_i_i_1
       (.I0(tx_state[0]),
        .I1(tx_state[2]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(gt0_gttxreset_in),
        .O(gttxreset_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gttxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gttxreset_i_i_1_n_0),
        .Q(gt0_gttxreset_in),
        .R(soft_reset_tx_in));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .O(\init_wait_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[2]),
        .I4(init_wait_count_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[3]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1 
       (.I0(init_wait_count_reg__0[6]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[5]),
        .I3(\init_wait_count[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1 
       (.I0(\init_wait_count[7]_i_3_n_0 ),
        .I1(init_wait_count_reg__0[5]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[7]),
        .I4(init_wait_count_reg__0[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2 
       (.I0(init_wait_count_reg__0[7]),
        .I1(\init_wait_count[7]_i_4_n_0 ),
        .I2(init_wait_count_reg__0[5]),
        .I3(init_wait_count_reg__0[4]),
        .I4(init_wait_count_reg__0[6]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .O(\init_wait_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[2]),
        .O(\init_wait_count[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(\init_wait_count[0]_i_1_n_0 ),
        .Q(init_wait_count_reg__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[1]),
        .Q(init_wait_count_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[2]),
        .Q(init_wait_count_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[3]),
        .Q(init_wait_count_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[4]),
        .Q(init_wait_count_reg__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[5]),
        .Q(init_wait_count_reg__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[6]),
        .Q(init_wait_count_reg__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in[7]),
        .Q(init_wait_count_reg__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1
       (.I0(\init_wait_count[7]_i_3_n_0 ),
        .I1(init_wait_count_reg__0[5]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[7]),
        .I4(init_wait_count_reg__0[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_tx_in),
        .D(init_wait_done_i_1_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .I1(mmcm_lock_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[3]_i_1 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__0[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mmcm_lock_count[6]_i_1 
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(mmcm_lock_count_reg__0[4]),
        .I2(\mmcm_lock_count[8]_i_2_n_0 ),
        .I3(mmcm_lock_count_reg__0[5]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \mmcm_lock_count[7]_i_1 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(mmcm_lock_count_reg__0[5]),
        .I2(\mmcm_lock_count[8]_i_2_n_0 ),
        .I3(mmcm_lock_count_reg__0[4]),
        .I4(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mmcm_lock_count[8]_i_1 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(mmcm_lock_count_reg__0[6]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[4]),
        .I5(\mmcm_lock_count[8]_i_2_n_0 ),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mmcm_lock_count[8]_i_2 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[3]),
        .O(\mmcm_lock_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2 
       (.I0(\mmcm_lock_count[9]_i_4_n_0 ),
        .I1(mmcm_lock_count_reg__0[9]),
        .I2(mmcm_lock_count_reg__0[8]),
        .O(\mmcm_lock_count[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(\mmcm_lock_count[9]_i_4_n_0 ),
        .I2(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \mmcm_lock_count[9]_i_4 
       (.I0(\mmcm_lock_count[8]_i_2_n_0 ),
        .I1(mmcm_lock_count_reg__0[4]),
        .I2(mmcm_lock_count_reg__0[5]),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[7]),
        .O(\mmcm_lock_count[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF00000010)) 
    pll_reset_asserted_i_1
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt0_pll0refclklost_in),
        .I5(pll_reset_asserted_reg_n_0),
        .O(pll_reset_asserted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFD0004)) 
    run_phase_alignment_int_i_1
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  gtp_gtp_sync_block_67 sync_TXRESETDONE
       (.data_out(txresetdone_s2),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_68 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg__0[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt0_tx_mmcm_lock_in(gt0_tx_mmcm_lock_in),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[9]_i_4_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_69 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_tx_state_reg[2] (PLL0_RESET_i_2_n_0),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .out(tx_state),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_out_500us_reg(time_out_500us_reg_n_0),
        .time_tlock_max_reg(time_tlock_max_reg_n_0),
        .txresetdone_s3(txresetdone_s3),
        .wait_time_done(wait_time_done));
  gtp_gtp_sync_block_70 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  gtp_gtp_sync_block_71 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_72 sync_tx_fsm_reset_done_int
       (.data_out(tx_fsm_reset_done_int_s2),
        .gt0_tx_fsm_reset_done_out(gt0_tx_fsm_reset_done_out),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  LUT3 #(
    .INIT(8'h0E)) 
    time_out_2ms_i_1
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms),
        .I2(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_out_500us_i_1
       (.I0(time_out_500us_reg_n_0),
        .I1(time_out_500us_i_2_n_0),
        .I2(time_out_500us_i_3_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_out_500us_i_1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    time_out_500us_i_2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_500us_i_4_n_0),
        .O(time_out_500us_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    time_out_500us_i_3
       (.I0(\time_out_counter[0]_i_12_n_0 ),
        .I1(time_out_500us_i_5_n_0),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[16]),
        .I4(time_out_counter_reg[11]),
        .O(time_out_500us_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_500us_i_4
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[17]),
        .O(time_out_500us_i_4_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    time_out_500us_i_5
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[14]),
        .I3(time_out_counter_reg[4]),
        .O(time_out_500us_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_500us_i_1_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_1 
       (.I0(time_out_2ms),
        .O(time_out_counter));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \time_out_counter[0]_i_10 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \time_out_counter[0]_i_11 
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[9]),
        .O(\time_out_counter[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \time_out_counter[0]_i_12 
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[7]),
        .O(\time_out_counter[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \time_out_counter[0]_i_3 
       (.I0(\time_out_counter[0]_i_8__2_n_0 ),
        .I1(\time_out_counter[0]_i_9__0_n_0 ),
        .I2(\time_out_counter[0]_i_10_n_0 ),
        .I3(\time_out_counter[0]_i_11_n_0 ),
        .I4(\time_out_counter[0]_i_12_n_0 ),
        .O(time_out_2ms));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_4__3 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__0 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_7 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \time_out_counter[0]_i_8__2 
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[13]),
        .O(\time_out_counter[0]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \time_out_counter[0]_i_9__0 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2_n_0 ,\time_out_counter_reg[0]_i_2_n_1 ,\time_out_counter_reg[0]_i_2_n_2 ,\time_out_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2_n_4 ,\time_out_counter_reg[0]_i_2_n_5 ,\time_out_counter_reg[0]_i_2_n_6 ,\time_out_counter_reg[0]_i_2_n_7 }),
        .S({\time_out_counter[0]_i_4__3_n_0 ,\time_out_counter[0]_i_5__0_n_0 ,\time_out_counter[0]_i_6_n_0 ,\time_out_counter[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1 
       (.CI(\time_out_counter_reg[8]_i_1_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1_n_0 ,\time_out_counter_reg[12]_i_1_n_1 ,\time_out_counter_reg[12]_i_1_n_2 ,\time_out_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1_n_4 ,\time_out_counter_reg[12]_i_1_n_5 ,\time_out_counter_reg[12]_i_1_n_6 ,\time_out_counter_reg[12]_i_1_n_7 }),
        .S({\time_out_counter[12]_i_2_n_0 ,\time_out_counter[12]_i_3_n_0 ,\time_out_counter[12]_i_4_n_0 ,\time_out_counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1 
       (.CI(\time_out_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1_n_6 ,\time_out_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,\time_out_counter[16]_i_2_n_0 ,\time_out_counter[16]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1 
       (.CI(\time_out_counter_reg[0]_i_2_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1_n_0 ,\time_out_counter_reg[4]_i_1_n_1 ,\time_out_counter_reg[4]_i_1_n_2 ,\time_out_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1_n_4 ,\time_out_counter_reg[4]_i_1_n_5 ,\time_out_counter_reg[4]_i_1_n_6 ,\time_out_counter_reg[4]_i_1_n_7 }),
        .S({\time_out_counter[4]_i_2_n_0 ,\time_out_counter[4]_i_3_n_0 ,\time_out_counter[4]_i_4_n_0 ,\time_out_counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1 
       (.CI(\time_out_counter_reg[4]_i_1_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1_n_0 ,\time_out_counter_reg[8]_i_1_n_1 ,\time_out_counter_reg[8]_i_1_n_2 ,\time_out_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1_n_4 ,\time_out_counter_reg[8]_i_1_n_5 ,\time_out_counter_reg[8]_i_1_n_6 ,\time_out_counter_reg[8]_i_1_n_7 }),
        .S({\time_out_counter[8]_i_2_n_0 ,\time_out_counter[8]_i_3_n_0 ,\time_out_counter[8]_i_4_n_0 ,\time_out_counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(\wait_bypass_count[0]_i_4_n_0 ),
        .I2(tx_fsm_reset_done_int_s3),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_tlock_max_i_1
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2_n_0),
        .I2(time_tlock_max_i_3_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    time_tlock_max_i_2
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(time_tlock_max_i_4_n_0),
        .O(time_tlock_max_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    time_tlock_max_i_3
       (.I0(\time_out_counter[0]_i_10_n_0 ),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[11]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[16]),
        .I5(\time_out_counter[0]_i_12_n_0 ),
        .O(time_tlock_max_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_tlock_max_i_4
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[17]),
        .O(time_tlock_max_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    tx_fsm_reset_done_int_i_1
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt0_tx_fsm_reset_done_out),
        .O(tx_fsm_reset_done_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_i_1_n_0),
        .Q(gt0_tx_fsm_reset_done_out),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \wait_bypass_count[0]_i_10 
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_11 
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[11]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wait_bypass_count[0]_i_12 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2 
       (.I0(\wait_bypass_count[0]_i_4_n_0 ),
        .I1(tx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_bypass_count[0]_i_4 
       (.I0(\wait_bypass_count[0]_i_9_n_0 ),
        .I1(\wait_bypass_count[0]_i_10_n_0 ),
        .I2(\wait_bypass_count[0]_i_11_n_0 ),
        .I3(\wait_bypass_count[0]_i_12_n_0 ),
        .O(\wait_bypass_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_bypass_count[0]_i_9 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2 
       (.I0(wait_bypass_count_reg[15]),
        .O(\wait_bypass_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_3 
       (.I0(wait_bypass_count_reg[14]),
        .O(\wait_bypass_count[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_4 
       (.I0(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_5 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[16]_i_2 
       (.I0(wait_bypass_count_reg[16]),
        .O(\wait_bypass_count[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3_n_0 ,\wait_bypass_count_reg[0]_i_3_n_1 ,\wait_bypass_count_reg[0]_i_3_n_2 ,\wait_bypass_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3_n_4 ,\wait_bypass_count_reg[0]_i_3_n_5 ,\wait_bypass_count_reg[0]_i_3_n_6 ,\wait_bypass_count_reg[0]_i_3_n_7 }),
        .S({\wait_bypass_count[0]_i_5_n_0 ,\wait_bypass_count[0]_i_6_n_0 ,\wait_bypass_count[0]_i_7_n_0 ,\wait_bypass_count[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1 
       (.CI(\wait_bypass_count_reg[8]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1_n_0 ,\wait_bypass_count_reg[12]_i_1_n_1 ,\wait_bypass_count_reg[12]_i_1_n_2 ,\wait_bypass_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1_n_4 ,\wait_bypass_count_reg[12]_i_1_n_5 ,\wait_bypass_count_reg[12]_i_1_n_6 ,\wait_bypass_count_reg[12]_i_1_n_7 }),
        .S({\wait_bypass_count[12]_i_2_n_0 ,\wait_bypass_count[12]_i_3_n_0 ,\wait_bypass_count[12]_i_4_n_0 ,\wait_bypass_count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[13] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[14] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[15] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[16] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[16]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[16]_i_1 
       (.CI(\wait_bypass_count_reg[12]_i_1_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1 
       (.CI(\wait_bypass_count_reg[0]_i_3_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1_n_0 ,\wait_bypass_count_reg[4]_i_1_n_1 ,\wait_bypass_count_reg[4]_i_1_n_2 ,\wait_bypass_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1_n_4 ,\wait_bypass_count_reg[4]_i_1_n_5 ,\wait_bypass_count_reg[4]_i_1_n_6 ,\wait_bypass_count_reg[4]_i_1_n_7 }),
        .S({\wait_bypass_count[4]_i_2_n_0 ,\wait_bypass_count[4]_i_3_n_0 ,\wait_bypass_count[4]_i_4_n_0 ,\wait_bypass_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1 
       (.CI(\wait_bypass_count_reg[4]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1_n_0 ,\wait_bypass_count_reg[8]_i_1_n_1 ,\wait_bypass_count_reg[8]_i_1_n_2 ,\wait_bypass_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1_n_4 ,\wait_bypass_count_reg[8]_i_1_n_5 ,\wait_bypass_count_reg[8]_i_1_n_6 ,\wait_bypass_count_reg[8]_i_1_n_7 }),
        .S({\wait_bypass_count[8]_i_2_n_0 ,\wait_bypass_count[8]_i_3_n_0 ,\wait_bypass_count[8]_i_4_n_0 ,\wait_bypass_count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h0444)) 
    \wait_time_cnt[0]_i_1 
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .O(\wait_time_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_2 
       (.I0(wait_time_done),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_4 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_5 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_6 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_7 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3_n_0 ,\wait_time_cnt_reg[0]_i_3_n_1 ,\wait_time_cnt_reg[0]_i_3_n_2 ,\wait_time_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3_n_4 ,\wait_time_cnt_reg[0]_i_3_n_5 ,\wait_time_cnt_reg[0]_i_3_n_6 ,\wait_time_cnt_reg[0]_i_3_n_7 }),
        .S({\wait_time_cnt[0]_i_4_n_0 ,\wait_time_cnt[0]_i_5_n_0 ,\wait_time_cnt[0]_i_6_n_0 ,\wait_time_cnt[0]_i_7_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1 
       (.CI(\wait_time_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1_n_1 ,\wait_time_cnt_reg[12]_i_1_n_2 ,\wait_time_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1_n_4 ,\wait_time_cnt_reg[12]_i_1_n_5 ,\wait_time_cnt_reg[12]_i_1_n_6 ,\wait_time_cnt_reg[12]_i_1_n_7 }),
        .S({\wait_time_cnt[12]_i_2_n_0 ,\wait_time_cnt[12]_i_3_n_0 ,\wait_time_cnt[12]_i_4_n_0 ,\wait_time_cnt[12]_i_5_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1 
       (.CI(\wait_time_cnt_reg[0]_i_3_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1_n_0 ,\wait_time_cnt_reg[4]_i_1_n_1 ,\wait_time_cnt_reg[4]_i_1_n_2 ,\wait_time_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1_n_4 ,\wait_time_cnt_reg[4]_i_1_n_5 ,\wait_time_cnt_reg[4]_i_1_n_6 ,\wait_time_cnt_reg[4]_i_1_n_7 }),
        .S({\wait_time_cnt[4]_i_2_n_0 ,\wait_time_cnt[4]_i_3_n_0 ,\wait_time_cnt[4]_i_4_n_0 ,\wait_time_cnt[4]_i_5_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1 
       (.CI(\wait_time_cnt_reg[4]_i_1_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1_n_0 ,\wait_time_cnt_reg[8]_i_1_n_1 ,\wait_time_cnt_reg[8]_i_1_n_2 ,\wait_time_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1_n_4 ,\wait_time_cnt_reg[8]_i_1_n_5 ,\wait_time_cnt_reg[8]_i_1_n_6 ,\wait_time_cnt_reg[8]_i_1_n_7 }),
        .S({\wait_time_cnt[8]_i_2_n_0 ,\wait_time_cnt[8]_i_3_n_0 ,\wait_time_cnt[8]_i_4_n_0 ,\wait_time_cnt[8]_i_5_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_TX_STARTUP_FSM" *) 
module gtp_gtp_TX_STARTUP_FSM_1
   (gt1_gttxreset_in,
    gt1_tx_mmcm_reset_out,
    gt1_tx_fsm_reset_done_out,
    gt1_txuserrdy_in,
    sysclk_in,
    gt1_txusrclk_in,
    soft_reset_tx_in,
    gt0_pll0refclklost_in,
    gt1_txresetdone_out,
    gt1_tx_mmcm_lock_in,
    gt0_pll0lock_in);
  output gt1_gttxreset_in;
  output gt1_tx_mmcm_reset_out;
  output gt1_tx_fsm_reset_done_out;
  output gt1_txuserrdy_in;
  input sysclk_in;
  input gt1_txusrclk_in;
  input soft_reset_tx_in;
  input gt0_pll0refclklost_in;
  input gt1_txresetdone_out;
  input gt1_tx_mmcm_lock_in;
  input gt0_pll0lock_in;

  wire \FSM_sequential_tx_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_tx_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_10__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_11__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_12_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_2__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_9__0_n_0 ;
  wire MMCM_RESET_i_1__0_n_0;
  wire TXUSERRDY_i_1__0_n_0;
  wire clear;
  wire gt0_pll0lock_in;
  wire gt0_pll0refclklost_in;
  wire gt1_gttxreset_in;
  wire gt1_tx_fsm_reset_done_out;
  wire gt1_tx_mmcm_lock_in;
  wire gt1_tx_mmcm_reset_out;
  wire gt1_txresetdone_out;
  wire gt1_txuserrdy_in;
  wire gt1_txusrclk_in;
  wire gttxreset_i_i_1__0_n_0;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__0_n_0 ;
  wire \init_wait_count[7]_i_3__0_n_0 ;
  wire \init_wait_count[7]_i_4__0_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__0_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__0_n_0 ;
  wire \mmcm_lock_count[9]_i_2__0_n_0 ;
  wire \mmcm_lock_count[9]_i_4__0_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire pll_reset_asserted_i_1__0_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__0_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire sel;
  wire soft_reset_tx_in;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_2ms;
  wire time_out_2ms_i_1__0_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1__0_n_0;
  wire time_out_500us_i_2__0_n_0;
  wire time_out_500us_i_3__0_n_0;
  wire time_out_500us_i_4__0_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__0_n_0 ;
  wire \time_out_counter[0]_i_11__0_n_0 ;
  wire \time_out_counter[0]_i_12__0_n_0 ;
  wire \time_out_counter[0]_i_4__4_n_0 ;
  wire \time_out_counter[0]_i_5__1_n_0 ;
  wire \time_out_counter[0]_i_6__0_n_0 ;
  wire \time_out_counter[0]_i_7__0_n_0 ;
  wire \time_out_counter[0]_i_8__3_n_0 ;
  wire \time_out_counter[0]_i_9__1_n_0 ;
  wire \time_out_counter[12]_i_2__0_n_0 ;
  wire \time_out_counter[12]_i_3__0_n_0 ;
  wire \time_out_counter[12]_i_4__0_n_0 ;
  wire \time_out_counter[12]_i_5__0_n_0 ;
  wire \time_out_counter[16]_i_2__0_n_0 ;
  wire \time_out_counter[16]_i_3__0_n_0 ;
  wire \time_out_counter[4]_i_2__0_n_0 ;
  wire \time_out_counter[4]_i_3__0_n_0 ;
  wire \time_out_counter[4]_i_4__0_n_0 ;
  wire \time_out_counter[4]_i_5__0_n_0 ;
  wire \time_out_counter[8]_i_2__0_n_0 ;
  wire \time_out_counter[8]_i_3__0_n_0 ;
  wire \time_out_counter[8]_i_4__0_n_0 ;
  wire \time_out_counter[8]_i_5__0_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__0_n_0 ;
  wire \time_out_counter_reg[0]_i_2__0_n_1 ;
  wire \time_out_counter_reg[0]_i_2__0_n_2 ;
  wire \time_out_counter_reg[0]_i_2__0_n_3 ;
  wire \time_out_counter_reg[0]_i_2__0_n_4 ;
  wire \time_out_counter_reg[0]_i_2__0_n_5 ;
  wire \time_out_counter_reg[0]_i_2__0_n_6 ;
  wire \time_out_counter_reg[0]_i_2__0_n_7 ;
  wire \time_out_counter_reg[12]_i_1__0_n_0 ;
  wire \time_out_counter_reg[12]_i_1__0_n_1 ;
  wire \time_out_counter_reg[12]_i_1__0_n_2 ;
  wire \time_out_counter_reg[12]_i_1__0_n_3 ;
  wire \time_out_counter_reg[12]_i_1__0_n_4 ;
  wire \time_out_counter_reg[12]_i_1__0_n_5 ;
  wire \time_out_counter_reg[12]_i_1__0_n_6 ;
  wire \time_out_counter_reg[12]_i_1__0_n_7 ;
  wire \time_out_counter_reg[16]_i_1__0_n_3 ;
  wire \time_out_counter_reg[16]_i_1__0_n_6 ;
  wire \time_out_counter_reg[16]_i_1__0_n_7 ;
  wire \time_out_counter_reg[4]_i_1__0_n_0 ;
  wire \time_out_counter_reg[4]_i_1__0_n_1 ;
  wire \time_out_counter_reg[4]_i_1__0_n_2 ;
  wire \time_out_counter_reg[4]_i_1__0_n_3 ;
  wire \time_out_counter_reg[4]_i_1__0_n_4 ;
  wire \time_out_counter_reg[4]_i_1__0_n_5 ;
  wire \time_out_counter_reg[4]_i_1__0_n_6 ;
  wire \time_out_counter_reg[4]_i_1__0_n_7 ;
  wire \time_out_counter_reg[8]_i_1__0_n_0 ;
  wire \time_out_counter_reg[8]_i_1__0_n_1 ;
  wire \time_out_counter_reg[8]_i_1__0_n_2 ;
  wire \time_out_counter_reg[8]_i_1__0_n_3 ;
  wire \time_out_counter_reg[8]_i_1__0_n_4 ;
  wire \time_out_counter_reg[8]_i_1__0_n_5 ;
  wire \time_out_counter_reg[8]_i_1__0_n_6 ;
  wire \time_out_counter_reg[8]_i_1__0_n_7 ;
  wire time_out_wait_bypass_i_1__0_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max_i_1__0_n_0;
  wire time_tlock_max_i_2__0_n_0;
  wire time_tlock_max_i_3__0_n_0;
  wire time_tlock_max_i_4__0_n_0;
  wire time_tlock_max_reg_n_0;
  wire tx_fsm_reset_done_int_i_1__0_n_0;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]tx_state;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire \wait_bypass_count[0]_i_10__0_n_0 ;
  wire \wait_bypass_count[0]_i_11__0_n_0 ;
  wire \wait_bypass_count[0]_i_12__0_n_0 ;
  wire \wait_bypass_count[0]_i_2__0_n_0 ;
  wire \wait_bypass_count[0]_i_4__0_n_0 ;
  wire \wait_bypass_count[0]_i_5__0_n_0 ;
  wire \wait_bypass_count[0]_i_6__0_n_0 ;
  wire \wait_bypass_count[0]_i_7__0_n_0 ;
  wire \wait_bypass_count[0]_i_8__0_n_0 ;
  wire \wait_bypass_count[0]_i_9__0_n_0 ;
  wire \wait_bypass_count[12]_i_2__0_n_0 ;
  wire \wait_bypass_count[12]_i_3__0_n_0 ;
  wire \wait_bypass_count[12]_i_4__0_n_0 ;
  wire \wait_bypass_count[12]_i_5__0_n_0 ;
  wire \wait_bypass_count[16]_i_2__0_n_0 ;
  wire \wait_bypass_count[4]_i_2__0_n_0 ;
  wire \wait_bypass_count[4]_i_3__0_n_0 ;
  wire \wait_bypass_count[4]_i_4__0_n_0 ;
  wire \wait_bypass_count[4]_i_5__0_n_0 ;
  wire \wait_bypass_count[8]_i_2__0_n_0 ;
  wire \wait_bypass_count[8]_i_3__0_n_0 ;
  wire \wait_bypass_count[8]_i_4__0_n_0 ;
  wire \wait_bypass_count[8]_i_5__0_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__0_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_7 ;
  wire \wait_time_cnt[0]_i_1__0_n_0 ;
  wire \wait_time_cnt[0]_i_4__0_n_0 ;
  wire \wait_time_cnt[0]_i_5__0_n_0 ;
  wire \wait_time_cnt[0]_i_6__0_n_0 ;
  wire \wait_time_cnt[0]_i_7__0_n_0 ;
  wire \wait_time_cnt[12]_i_2__0_n_0 ;
  wire \wait_time_cnt[12]_i_3__0_n_0 ;
  wire \wait_time_cnt[12]_i_4__0_n_0 ;
  wire \wait_time_cnt[12]_i_5__0_n_0 ;
  wire \wait_time_cnt[4]_i_2__0_n_0 ;
  wire \wait_time_cnt[4]_i_3__0_n_0 ;
  wire \wait_time_cnt[4]_i_4__0_n_0 ;
  wire \wait_time_cnt[4]_i_5__0_n_0 ;
  wire \wait_time_cnt[8]_i_2__0_n_0 ;
  wire \wait_time_cnt[8]_i_3__0_n_0 ;
  wire \wait_time_cnt[8]_i_4__0_n_0 ;
  wire \wait_time_cnt[8]_i_5__0_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__0_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__0_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__0_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__0_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__0_n_7 ;
  wire wait_time_done;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000554F054F)) 
    \FSM_sequential_tx_state[0]_i_1__0 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[0]_i_2__0_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(\FSM_sequential_tx_state[3]_i_6__0_n_0 ),
        .I5(\FSM_sequential_tx_state[1]_i_2__0_n_0 ),
        .O(\FSM_sequential_tx_state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_tx_state[0]_i_2__0 
       (.I0(time_out_2ms_reg_n_0),
        .I1(tx_state[0]),
        .O(\FSM_sequential_tx_state[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \FSM_sequential_tx_state[1]_i_1__0 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[1]_i_2__0_n_0 ),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .O(\FSM_sequential_tx_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \FSM_sequential_tx_state[1]_i_2__0 
       (.I0(tx_state[0]),
        .I1(tx_state[1]),
        .I2(reset_time_out_reg_n_0),
        .I3(time_tlock_max_reg_n_0),
        .I4(mmcm_lock_reclocked),
        .I5(tx_state[2]),
        .O(\FSM_sequential_tx_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100330001103300)) 
    \FSM_sequential_tx_state[2]_i_1__0 
       (.I0(\FSM_sequential_tx_state[2]_i_2__0_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[0]),
        .I5(time_out_2ms_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_sequential_tx_state[2]_i_2__0 
       (.I0(tx_state[2]),
        .I1(mmcm_lock_reclocked),
        .I2(time_tlock_max_reg_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_tx_state[3]_i_10__0 
       (.I0(wait_time_cnt_reg[2]),
        .I1(wait_time_cnt_reg[3]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[1]),
        .O(\FSM_sequential_tx_state[3]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_11__0 
       (.I0(wait_time_cnt_reg[14]),
        .I1(wait_time_cnt_reg[12]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[13]),
        .O(\FSM_sequential_tx_state[3]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_12 
       (.I0(wait_time_cnt_reg[10]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[8]),
        .I3(wait_time_cnt_reg[9]),
        .O(\FSM_sequential_tx_state[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00073000)) 
    \FSM_sequential_tx_state[3]_i_2__0 
       (.I0(time_out_wait_bypass_s3),
        .I1(\FSM_sequential_tx_state[3]_i_6__0_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[3]),
        .O(\FSM_sequential_tx_state[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_tx_state[3]_i_4__0 
       (.I0(\FSM_sequential_tx_state[3]_i_9__0_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_10__0_n_0 ),
        .I2(\FSM_sequential_tx_state[3]_i_11__0_n_0 ),
        .I3(\FSM_sequential_tx_state[3]_i_12_n_0 ),
        .O(wait_time_done));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_tx_state[3]_i_5__0 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .O(\FSM_sequential_tx_state[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \FSM_sequential_tx_state[3]_i_6__0 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_out_500us_reg_n_0),
        .I2(tx_state[0]),
        .O(\FSM_sequential_tx_state[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_9__0 
       (.I0(wait_time_cnt_reg[4]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[6]),
        .I3(wait_time_cnt_reg[7]),
        .O(\FSM_sequential_tx_state[3]_i_9__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[0]_i_1__0_n_0 ),
        .Q(tx_state[0]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[1]_i_1__0_n_0 ),
        .Q(tx_state[1]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[2]_i_1__0_n_0 ),
        .Q(tx_state[2]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[3]_i_2__0_n_0 ),
        .Q(tx_state[3]),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    MMCM_RESET_i_1__0
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt1_tx_mmcm_reset_out),
        .O(MMCM_RESET_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    MMCM_RESET_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(MMCM_RESET_i_1__0_n_0),
        .Q(gt1_tx_mmcm_reset_out),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB4000)) 
    TXUSERRDY_i_1__0
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt1_txuserrdy_in),
        .O(TXUSERRDY_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(TXUSERRDY_i_1__0_n_0),
        .Q(gt1_txuserrdy_in),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gttxreset_i_i_1__0
       (.I0(tx_state[0]),
        .I1(tx_state[2]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(gt1_gttxreset_in),
        .O(gttxreset_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gttxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gttxreset_i_i_1__0_n_0),
        .Q(gt1_gttxreset_in),
        .R(soft_reset_tx_in));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__0 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__0 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__0 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__0 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__0 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__0_n_0 ),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__0 
       (.I0(\init_wait_count[7]_i_3__0_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__0 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__0_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__0 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__0 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(\init_wait_count[0]_i_1__0_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__1[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__0
       (.I0(\init_wait_count[7]_i_3__0_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_tx_in),
        .D(init_wait_done_i_1__0_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__0 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__0 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__0 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \mmcm_lock_count[3]_i_1__0 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[3]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__0 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[0]),
        .I4(mmcm_lock_count_reg[1]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__0 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[3]),
        .I4(mmcm_lock_count_reg[2]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__2[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[6]_i_1__0 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__0_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[7]_i_1__0 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__0_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[8]_i_1__0 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[6]),
        .I2(mmcm_lock_count_reg[4]),
        .I3(\mmcm_lock_count[8]_i_2__0_n_0 ),
        .I4(mmcm_lock_count_reg[5]),
        .I5(mmcm_lock_count_reg[7]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mmcm_lock_count[8]_i_2__0 
       (.I0(mmcm_lock_count_reg[1]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[2]),
        .O(\mmcm_lock_count[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__0 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(\mmcm_lock_count[9]_i_4__0_n_0 ),
        .I2(mmcm_lock_count_reg[9]),
        .O(\mmcm_lock_count[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__0 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__0_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__2[9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mmcm_lock_count[9]_i_4__0 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__0_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(\mmcm_lock_count[9]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__0_n_0 ),
        .D(p_0_in__2[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF00000010)) 
    pll_reset_asserted_i_1__0
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt0_pll0refclklost_in),
        .I5(pll_reset_asserted_reg_n_0),
        .O(pll_reset_asserted_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1__0_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFD0004)) 
    run_phase_alignment_int_i_1__0
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__0_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  gtp_gtp_sync_block_52 sync_TXRESETDONE
       (.data_out(txresetdone_s2),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_53 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt1_tx_mmcm_lock_in(gt1_tx_mmcm_lock_in),
        .\mmcm_lock_count_reg[7] (\mmcm_lock_count[9]_i_4__0_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_54 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_tx_state_reg[2] (\FSM_sequential_tx_state[3]_i_5__0_n_0 ),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .out(tx_state),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_out_500us_reg(time_out_500us_reg_n_0),
        .time_tlock_max_reg(time_tlock_max_reg_n_0),
        .txresetdone_s3(txresetdone_s3),
        .wait_time_done(wait_time_done));
  gtp_gtp_sync_block_55 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt1_txusrclk_in(gt1_txusrclk_in));
  gtp_gtp_sync_block_56 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_57 sync_tx_fsm_reset_done_int
       (.data_out(tx_fsm_reset_done_int_s2),
        .gt1_tx_fsm_reset_done_out(gt1_tx_fsm_reset_done_out),
        .gt1_txusrclk_in(gt1_txusrclk_in));
  LUT3 #(
    .INIT(8'h0E)) 
    time_out_2ms_i_1__0
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms),
        .I2(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__0_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    time_out_500us_i_1__0
       (.I0(time_out_500us_reg_n_0),
        .I1(time_tlock_max_i_2__0_n_0),
        .I2(time_out_500us_i_2__0_n_0),
        .I3(time_out_500us_i_3__0_n_0),
        .I4(time_out_500us_i_4__0_n_0),
        .I5(reset_time_out_reg_n_0),
        .O(time_out_500us_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    time_out_500us_i_2__0
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(time_out_500us_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_out_500us_i_3__0
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[1]),
        .I3(time_out_counter_reg[2]),
        .O(time_out_500us_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    time_out_500us_i_4__0
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(time_out_500us_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_500us_i_1__0_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \time_out_counter[0]_i_10__0 
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_counter_reg[10]),
        .O(\time_out_counter[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \time_out_counter[0]_i_11__0 
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \time_out_counter[0]_i_12__0 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_1__0 
       (.I0(time_out_2ms),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'h00000004)) 
    \time_out_counter[0]_i_3__0 
       (.I0(\time_out_counter[0]_i_8__3_n_0 ),
        .I1(\time_out_counter[0]_i_9__1_n_0 ),
        .I2(\time_out_counter[0]_i_10__0_n_0 ),
        .I3(\time_out_counter[0]_i_11__0_n_0 ),
        .I4(\time_out_counter[0]_i_12__0_n_0 ),
        .O(time_out_2ms));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_4__4 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__1 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__0 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_7__0 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_8__3 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(\time_out_counter[0]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \time_out_counter[0]_i_9__1 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .O(\time_out_counter[0]_i_9__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__0 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__0 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__0 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__0 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__0 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__0 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__0 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__0 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__0 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__0 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__0 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__0 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__0 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__0 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__0_n_0 ,\time_out_counter_reg[0]_i_2__0_n_1 ,\time_out_counter_reg[0]_i_2__0_n_2 ,\time_out_counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__0_n_4 ,\time_out_counter_reg[0]_i_2__0_n_5 ,\time_out_counter_reg[0]_i_2__0_n_6 ,\time_out_counter_reg[0]_i_2__0_n_7 }),
        .S({\time_out_counter[0]_i_4__4_n_0 ,\time_out_counter[0]_i_5__1_n_0 ,\time_out_counter[0]_i_6__0_n_0 ,\time_out_counter[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__0 
       (.CI(\time_out_counter_reg[8]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__0_n_0 ,\time_out_counter_reg[12]_i_1__0_n_1 ,\time_out_counter_reg[12]_i_1__0_n_2 ,\time_out_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__0_n_4 ,\time_out_counter_reg[12]_i_1__0_n_5 ,\time_out_counter_reg[12]_i_1__0_n_6 ,\time_out_counter_reg[12]_i_1__0_n_7 }),
        .S({\time_out_counter[12]_i_2__0_n_0 ,\time_out_counter[12]_i_3__0_n_0 ,\time_out_counter[12]_i_4__0_n_0 ,\time_out_counter[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__0 
       (.CI(\time_out_counter_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__0_n_6 ,\time_out_counter_reg[16]_i_1__0_n_7 }),
        .S({1'b0,1'b0,\time_out_counter[16]_i_2__0_n_0 ,\time_out_counter[16]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__0 
       (.CI(\time_out_counter_reg[0]_i_2__0_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__0_n_0 ,\time_out_counter_reg[4]_i_1__0_n_1 ,\time_out_counter_reg[4]_i_1__0_n_2 ,\time_out_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__0_n_4 ,\time_out_counter_reg[4]_i_1__0_n_5 ,\time_out_counter_reg[4]_i_1__0_n_6 ,\time_out_counter_reg[4]_i_1__0_n_7 }),
        .S({\time_out_counter[4]_i_2__0_n_0 ,\time_out_counter[4]_i_3__0_n_0 ,\time_out_counter[4]_i_4__0_n_0 ,\time_out_counter[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__0 
       (.CI(\time_out_counter_reg[4]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__0_n_0 ,\time_out_counter_reg[8]_i_1__0_n_1 ,\time_out_counter_reg[8]_i_1__0_n_2 ,\time_out_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__0_n_4 ,\time_out_counter_reg[8]_i_1__0_n_5 ,\time_out_counter_reg[8]_i_1__0_n_6 ,\time_out_counter_reg[8]_i_1__0_n_7 }),
        .S({\time_out_counter[8]_i_2__0_n_0 ,\time_out_counter[8]_i_3__0_n_0 ,\time_out_counter[8]_i_4__0_n_0 ,\time_out_counter[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__0
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(\wait_bypass_count[0]_i_4__0_n_0 ),
        .I2(tx_fsm_reset_done_int_s3),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__0_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    time_tlock_max_i_1__0
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2__0_n_0),
        .I2(time_tlock_max_i_3__0_n_0),
        .I3(time_tlock_max_i_4__0_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    time_tlock_max_i_2__0
       (.I0(time_out_counter_reg[8]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[7]),
        .O(time_tlock_max_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    time_tlock_max_i_3__0
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[0]),
        .O(time_tlock_max_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    time_tlock_max_i_4__0
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[13]),
        .O(time_tlock_max_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__0_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    tx_fsm_reset_done_int_i_1__0
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt1_tx_fsm_reset_done_out),
        .O(tx_fsm_reset_done_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_i_1__0_n_0),
        .Q(gt1_tx_fsm_reset_done_out),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_s3_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \wait_bypass_count[0]_i_10__0 
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_11__0 
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[11]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wait_bypass_count[0]_i_12__0 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__0 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__0 
       (.I0(\wait_bypass_count[0]_i_4__0_n_0 ),
        .I1(tx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_bypass_count[0]_i_4__0 
       (.I0(\wait_bypass_count[0]_i_9__0_n_0 ),
        .I1(\wait_bypass_count[0]_i_10__0_n_0 ),
        .I2(\wait_bypass_count[0]_i_11__0_n_0 ),
        .I3(\wait_bypass_count[0]_i_12__0_n_0 ),
        .O(\wait_bypass_count[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__0 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__0 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__0 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__0 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_bypass_count[0]_i_9__0 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__0 
       (.I0(wait_bypass_count_reg[15]),
        .O(\wait_bypass_count[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_3__0 
       (.I0(wait_bypass_count_reg[14]),
        .O(\wait_bypass_count[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_4__0 
       (.I0(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_5__0 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[16]_i_2__0 
       (.I0(wait_bypass_count_reg[16]),
        .O(\wait_bypass_count[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__0 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__0 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__0 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__0 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__0 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__0 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__0 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__0 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__0_n_0 ,\wait_bypass_count_reg[0]_i_3__0_n_1 ,\wait_bypass_count_reg[0]_i_3__0_n_2 ,\wait_bypass_count_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__0_n_4 ,\wait_bypass_count_reg[0]_i_3__0_n_5 ,\wait_bypass_count_reg[0]_i_3__0_n_6 ,\wait_bypass_count_reg[0]_i_3__0_n_7 }),
        .S({\wait_bypass_count[0]_i_5__0_n_0 ,\wait_bypass_count[0]_i_6__0_n_0 ,\wait_bypass_count[0]_i_7__0_n_0 ,\wait_bypass_count[0]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__0 
       (.CI(\wait_bypass_count_reg[8]_i_1__0_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1__0_n_0 ,\wait_bypass_count_reg[12]_i_1__0_n_1 ,\wait_bypass_count_reg[12]_i_1__0_n_2 ,\wait_bypass_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1__0_n_4 ,\wait_bypass_count_reg[12]_i_1__0_n_5 ,\wait_bypass_count_reg[12]_i_1__0_n_6 ,\wait_bypass_count_reg[12]_i_1__0_n_7 }),
        .S({\wait_bypass_count[12]_i_2__0_n_0 ,\wait_bypass_count[12]_i_3__0_n_0 ,\wait_bypass_count[12]_i_4__0_n_0 ,\wait_bypass_count[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[13] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[14] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[15] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[16] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[16]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[16]_i_1__0 
       (.CI(\wait_bypass_count_reg[12]_i_1__0_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[16]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__0 
       (.CI(\wait_bypass_count_reg[0]_i_3__0_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__0_n_0 ,\wait_bypass_count_reg[4]_i_1__0_n_1 ,\wait_bypass_count_reg[4]_i_1__0_n_2 ,\wait_bypass_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__0_n_4 ,\wait_bypass_count_reg[4]_i_1__0_n_5 ,\wait_bypass_count_reg[4]_i_1__0_n_6 ,\wait_bypass_count_reg[4]_i_1__0_n_7 }),
        .S({\wait_bypass_count[4]_i_2__0_n_0 ,\wait_bypass_count[4]_i_3__0_n_0 ,\wait_bypass_count[4]_i_4__0_n_0 ,\wait_bypass_count[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__0 
       (.CI(\wait_bypass_count_reg[4]_i_1__0_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__0_n_0 ,\wait_bypass_count_reg[8]_i_1__0_n_1 ,\wait_bypass_count_reg[8]_i_1__0_n_2 ,\wait_bypass_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__0_n_4 ,\wait_bypass_count_reg[8]_i_1__0_n_5 ,\wait_bypass_count_reg[8]_i_1__0_n_6 ,\wait_bypass_count_reg[8]_i_1__0_n_7 }),
        .S({\wait_bypass_count[8]_i_2__0_n_0 ,\wait_bypass_count[8]_i_3__0_n_0 ,\wait_bypass_count[8]_i_4__0_n_0 ,\wait_bypass_count[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt1_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h0070)) 
    \wait_time_cnt[0]_i_1__0 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[0]),
        .I3(tx_state[3]),
        .O(\wait_time_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_2__0 
       (.I0(wait_time_done),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_4__0 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_5__0 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_6__0 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_7__0 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__0 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__0 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__0 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__0 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__0 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__0 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__0 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__0 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__0 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__0 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__0 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__0 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__0_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__0_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__0_n_0 ,\wait_time_cnt_reg[0]_i_3__0_n_1 ,\wait_time_cnt_reg[0]_i_3__0_n_2 ,\wait_time_cnt_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__0_n_4 ,\wait_time_cnt_reg[0]_i_3__0_n_5 ,\wait_time_cnt_reg[0]_i_3__0_n_6 ,\wait_time_cnt_reg[0]_i_3__0_n_7 }),
        .S({\wait_time_cnt[0]_i_4__0_n_0 ,\wait_time_cnt[0]_i_5__0_n_0 ,\wait_time_cnt[0]_i_6__0_n_0 ,\wait_time_cnt[0]_i_7__0_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__0_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__0_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__0_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__0 
       (.CI(\wait_time_cnt_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__0_n_1 ,\wait_time_cnt_reg[12]_i_1__0_n_2 ,\wait_time_cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__0_n_4 ,\wait_time_cnt_reg[12]_i_1__0_n_5 ,\wait_time_cnt_reg[12]_i_1__0_n_6 ,\wait_time_cnt_reg[12]_i_1__0_n_7 }),
        .S({\wait_time_cnt[12]_i_2__0_n_0 ,\wait_time_cnt[12]_i_3__0_n_0 ,\wait_time_cnt[12]_i_4__0_n_0 ,\wait_time_cnt[12]_i_5__0_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__0_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__0_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__0_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__0_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__0_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__0_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__0_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__0_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__0 
       (.CI(\wait_time_cnt_reg[0]_i_3__0_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__0_n_0 ,\wait_time_cnt_reg[4]_i_1__0_n_1 ,\wait_time_cnt_reg[4]_i_1__0_n_2 ,\wait_time_cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__0_n_4 ,\wait_time_cnt_reg[4]_i_1__0_n_5 ,\wait_time_cnt_reg[4]_i_1__0_n_6 ,\wait_time_cnt_reg[4]_i_1__0_n_7 }),
        .S({\wait_time_cnt[4]_i_2__0_n_0 ,\wait_time_cnt[4]_i_3__0_n_0 ,\wait_time_cnt[4]_i_4__0_n_0 ,\wait_time_cnt[4]_i_5__0_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__0_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__0_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__0_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__0_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__0 
       (.CI(\wait_time_cnt_reg[4]_i_1__0_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__0_n_0 ,\wait_time_cnt_reg[8]_i_1__0_n_1 ,\wait_time_cnt_reg[8]_i_1__0_n_2 ,\wait_time_cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__0_n_4 ,\wait_time_cnt_reg[8]_i_1__0_n_5 ,\wait_time_cnt_reg[8]_i_1__0_n_6 ,\wait_time_cnt_reg[8]_i_1__0_n_7 }),
        .S({\wait_time_cnt[8]_i_2__0_n_0 ,\wait_time_cnt[8]_i_3__0_n_0 ,\wait_time_cnt[8]_i_4__0_n_0 ,\wait_time_cnt[8]_i_5__0_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__0_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_TX_STARTUP_FSM" *) 
module gtp_gtp_TX_STARTUP_FSM_3
   (gt2_gttxreset_in,
    gt2_tx_mmcm_reset_out,
    gt2_tx_fsm_reset_done_out,
    gt2_txuserrdy_in,
    sysclk_in,
    gt2_txusrclk_in,
    soft_reset_tx_in,
    gt0_pll0refclklost_in,
    gt2_txresetdone_out,
    gt2_tx_mmcm_lock_in,
    gt0_pll0lock_in);
  output gt2_gttxreset_in;
  output gt2_tx_mmcm_reset_out;
  output gt2_tx_fsm_reset_done_out;
  output gt2_txuserrdy_in;
  input sysclk_in;
  input gt2_txusrclk_in;
  input soft_reset_tx_in;
  input gt0_pll0refclklost_in;
  input gt2_txresetdone_out;
  input gt2_tx_mmcm_lock_in;
  input gt0_pll0lock_in;

  wire \FSM_sequential_tx_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_tx_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_2__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_10__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_11__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_12__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_2__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_5__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_6__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_9__1_n_0 ;
  wire MMCM_RESET_i_1__1_n_0;
  wire TXUSERRDY_i_1__1_n_0;
  wire clear;
  wire gt0_pll0lock_in;
  wire gt0_pll0refclklost_in;
  wire gt2_gttxreset_in;
  wire gt2_tx_fsm_reset_done_out;
  wire gt2_tx_mmcm_lock_in;
  wire gt2_tx_mmcm_reset_out;
  wire gt2_txresetdone_out;
  wire gt2_txuserrdy_in;
  wire gt2_txusrclk_in;
  wire gttxreset_i_i_1__1_n_0;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__1_n_0 ;
  wire \init_wait_count[7]_i_3__1_n_0 ;
  wire \init_wait_count[7]_i_4__1_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__1_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__1_n_0 ;
  wire \mmcm_lock_count[9]_i_2__1_n_0 ;
  wire \mmcm_lock_count[9]_i_4__1_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__3;
  wire [9:0]p_0_in__4;
  wire pll_reset_asserted_i_1__1_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__1_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire sel;
  wire soft_reset_tx_in;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_2ms;
  wire time_out_2ms_i_1__1_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1__1_n_0;
  wire time_out_500us_i_2__1_n_0;
  wire time_out_500us_i_3__1_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__1_n_0 ;
  wire \time_out_counter[0]_i_11__1_n_0 ;
  wire \time_out_counter[0]_i_12__1_n_0 ;
  wire \time_out_counter[0]_i_4__5_n_0 ;
  wire \time_out_counter[0]_i_5__2_n_0 ;
  wire \time_out_counter[0]_i_6__1_n_0 ;
  wire \time_out_counter[0]_i_7__1_n_0 ;
  wire \time_out_counter[0]_i_8__4_n_0 ;
  wire \time_out_counter[0]_i_9__2_n_0 ;
  wire \time_out_counter[12]_i_2__1_n_0 ;
  wire \time_out_counter[12]_i_3__1_n_0 ;
  wire \time_out_counter[12]_i_4__1_n_0 ;
  wire \time_out_counter[12]_i_5__1_n_0 ;
  wire \time_out_counter[16]_i_2__1_n_0 ;
  wire \time_out_counter[16]_i_3__1_n_0 ;
  wire \time_out_counter[4]_i_2__1_n_0 ;
  wire \time_out_counter[4]_i_3__1_n_0 ;
  wire \time_out_counter[4]_i_4__1_n_0 ;
  wire \time_out_counter[4]_i_5__1_n_0 ;
  wire \time_out_counter[8]_i_2__1_n_0 ;
  wire \time_out_counter[8]_i_3__1_n_0 ;
  wire \time_out_counter[8]_i_4__1_n_0 ;
  wire \time_out_counter[8]_i_5__1_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__1_n_0 ;
  wire \time_out_counter_reg[0]_i_2__1_n_1 ;
  wire \time_out_counter_reg[0]_i_2__1_n_2 ;
  wire \time_out_counter_reg[0]_i_2__1_n_3 ;
  wire \time_out_counter_reg[0]_i_2__1_n_4 ;
  wire \time_out_counter_reg[0]_i_2__1_n_5 ;
  wire \time_out_counter_reg[0]_i_2__1_n_6 ;
  wire \time_out_counter_reg[0]_i_2__1_n_7 ;
  wire \time_out_counter_reg[12]_i_1__1_n_0 ;
  wire \time_out_counter_reg[12]_i_1__1_n_1 ;
  wire \time_out_counter_reg[12]_i_1__1_n_2 ;
  wire \time_out_counter_reg[12]_i_1__1_n_3 ;
  wire \time_out_counter_reg[12]_i_1__1_n_4 ;
  wire \time_out_counter_reg[12]_i_1__1_n_5 ;
  wire \time_out_counter_reg[12]_i_1__1_n_6 ;
  wire \time_out_counter_reg[12]_i_1__1_n_7 ;
  wire \time_out_counter_reg[16]_i_1__1_n_3 ;
  wire \time_out_counter_reg[16]_i_1__1_n_6 ;
  wire \time_out_counter_reg[16]_i_1__1_n_7 ;
  wire \time_out_counter_reg[4]_i_1__1_n_0 ;
  wire \time_out_counter_reg[4]_i_1__1_n_1 ;
  wire \time_out_counter_reg[4]_i_1__1_n_2 ;
  wire \time_out_counter_reg[4]_i_1__1_n_3 ;
  wire \time_out_counter_reg[4]_i_1__1_n_4 ;
  wire \time_out_counter_reg[4]_i_1__1_n_5 ;
  wire \time_out_counter_reg[4]_i_1__1_n_6 ;
  wire \time_out_counter_reg[4]_i_1__1_n_7 ;
  wire \time_out_counter_reg[8]_i_1__1_n_0 ;
  wire \time_out_counter_reg[8]_i_1__1_n_1 ;
  wire \time_out_counter_reg[8]_i_1__1_n_2 ;
  wire \time_out_counter_reg[8]_i_1__1_n_3 ;
  wire \time_out_counter_reg[8]_i_1__1_n_4 ;
  wire \time_out_counter_reg[8]_i_1__1_n_5 ;
  wire \time_out_counter_reg[8]_i_1__1_n_6 ;
  wire \time_out_counter_reg[8]_i_1__1_n_7 ;
  wire time_out_wait_bypass_i_1__1_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max_i_1__1_n_0;
  wire time_tlock_max_i_2__1_n_0;
  wire time_tlock_max_i_3__1_n_0;
  wire time_tlock_max_i_4__1_n_0;
  wire time_tlock_max_i_5_n_0;
  wire time_tlock_max_reg_n_0;
  wire tx_fsm_reset_done_int_i_1__1_n_0;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]tx_state;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire \wait_bypass_count[0]_i_10__1_n_0 ;
  wire \wait_bypass_count[0]_i_11__1_n_0 ;
  wire \wait_bypass_count[0]_i_12__1_n_0 ;
  wire \wait_bypass_count[0]_i_2__1_n_0 ;
  wire \wait_bypass_count[0]_i_4__1_n_0 ;
  wire \wait_bypass_count[0]_i_5__1_n_0 ;
  wire \wait_bypass_count[0]_i_6__1_n_0 ;
  wire \wait_bypass_count[0]_i_7__1_n_0 ;
  wire \wait_bypass_count[0]_i_8__1_n_0 ;
  wire \wait_bypass_count[0]_i_9__1_n_0 ;
  wire \wait_bypass_count[12]_i_2__1_n_0 ;
  wire \wait_bypass_count[12]_i_3__1_n_0 ;
  wire \wait_bypass_count[12]_i_4__1_n_0 ;
  wire \wait_bypass_count[12]_i_5__1_n_0 ;
  wire \wait_bypass_count[16]_i_2__1_n_0 ;
  wire \wait_bypass_count[4]_i_2__1_n_0 ;
  wire \wait_bypass_count[4]_i_3__1_n_0 ;
  wire \wait_bypass_count[4]_i_4__1_n_0 ;
  wire \wait_bypass_count[4]_i_5__1_n_0 ;
  wire \wait_bypass_count[8]_i_2__1_n_0 ;
  wire \wait_bypass_count[8]_i_3__1_n_0 ;
  wire \wait_bypass_count[8]_i_4__1_n_0 ;
  wire \wait_bypass_count[8]_i_5__1_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__1_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__1_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1__1_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1__1_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__1_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__1_n_7 ;
  wire \wait_time_cnt[0]_i_1__1_n_0 ;
  wire \wait_time_cnt[0]_i_4__1_n_0 ;
  wire \wait_time_cnt[0]_i_5__1_n_0 ;
  wire \wait_time_cnt[0]_i_6__1_n_0 ;
  wire \wait_time_cnt[0]_i_7__1_n_0 ;
  wire \wait_time_cnt[12]_i_2__1_n_0 ;
  wire \wait_time_cnt[12]_i_3__1_n_0 ;
  wire \wait_time_cnt[12]_i_4__1_n_0 ;
  wire \wait_time_cnt[12]_i_5__1_n_0 ;
  wire \wait_time_cnt[4]_i_2__1_n_0 ;
  wire \wait_time_cnt[4]_i_3__1_n_0 ;
  wire \wait_time_cnt[4]_i_4__1_n_0 ;
  wire \wait_time_cnt[4]_i_5__1_n_0 ;
  wire \wait_time_cnt[8]_i_2__1_n_0 ;
  wire \wait_time_cnt[8]_i_3__1_n_0 ;
  wire \wait_time_cnt[8]_i_4__1_n_0 ;
  wire \wait_time_cnt[8]_i_5__1_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__1_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__1_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__1_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__1_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__1_n_7 ;
  wire wait_time_done;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000554F054F)) 
    \FSM_sequential_tx_state[0]_i_1__1 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[0]_i_2__1_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(\FSM_sequential_tx_state[3]_i_6__1_n_0 ),
        .I5(\FSM_sequential_tx_state[1]_i_2__1_n_0 ),
        .O(\FSM_sequential_tx_state[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_tx_state[0]_i_2__1 
       (.I0(time_out_2ms_reg_n_0),
        .I1(tx_state[0]),
        .O(\FSM_sequential_tx_state[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \FSM_sequential_tx_state[1]_i_1__1 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[1]_i_2__1_n_0 ),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .O(\FSM_sequential_tx_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \FSM_sequential_tx_state[1]_i_2__1 
       (.I0(tx_state[0]),
        .I1(tx_state[1]),
        .I2(reset_time_out_reg_n_0),
        .I3(time_tlock_max_reg_n_0),
        .I4(mmcm_lock_reclocked),
        .I5(tx_state[2]),
        .O(\FSM_sequential_tx_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0100330001103300)) 
    \FSM_sequential_tx_state[2]_i_1__1 
       (.I0(\FSM_sequential_tx_state[2]_i_2__1_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[0]),
        .I5(time_out_2ms_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_sequential_tx_state[2]_i_2__1 
       (.I0(tx_state[2]),
        .I1(mmcm_lock_reclocked),
        .I2(time_tlock_max_reg_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_tx_state[3]_i_10__1 
       (.I0(wait_time_cnt_reg[14]),
        .I1(wait_time_cnt_reg[12]),
        .I2(wait_time_cnt_reg[9]),
        .I3(wait_time_cnt_reg[7]),
        .O(\FSM_sequential_tx_state[3]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_11__1 
       (.I0(wait_time_cnt_reg[4]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[8]),
        .I3(wait_time_cnt_reg[1]),
        .O(\FSM_sequential_tx_state[3]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_12__0 
       (.I0(wait_time_cnt_reg[2]),
        .I1(wait_time_cnt_reg[3]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[13]),
        .O(\FSM_sequential_tx_state[3]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h00073000)) 
    \FSM_sequential_tx_state[3]_i_2__1 
       (.I0(time_out_wait_bypass_s3),
        .I1(\FSM_sequential_tx_state[3]_i_6__1_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[3]),
        .O(\FSM_sequential_tx_state[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_tx_state[3]_i_4__1 
       (.I0(\FSM_sequential_tx_state[3]_i_9__1_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_10__1_n_0 ),
        .I2(\FSM_sequential_tx_state[3]_i_11__1_n_0 ),
        .I3(\FSM_sequential_tx_state[3]_i_12__0_n_0 ),
        .O(wait_time_done));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_tx_state[3]_i_5__1 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .O(\FSM_sequential_tx_state[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \FSM_sequential_tx_state[3]_i_6__1 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_out_500us_reg_n_0),
        .I2(tx_state[0]),
        .O(\FSM_sequential_tx_state[3]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_9__1 
       (.I0(wait_time_cnt_reg[11]),
        .I1(wait_time_cnt_reg[6]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[10]),
        .O(\FSM_sequential_tx_state[3]_i_9__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[0]_i_1__1_n_0 ),
        .Q(tx_state[0]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[1]_i_1__1_n_0 ),
        .Q(tx_state[1]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[2]_i_1__1_n_0 ),
        .Q(tx_state[2]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[3]_i_2__1_n_0 ),
        .Q(tx_state[3]),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    MMCM_RESET_i_1__1
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt2_tx_mmcm_reset_out),
        .O(MMCM_RESET_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    MMCM_RESET_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(MMCM_RESET_i_1__1_n_0),
        .Q(gt2_tx_mmcm_reset_out),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB4000)) 
    TXUSERRDY_i_1__1
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt2_txuserrdy_in),
        .O(TXUSERRDY_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(TXUSERRDY_i_1__1_n_0),
        .Q(gt2_txuserrdy_in),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gttxreset_i_i_1__1
       (.I0(tx_state[0]),
        .I1(tx_state[2]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(gt2_gttxreset_in),
        .O(gttxreset_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gttxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gttxreset_i_i_1__1_n_0),
        .Q(gt2_gttxreset_in),
        .R(soft_reset_tx_in));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__1 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__1 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__1 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__1 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__1 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__1 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__1 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__1_n_0 ),
        .O(p_0_in__3[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__1 
       (.I0(\init_wait_count[7]_i_3__1_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__1 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__1_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__1 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__1 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(\init_wait_count[0]_i_1__1_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__3[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__1
       (.I0(\init_wait_count[7]_i_3__1_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_tx_in),
        .D(init_wait_done_i_1__1_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__1 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__1 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__1 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \mmcm_lock_count[3]_i_1__1 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[3]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__1 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[0]),
        .I4(mmcm_lock_count_reg[1]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__1 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[3]),
        .I4(mmcm_lock_count_reg[2]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__4[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[6]_i_1__1 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__1_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[7]_i_1__1 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__1_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[8]_i_1__1 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[6]),
        .I2(mmcm_lock_count_reg[4]),
        .I3(\mmcm_lock_count[8]_i_2__1_n_0 ),
        .I4(mmcm_lock_count_reg[5]),
        .I5(mmcm_lock_count_reg[7]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mmcm_lock_count[8]_i_2__1 
       (.I0(mmcm_lock_count_reg[1]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[3]),
        .I3(mmcm_lock_count_reg[2]),
        .O(\mmcm_lock_count[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__1 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(\mmcm_lock_count[9]_i_4__1_n_0 ),
        .I2(mmcm_lock_count_reg[9]),
        .O(\mmcm_lock_count[9]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__1 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__1_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__4[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mmcm_lock_count[9]_i_4__1 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__1_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(\mmcm_lock_count[9]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__1_n_0 ),
        .D(p_0_in__4[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF00000010)) 
    pll_reset_asserted_i_1__1
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt0_pll0refclklost_in),
        .I5(pll_reset_asserted_reg_n_0),
        .O(pll_reset_asserted_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1__1_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFD0004)) 
    run_phase_alignment_int_i_1__1
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__1_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  gtp_gtp_sync_block_37 sync_TXRESETDONE
       (.data_out(txresetdone_s2),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_38 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt2_tx_mmcm_lock_in(gt2_tx_mmcm_lock_in),
        .\mmcm_lock_count_reg[7] (\mmcm_lock_count[9]_i_4__1_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_39 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_tx_state_reg[2] (\FSM_sequential_tx_state[3]_i_5__1_n_0 ),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .out(tx_state),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_out_500us_reg(time_out_500us_reg_n_0),
        .time_tlock_max_reg(time_tlock_max_reg_n_0),
        .txresetdone_s3(txresetdone_s3),
        .wait_time_done(wait_time_done));
  gtp_gtp_sync_block_40 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt2_txusrclk_in(gt2_txusrclk_in));
  gtp_gtp_sync_block_41 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_42 sync_tx_fsm_reset_done_int
       (.data_out(tx_fsm_reset_done_int_s2),
        .gt2_tx_fsm_reset_done_out(gt2_tx_fsm_reset_done_out),
        .gt2_txusrclk_in(gt2_txusrclk_in));
  LUT3 #(
    .INIT(8'h0E)) 
    time_out_2ms_i_1__1
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms),
        .I2(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__1_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_out_500us_i_1__1
       (.I0(time_out_500us_reg_n_0),
        .I1(time_tlock_max_i_2__1_n_0),
        .I2(time_out_500us_i_2__1_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_out_500us_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    time_out_500us_i_2__1
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_500us_i_3__1_n_0),
        .O(time_out_500us_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    time_out_500us_i_3__1
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[4]),
        .O(time_out_500us_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_500us_i_1__1_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \time_out_counter[0]_i_10__1 
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_counter_reg[11]),
        .O(\time_out_counter[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \time_out_counter[0]_i_11__1 
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \time_out_counter[0]_i_12__1 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_1__1 
       (.I0(time_out_2ms),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'h00040000)) 
    \time_out_counter[0]_i_3__1 
       (.I0(\time_out_counter[0]_i_8__4_n_0 ),
        .I1(\time_out_counter[0]_i_9__2_n_0 ),
        .I2(\time_out_counter[0]_i_10__1_n_0 ),
        .I3(\time_out_counter[0]_i_11__1_n_0 ),
        .I4(\time_out_counter[0]_i_12__1_n_0 ),
        .O(time_out_2ms));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_4__5 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__2 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__1 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_7__1 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_8__4 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(\time_out_counter[0]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \time_out_counter[0]_i_9__2 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .O(\time_out_counter[0]_i_9__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__1 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__1 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__1 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__1 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__1 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__1 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__1 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__1 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__1 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__1 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__1 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__1 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__1 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__1 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__1_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__1_n_0 ,\time_out_counter_reg[0]_i_2__1_n_1 ,\time_out_counter_reg[0]_i_2__1_n_2 ,\time_out_counter_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__1_n_4 ,\time_out_counter_reg[0]_i_2__1_n_5 ,\time_out_counter_reg[0]_i_2__1_n_6 ,\time_out_counter_reg[0]_i_2__1_n_7 }),
        .S({\time_out_counter[0]_i_4__5_n_0 ,\time_out_counter[0]_i_5__2_n_0 ,\time_out_counter[0]_i_6__1_n_0 ,\time_out_counter[0]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__1_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__1_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__1_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__1 
       (.CI(\time_out_counter_reg[8]_i_1__1_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__1_n_0 ,\time_out_counter_reg[12]_i_1__1_n_1 ,\time_out_counter_reg[12]_i_1__1_n_2 ,\time_out_counter_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__1_n_4 ,\time_out_counter_reg[12]_i_1__1_n_5 ,\time_out_counter_reg[12]_i_1__1_n_6 ,\time_out_counter_reg[12]_i_1__1_n_7 }),
        .S({\time_out_counter[12]_i_2__1_n_0 ,\time_out_counter[12]_i_3__1_n_0 ,\time_out_counter[12]_i_4__1_n_0 ,\time_out_counter[12]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__1_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__1_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__1_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__1_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__1 
       (.CI(\time_out_counter_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__1_n_6 ,\time_out_counter_reg[16]_i_1__1_n_7 }),
        .S({1'b0,1'b0,\time_out_counter[16]_i_2__1_n_0 ,\time_out_counter[16]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__1_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__1_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__1_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__1_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__1_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__1 
       (.CI(\time_out_counter_reg[0]_i_2__1_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__1_n_0 ,\time_out_counter_reg[4]_i_1__1_n_1 ,\time_out_counter_reg[4]_i_1__1_n_2 ,\time_out_counter_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__1_n_4 ,\time_out_counter_reg[4]_i_1__1_n_5 ,\time_out_counter_reg[4]_i_1__1_n_6 ,\time_out_counter_reg[4]_i_1__1_n_7 }),
        .S({\time_out_counter[4]_i_2__1_n_0 ,\time_out_counter[4]_i_3__1_n_0 ,\time_out_counter[4]_i_4__1_n_0 ,\time_out_counter[4]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__1_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__1_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__1_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__1_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__1 
       (.CI(\time_out_counter_reg[4]_i_1__1_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__1_n_0 ,\time_out_counter_reg[8]_i_1__1_n_1 ,\time_out_counter_reg[8]_i_1__1_n_2 ,\time_out_counter_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__1_n_4 ,\time_out_counter_reg[8]_i_1__1_n_5 ,\time_out_counter_reg[8]_i_1__1_n_6 ,\time_out_counter_reg[8]_i_1__1_n_7 }),
        .S({\time_out_counter[8]_i_2__1_n_0 ,\time_out_counter[8]_i_3__1_n_0 ,\time_out_counter[8]_i_4__1_n_0 ,\time_out_counter[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__1_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__1
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(\wait_bypass_count[0]_i_4__1_n_0 ),
        .I2(tx_fsm_reset_done_int_s3),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__1_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_tlock_max_i_1__1
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2__1_n_0),
        .I2(time_tlock_max_i_3__1_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    time_tlock_max_i_2__1
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[1]),
        .I3(time_tlock_max_i_4__1_n_0),
        .O(time_tlock_max_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    time_tlock_max_i_3__1
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[6]),
        .I3(time_tlock_max_i_5_n_0),
        .O(time_tlock_max_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    time_tlock_max_i_4__1
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[3]),
        .O(time_tlock_max_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    time_tlock_max_i_5
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_counter_reg[14]),
        .I5(time_out_counter_reg[15]),
        .O(time_tlock_max_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__1_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    tx_fsm_reset_done_int_i_1__1
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt2_tx_fsm_reset_done_out),
        .O(tx_fsm_reset_done_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_i_1__1_n_0),
        .Q(gt2_tx_fsm_reset_done_out),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_s3_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \wait_bypass_count[0]_i_10__1 
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_11__1 
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[11]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wait_bypass_count[0]_i_12__1 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__1 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__1 
       (.I0(\wait_bypass_count[0]_i_4__1_n_0 ),
        .I1(tx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_bypass_count[0]_i_4__1 
       (.I0(\wait_bypass_count[0]_i_9__1_n_0 ),
        .I1(\wait_bypass_count[0]_i_10__1_n_0 ),
        .I2(\wait_bypass_count[0]_i_11__1_n_0 ),
        .I3(\wait_bypass_count[0]_i_12__1_n_0 ),
        .O(\wait_bypass_count[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__1 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__1 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__1 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__1 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_bypass_count[0]_i_9__1 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[0]_i_9__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__1 
       (.I0(wait_bypass_count_reg[15]),
        .O(\wait_bypass_count[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_3__1 
       (.I0(wait_bypass_count_reg[14]),
        .O(\wait_bypass_count[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_4__1 
       (.I0(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_5__1 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[16]_i_2__1 
       (.I0(wait_bypass_count_reg[16]),
        .O(\wait_bypass_count[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__1 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__1 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__1 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__1 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__1 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__1 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__1 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__1 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__1_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__1_n_0 ,\wait_bypass_count_reg[0]_i_3__1_n_1 ,\wait_bypass_count_reg[0]_i_3__1_n_2 ,\wait_bypass_count_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__1_n_4 ,\wait_bypass_count_reg[0]_i_3__1_n_5 ,\wait_bypass_count_reg[0]_i_3__1_n_6 ,\wait_bypass_count_reg[0]_i_3__1_n_7 }),
        .S({\wait_bypass_count[0]_i_5__1_n_0 ,\wait_bypass_count[0]_i_6__1_n_0 ,\wait_bypass_count[0]_i_7__1_n_0 ,\wait_bypass_count[0]_i_8__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__1_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__1_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__1_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__1 
       (.CI(\wait_bypass_count_reg[8]_i_1__1_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1__1_n_0 ,\wait_bypass_count_reg[12]_i_1__1_n_1 ,\wait_bypass_count_reg[12]_i_1__1_n_2 ,\wait_bypass_count_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1__1_n_4 ,\wait_bypass_count_reg[12]_i_1__1_n_5 ,\wait_bypass_count_reg[12]_i_1__1_n_6 ,\wait_bypass_count_reg[12]_i_1__1_n_7 }),
        .S({\wait_bypass_count[12]_i_2__1_n_0 ,\wait_bypass_count[12]_i_3__1_n_0 ,\wait_bypass_count[12]_i_4__1_n_0 ,\wait_bypass_count[12]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[13] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__1_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[14] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__1_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[15] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__1_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[16] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[16]_i_1__1_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[16]_i_1__1 
       (.CI(\wait_bypass_count_reg[12]_i_1__1_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1__1_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[16]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__1_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__1_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__1_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__1_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__1 
       (.CI(\wait_bypass_count_reg[0]_i_3__1_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__1_n_0 ,\wait_bypass_count_reg[4]_i_1__1_n_1 ,\wait_bypass_count_reg[4]_i_1__1_n_2 ,\wait_bypass_count_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__1_n_4 ,\wait_bypass_count_reg[4]_i_1__1_n_5 ,\wait_bypass_count_reg[4]_i_1__1_n_6 ,\wait_bypass_count_reg[4]_i_1__1_n_7 }),
        .S({\wait_bypass_count[4]_i_2__1_n_0 ,\wait_bypass_count[4]_i_3__1_n_0 ,\wait_bypass_count[4]_i_4__1_n_0 ,\wait_bypass_count[4]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__1_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__1_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__1_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__1_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__1 
       (.CI(\wait_bypass_count_reg[4]_i_1__1_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__1_n_0 ,\wait_bypass_count_reg[8]_i_1__1_n_1 ,\wait_bypass_count_reg[8]_i_1__1_n_2 ,\wait_bypass_count_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__1_n_4 ,\wait_bypass_count_reg[8]_i_1__1_n_5 ,\wait_bypass_count_reg[8]_i_1__1_n_6 ,\wait_bypass_count_reg[8]_i_1__1_n_7 }),
        .S({\wait_bypass_count[8]_i_2__1_n_0 ,\wait_bypass_count[8]_i_3__1_n_0 ,\wait_bypass_count[8]_i_4__1_n_0 ,\wait_bypass_count[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt2_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__1_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__1_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h0070)) 
    \wait_time_cnt[0]_i_1__1 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[0]),
        .I3(tx_state[3]),
        .O(\wait_time_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_2__1 
       (.I0(wait_time_done),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_4__1 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_5__1 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_6__1 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_7__1 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__1 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__1 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__1 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__1 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__1 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__1 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__1 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__1 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__1 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__1 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__1 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__1 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__1_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__1_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__1_n_0 ,\wait_time_cnt_reg[0]_i_3__1_n_1 ,\wait_time_cnt_reg[0]_i_3__1_n_2 ,\wait_time_cnt_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__1_n_4 ,\wait_time_cnt_reg[0]_i_3__1_n_5 ,\wait_time_cnt_reg[0]_i_3__1_n_6 ,\wait_time_cnt_reg[0]_i_3__1_n_7 }),
        .S({\wait_time_cnt[0]_i_4__1_n_0 ,\wait_time_cnt[0]_i_5__1_n_0 ,\wait_time_cnt[0]_i_6__1_n_0 ,\wait_time_cnt[0]_i_7__1_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__1_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__1_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__1_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__1 
       (.CI(\wait_time_cnt_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__1_n_1 ,\wait_time_cnt_reg[12]_i_1__1_n_2 ,\wait_time_cnt_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__1_n_4 ,\wait_time_cnt_reg[12]_i_1__1_n_5 ,\wait_time_cnt_reg[12]_i_1__1_n_6 ,\wait_time_cnt_reg[12]_i_1__1_n_7 }),
        .S({\wait_time_cnt[12]_i_2__1_n_0 ,\wait_time_cnt[12]_i_3__1_n_0 ,\wait_time_cnt[12]_i_4__1_n_0 ,\wait_time_cnt[12]_i_5__1_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__1_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__1_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__1_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__1_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__1_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__1_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__1_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__1_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__1 
       (.CI(\wait_time_cnt_reg[0]_i_3__1_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__1_n_0 ,\wait_time_cnt_reg[4]_i_1__1_n_1 ,\wait_time_cnt_reg[4]_i_1__1_n_2 ,\wait_time_cnt_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__1_n_4 ,\wait_time_cnt_reg[4]_i_1__1_n_5 ,\wait_time_cnt_reg[4]_i_1__1_n_6 ,\wait_time_cnt_reg[4]_i_1__1_n_7 }),
        .S({\wait_time_cnt[4]_i_2__1_n_0 ,\wait_time_cnt[4]_i_3__1_n_0 ,\wait_time_cnt[4]_i_4__1_n_0 ,\wait_time_cnt[4]_i_5__1_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__1_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__1_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__1_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__1_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__1 
       (.CI(\wait_time_cnt_reg[4]_i_1__1_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__1_n_0 ,\wait_time_cnt_reg[8]_i_1__1_n_1 ,\wait_time_cnt_reg[8]_i_1__1_n_2 ,\wait_time_cnt_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__1_n_4 ,\wait_time_cnt_reg[8]_i_1__1_n_5 ,\wait_time_cnt_reg[8]_i_1__1_n_6 ,\wait_time_cnt_reg[8]_i_1__1_n_7 }),
        .S({\wait_time_cnt[8]_i_2__1_n_0 ,\wait_time_cnt[8]_i_3__1_n_0 ,\wait_time_cnt[8]_i_4__1_n_0 ,\wait_time_cnt[8]_i_5__1_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__1_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_TX_STARTUP_FSM" *) 
module gtp_gtp_TX_STARTUP_FSM_5
   (gt3_gttxreset_in,
    gt3_tx_mmcm_reset_out,
    gt3_tx_fsm_reset_done_out,
    gt3_txuserrdy_in,
    sysclk_in,
    gt3_txusrclk_in,
    soft_reset_tx_in,
    gt0_pll0refclklost_in,
    gt3_txresetdone_out,
    gt3_tx_mmcm_lock_in,
    gt0_pll0lock_in);
  output gt3_gttxreset_in;
  output gt3_tx_mmcm_reset_out;
  output gt3_tx_fsm_reset_done_out;
  output gt3_txuserrdy_in;
  input sysclk_in;
  input gt3_txusrclk_in;
  input soft_reset_tx_in;
  input gt0_pll0refclklost_in;
  input gt3_txresetdone_out;
  input gt3_tx_mmcm_lock_in;
  input gt0_pll0lock_in;

  wire \FSM_sequential_tx_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_tx_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_2__2_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_2__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_10__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_11__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_12__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_2__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_5__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_6__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_9__2_n_0 ;
  wire MMCM_RESET_i_1__2_n_0;
  wire TXUSERRDY_i_1__2_n_0;
  wire clear;
  wire gt0_pll0lock_in;
  wire gt0_pll0refclklost_in;
  wire gt3_gttxreset_in;
  wire gt3_tx_fsm_reset_done_out;
  wire gt3_tx_mmcm_lock_in;
  wire gt3_tx_mmcm_reset_out;
  wire gt3_txresetdone_out;
  wire gt3_txuserrdy_in;
  wire gt3_txusrclk_in;
  wire gttxreset_i_i_1__2_n_0;
  wire init_wait_count;
  wire \init_wait_count[0]_i_1__2_n_0 ;
  wire \init_wait_count[7]_i_3__2_n_0 ;
  wire \init_wait_count[7]_i_4__2_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__2_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[8]_i_2__2_n_0 ;
  wire \mmcm_lock_count[9]_i_2__2_n_0 ;
  wire \mmcm_lock_count[9]_i_4__2_n_0 ;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire [7:1]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire pll_reset_asserted_i_1__2_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__2_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s2;
  wire run_phase_alignment_int_s3;
  wire sel;
  wire soft_reset_tx_in;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire sync_pll0lock_n_0;
  wire sync_pll0lock_n_1;
  wire sysclk_in;
  wire time_out_2ms;
  wire time_out_2ms_i_1__2_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1__2_n_0;
  wire time_out_500us_i_2__2_n_0;
  wire time_out_500us_i_3__2_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_10__2_n_0 ;
  wire \time_out_counter[0]_i_11__2_n_0 ;
  wire \time_out_counter[0]_i_12__2_n_0 ;
  wire \time_out_counter[0]_i_4__6_n_0 ;
  wire \time_out_counter[0]_i_5__3_n_0 ;
  wire \time_out_counter[0]_i_6__2_n_0 ;
  wire \time_out_counter[0]_i_7__2_n_0 ;
  wire \time_out_counter[0]_i_8__5_n_0 ;
  wire \time_out_counter[0]_i_9__3_n_0 ;
  wire \time_out_counter[12]_i_2__2_n_0 ;
  wire \time_out_counter[12]_i_3__2_n_0 ;
  wire \time_out_counter[12]_i_4__2_n_0 ;
  wire \time_out_counter[12]_i_5__2_n_0 ;
  wire \time_out_counter[16]_i_2__2_n_0 ;
  wire \time_out_counter[16]_i_3__2_n_0 ;
  wire \time_out_counter[4]_i_2__2_n_0 ;
  wire \time_out_counter[4]_i_3__2_n_0 ;
  wire \time_out_counter[4]_i_4__2_n_0 ;
  wire \time_out_counter[4]_i_5__2_n_0 ;
  wire \time_out_counter[8]_i_2__2_n_0 ;
  wire \time_out_counter[8]_i_3__2_n_0 ;
  wire \time_out_counter[8]_i_4__2_n_0 ;
  wire \time_out_counter[8]_i_5__2_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__2_n_0 ;
  wire \time_out_counter_reg[0]_i_2__2_n_1 ;
  wire \time_out_counter_reg[0]_i_2__2_n_2 ;
  wire \time_out_counter_reg[0]_i_2__2_n_3 ;
  wire \time_out_counter_reg[0]_i_2__2_n_4 ;
  wire \time_out_counter_reg[0]_i_2__2_n_5 ;
  wire \time_out_counter_reg[0]_i_2__2_n_6 ;
  wire \time_out_counter_reg[0]_i_2__2_n_7 ;
  wire \time_out_counter_reg[12]_i_1__2_n_0 ;
  wire \time_out_counter_reg[12]_i_1__2_n_1 ;
  wire \time_out_counter_reg[12]_i_1__2_n_2 ;
  wire \time_out_counter_reg[12]_i_1__2_n_3 ;
  wire \time_out_counter_reg[12]_i_1__2_n_4 ;
  wire \time_out_counter_reg[12]_i_1__2_n_5 ;
  wire \time_out_counter_reg[12]_i_1__2_n_6 ;
  wire \time_out_counter_reg[12]_i_1__2_n_7 ;
  wire \time_out_counter_reg[16]_i_1__2_n_3 ;
  wire \time_out_counter_reg[16]_i_1__2_n_6 ;
  wire \time_out_counter_reg[16]_i_1__2_n_7 ;
  wire \time_out_counter_reg[4]_i_1__2_n_0 ;
  wire \time_out_counter_reg[4]_i_1__2_n_1 ;
  wire \time_out_counter_reg[4]_i_1__2_n_2 ;
  wire \time_out_counter_reg[4]_i_1__2_n_3 ;
  wire \time_out_counter_reg[4]_i_1__2_n_4 ;
  wire \time_out_counter_reg[4]_i_1__2_n_5 ;
  wire \time_out_counter_reg[4]_i_1__2_n_6 ;
  wire \time_out_counter_reg[4]_i_1__2_n_7 ;
  wire \time_out_counter_reg[8]_i_1__2_n_0 ;
  wire \time_out_counter_reg[8]_i_1__2_n_1 ;
  wire \time_out_counter_reg[8]_i_1__2_n_2 ;
  wire \time_out_counter_reg[8]_i_1__2_n_3 ;
  wire \time_out_counter_reg[8]_i_1__2_n_4 ;
  wire \time_out_counter_reg[8]_i_1__2_n_5 ;
  wire \time_out_counter_reg[8]_i_1__2_n_6 ;
  wire \time_out_counter_reg[8]_i_1__2_n_7 ;
  wire time_out_wait_bypass_i_1__2_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max_i_1__2_n_0;
  wire time_tlock_max_i_2__2_n_0;
  wire time_tlock_max_i_3__2_n_0;
  wire time_tlock_max_i_4__2_n_0;
  wire time_tlock_max_i_5__0_n_0;
  wire time_tlock_max_reg_n_0;
  wire tx_fsm_reset_done_int_i_1__2_n_0;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]tx_state;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire \wait_bypass_count[0]_i_10__2_n_0 ;
  wire \wait_bypass_count[0]_i_11__2_n_0 ;
  wire \wait_bypass_count[0]_i_12__2_n_0 ;
  wire \wait_bypass_count[0]_i_2__2_n_0 ;
  wire \wait_bypass_count[0]_i_4__2_n_0 ;
  wire \wait_bypass_count[0]_i_5__2_n_0 ;
  wire \wait_bypass_count[0]_i_6__2_n_0 ;
  wire \wait_bypass_count[0]_i_7__2_n_0 ;
  wire \wait_bypass_count[0]_i_8__2_n_0 ;
  wire \wait_bypass_count[0]_i_9__2_n_0 ;
  wire \wait_bypass_count[12]_i_2__2_n_0 ;
  wire \wait_bypass_count[12]_i_3__2_n_0 ;
  wire \wait_bypass_count[12]_i_4__2_n_0 ;
  wire \wait_bypass_count[12]_i_5__2_n_0 ;
  wire \wait_bypass_count[16]_i_2__2_n_0 ;
  wire \wait_bypass_count[4]_i_2__2_n_0 ;
  wire \wait_bypass_count[4]_i_3__2_n_0 ;
  wire \wait_bypass_count[4]_i_4__2_n_0 ;
  wire \wait_bypass_count[4]_i_5__2_n_0 ;
  wire \wait_bypass_count[8]_i_2__2_n_0 ;
  wire \wait_bypass_count[8]_i_3__2_n_0 ;
  wire \wait_bypass_count[8]_i_4__2_n_0 ;
  wire \wait_bypass_count[8]_i_5__2_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__2_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__2_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1__2_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1__2_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__2_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__2_n_7 ;
  wire \wait_time_cnt[0]_i_1__2_n_0 ;
  wire \wait_time_cnt[0]_i_4__2_n_0 ;
  wire \wait_time_cnt[0]_i_5__2_n_0 ;
  wire \wait_time_cnt[0]_i_6__2_n_0 ;
  wire \wait_time_cnt[0]_i_7__2_n_0 ;
  wire \wait_time_cnt[12]_i_2__2_n_0 ;
  wire \wait_time_cnt[12]_i_3__2_n_0 ;
  wire \wait_time_cnt[12]_i_4__2_n_0 ;
  wire \wait_time_cnt[12]_i_5__2_n_0 ;
  wire \wait_time_cnt[4]_i_2__2_n_0 ;
  wire \wait_time_cnt[4]_i_3__2_n_0 ;
  wire \wait_time_cnt[4]_i_4__2_n_0 ;
  wire \wait_time_cnt[4]_i_5__2_n_0 ;
  wire \wait_time_cnt[8]_i_2__2_n_0 ;
  wire \wait_time_cnt[8]_i_3__2_n_0 ;
  wire \wait_time_cnt[8]_i_4__2_n_0 ;
  wire \wait_time_cnt[8]_i_5__2_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3__2_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3__2_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1__2_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1__2_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1__2_n_7 ;
  wire wait_time_done;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000554F054F)) 
    \FSM_sequential_tx_state[0]_i_1__2 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[0]_i_2__2_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(\FSM_sequential_tx_state[3]_i_6__2_n_0 ),
        .I5(\FSM_sequential_tx_state[1]_i_2__2_n_0 ),
        .O(\FSM_sequential_tx_state[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_tx_state[0]_i_2__2 
       (.I0(time_out_2ms_reg_n_0),
        .I1(tx_state[0]),
        .O(\FSM_sequential_tx_state[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \FSM_sequential_tx_state[1]_i_1__2 
       (.I0(tx_state[3]),
        .I1(\FSM_sequential_tx_state[1]_i_2__2_n_0 ),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .O(\FSM_sequential_tx_state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \FSM_sequential_tx_state[1]_i_2__2 
       (.I0(tx_state[0]),
        .I1(tx_state[1]),
        .I2(reset_time_out_reg_n_0),
        .I3(time_tlock_max_reg_n_0),
        .I4(mmcm_lock_reclocked),
        .I5(tx_state[2]),
        .O(\FSM_sequential_tx_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0100330001103300)) 
    \FSM_sequential_tx_state[2]_i_1__2 
       (.I0(\FSM_sequential_tx_state[2]_i_2__2_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[0]),
        .I5(time_out_2ms_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_sequential_tx_state[2]_i_2__2 
       (.I0(tx_state[2]),
        .I1(mmcm_lock_reclocked),
        .I2(time_tlock_max_reg_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(\FSM_sequential_tx_state[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_tx_state[3]_i_10__2 
       (.I0(wait_time_cnt_reg[9]),
        .I1(wait_time_cnt_reg[2]),
        .I2(wait_time_cnt_reg[0]),
        .I3(wait_time_cnt_reg[14]),
        .O(\FSM_sequential_tx_state[3]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_11__2 
       (.I0(wait_time_cnt_reg[1]),
        .I1(wait_time_cnt_reg[4]),
        .I2(wait_time_cnt_reg[13]),
        .I3(wait_time_cnt_reg[6]),
        .O(\FSM_sequential_tx_state[3]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_12__1 
       (.I0(wait_time_cnt_reg[15]),
        .I1(wait_time_cnt_reg[11]),
        .I2(wait_time_cnt_reg[8]),
        .I3(wait_time_cnt_reg[10]),
        .O(\FSM_sequential_tx_state[3]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'h00073000)) 
    \FSM_sequential_tx_state[3]_i_2__2 
       (.I0(time_out_wait_bypass_s3),
        .I1(\FSM_sequential_tx_state[3]_i_6__2_n_0 ),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(tx_state[3]),
        .O(\FSM_sequential_tx_state[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_tx_state[3]_i_4__2 
       (.I0(\FSM_sequential_tx_state[3]_i_9__2_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_10__2_n_0 ),
        .I2(\FSM_sequential_tx_state[3]_i_11__2_n_0 ),
        .I3(\FSM_sequential_tx_state[3]_i_12__1_n_0 ),
        .O(wait_time_done));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_tx_state[3]_i_5__2 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .O(\FSM_sequential_tx_state[3]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \FSM_sequential_tx_state[3]_i_6__2 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_out_500us_reg_n_0),
        .I2(tx_state[0]),
        .O(\FSM_sequential_tx_state[3]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tx_state[3]_i_9__2 
       (.I0(wait_time_cnt_reg[7]),
        .I1(wait_time_cnt_reg[5]),
        .I2(wait_time_cnt_reg[12]),
        .I3(wait_time_cnt_reg[3]),
        .O(\FSM_sequential_tx_state[3]_i_9__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[0] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[0]_i_1__2_n_0 ),
        .Q(tx_state[0]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[1] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[1]_i_1__2_n_0 ),
        .Q(tx_state[1]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[2] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[2]_i_1__2_n_0 ),
        .Q(tx_state[2]),
        .R(soft_reset_tx_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[3] 
       (.C(sysclk_in),
        .CE(sync_pll0lock_n_1),
        .D(\FSM_sequential_tx_state[3]_i_2__2_n_0 ),
        .Q(tx_state[3]),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    MMCM_RESET_i_1__2
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt3_tx_mmcm_reset_out),
        .O(MMCM_RESET_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    MMCM_RESET_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(MMCM_RESET_i_1__2_n_0),
        .Q(gt3_tx_mmcm_reset_out),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB4000)) 
    TXUSERRDY_i_1__2
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt3_txuserrdy_in),
        .O(TXUSERRDY_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(TXUSERRDY_i_1__2_n_0),
        .Q(gt3_txuserrdy_in),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    gttxreset_i_i_1__2
       (.I0(tx_state[0]),
        .I1(tx_state[2]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(gt3_gttxreset_in),
        .O(gttxreset_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gttxreset_i_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gttxreset_i_i_1__2_n_0),
        .Q(gt3_gttxreset_in),
        .R(soft_reset_tx_in));
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__2 
       (.I0(init_wait_count_reg[0]),
        .O(\init_wait_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__2 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__2 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \init_wait_count[3]_i_1__2 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__2 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \init_wait_count[5]_i_1__2 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[4]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \init_wait_count[6]_i_1__2 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(\init_wait_count[7]_i_4__2_n_0 ),
        .O(p_0_in__5[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \init_wait_count[7]_i_1__2 
       (.I0(\init_wait_count[7]_i_3__2_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .O(init_wait_count));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \init_wait_count[7]_i_2__2 
       (.I0(init_wait_count_reg[7]),
        .I1(\init_wait_count[7]_i_4__2_n_0 ),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[6]),
        .O(p_0_in__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_wait_count[7]_i_3__2 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .O(\init_wait_count[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_wait_count[7]_i_4__2 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .O(\init_wait_count[7]_i_4__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(\init_wait_count[0]_i_1__2_n_0 ),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(sysclk_in),
        .CE(init_wait_count),
        .CLR(soft_reset_tx_in),
        .D(p_0_in__5[7]),
        .Q(init_wait_count_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    init_wait_done_i_1__2
       (.I0(\init_wait_count[7]_i_3__2_n_0 ),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[7]),
        .I4(init_wait_count_reg[6]),
        .I5(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .CLR(soft_reset_tx_in),
        .D(init_wait_done_i_1__2_n_0),
        .Q(init_wait_done_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__2 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__2 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[2]_i_1__2 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mmcm_lock_count[3]_i_1__2 
       (.I0(mmcm_lock_count_reg[3]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mmcm_lock_count[4]_i_1__2 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mmcm_lock_count[5]_i_1__2 
       (.I0(mmcm_lock_count_reg[5]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .I5(mmcm_lock_count_reg[4]),
        .O(p_0_in__6[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mmcm_lock_count[6]_i_1__2 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(mmcm_lock_count_reg[4]),
        .I2(\mmcm_lock_count[8]_i_2__2_n_0 ),
        .I3(mmcm_lock_count_reg[5]),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \mmcm_lock_count[7]_i_1__2 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(mmcm_lock_count_reg[5]),
        .I2(\mmcm_lock_count[8]_i_2__2_n_0 ),
        .I3(mmcm_lock_count_reg[4]),
        .I4(mmcm_lock_count_reg[6]),
        .O(p_0_in__6[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mmcm_lock_count[8]_i_1__2 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[7]),
        .I2(mmcm_lock_count_reg[6]),
        .I3(mmcm_lock_count_reg[5]),
        .I4(mmcm_lock_count_reg[4]),
        .I5(\mmcm_lock_count[8]_i_2__2_n_0 ),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mmcm_lock_count[8]_i_2__2 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .I3(mmcm_lock_count_reg[3]),
        .O(\mmcm_lock_count[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mmcm_lock_count[9]_i_2__2 
       (.I0(\mmcm_lock_count[9]_i_4__2_n_0 ),
        .I1(mmcm_lock_count_reg[9]),
        .I2(mmcm_lock_count_reg[8]),
        .O(\mmcm_lock_count[9]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mmcm_lock_count[9]_i_3__2 
       (.I0(mmcm_lock_count_reg[9]),
        .I1(\mmcm_lock_count[9]_i_4__2_n_0 ),
        .I2(mmcm_lock_count_reg[8]),
        .O(p_0_in__6[9]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \mmcm_lock_count[9]_i_4__2 
       (.I0(\mmcm_lock_count[8]_i_2__2_n_0 ),
        .I1(mmcm_lock_count_reg[4]),
        .I2(mmcm_lock_count_reg[5]),
        .I3(mmcm_lock_count_reg[6]),
        .I4(mmcm_lock_count_reg[7]),
        .O(\mmcm_lock_count[9]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[8] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[9] 
       (.C(sysclk_in),
        .CE(\mmcm_lock_count[9]_i_2__2_n_0 ),
        .D(p_0_in__6[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF00000010)) 
    pll_reset_asserted_i_1__2
       (.I0(tx_state[2]),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(tx_state[1]),
        .I4(gt0_pll0refclklost_in),
        .I5(pll_reset_asserted_reg_n_0),
        .O(pll_reset_asserted_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1__2_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(sync_pll0lock_n_0),
        .Q(reset_time_out_reg_n_0),
        .R(soft_reset_tx_in));
  LUT5 #(
    .INIT(32'hFFFD0004)) 
    run_phase_alignment_int_i_1__2
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__2_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(run_phase_alignment_int_s2),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  gtp_gtp_sync_block_22 sync_TXRESETDONE
       (.data_out(txresetdone_s2),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_23 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg[9:8]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .gt3_tx_mmcm_lock_in(gt3_tx_mmcm_lock_in),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[9]_i_4__2_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_24 sync_pll0lock
       (.E(sync_pll0lock_n_1),
        .\FSM_sequential_tx_state_reg[2] (\FSM_sequential_tx_state[3]_i_5__2_n_0 ),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .out(tx_state),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .reset_time_out_reg(sync_pll0lock_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .sysclk_in(sysclk_in),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .time_out_500us_reg(time_out_500us_reg_n_0),
        .time_tlock_max_reg(time_tlock_max_reg_n_0),
        .txresetdone_s3(txresetdone_s3),
        .wait_time_done(wait_time_done));
  gtp_gtp_sync_block_25 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(run_phase_alignment_int_s2),
        .gt3_txusrclk_in(gt3_txusrclk_in));
  gtp_gtp_sync_block_26 sync_time_out_wait_bypass
       (.data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2),
        .sysclk_in(sysclk_in));
  gtp_gtp_sync_block_27 sync_tx_fsm_reset_done_int
       (.data_out(tx_fsm_reset_done_int_s2),
        .gt3_tx_fsm_reset_done_out(gt3_tx_fsm_reset_done_out),
        .gt3_txusrclk_in(gt3_txusrclk_in));
  LUT3 #(
    .INIT(8'h0E)) 
    time_out_2ms_i_1__2
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms),
        .I2(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_2ms_i_1__2_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_out_500us_i_1__2
       (.I0(time_out_500us_reg_n_0),
        .I1(time_tlock_max_i_2__2_n_0),
        .I2(time_out_500us_i_2__2_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_out_500us_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    time_out_500us_i_2__2
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_500us_i_3__2_n_0),
        .O(time_out_500us_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    time_out_500us_i_3__2
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[4]),
        .O(time_out_500us_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_500us_i_1__2_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \time_out_counter[0]_i_10__2 
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[4]),
        .I2(time_out_counter_reg[11]),
        .O(\time_out_counter[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \time_out_counter[0]_i_11__2 
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \time_out_counter[0]_i_12__2 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_1__2 
       (.I0(time_out_2ms),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'h00040000)) 
    \time_out_counter[0]_i_3__2 
       (.I0(\time_out_counter[0]_i_8__5_n_0 ),
        .I1(\time_out_counter[0]_i_9__3_n_0 ),
        .I2(\time_out_counter[0]_i_10__2_n_0 ),
        .I3(\time_out_counter[0]_i_11__2_n_0 ),
        .I4(\time_out_counter[0]_i_12__2_n_0 ),
        .O(time_out_2ms));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_4__6 
       (.I0(time_out_counter_reg[3]),
        .O(\time_out_counter[0]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_5__3 
       (.I0(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[0]_i_6__2 
       (.I0(time_out_counter_reg[1]),
        .O(\time_out_counter[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_7__2 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_8__5 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[14]),
        .O(\time_out_counter[0]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \time_out_counter[0]_i_9__3 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .O(\time_out_counter[0]_i_9__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_2__2 
       (.I0(time_out_counter_reg[15]),
        .O(\time_out_counter[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_3__2 
       (.I0(time_out_counter_reg[14]),
        .O(\time_out_counter[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_4__2 
       (.I0(time_out_counter_reg[13]),
        .O(\time_out_counter[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[12]_i_5__2 
       (.I0(time_out_counter_reg[12]),
        .O(\time_out_counter[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_2__2 
       (.I0(time_out_counter_reg[17]),
        .O(\time_out_counter[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[16]_i_3__2 
       (.I0(time_out_counter_reg[16]),
        .O(\time_out_counter[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_2__2 
       (.I0(time_out_counter_reg[7]),
        .O(\time_out_counter[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_3__2 
       (.I0(time_out_counter_reg[6]),
        .O(\time_out_counter[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_4__2 
       (.I0(time_out_counter_reg[5]),
        .O(\time_out_counter[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[4]_i_5__2 
       (.I0(time_out_counter_reg[4]),
        .O(\time_out_counter[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_2__2 
       (.I0(time_out_counter_reg[11]),
        .O(\time_out_counter[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_3__2 
       (.I0(time_out_counter_reg[10]),
        .O(\time_out_counter[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_4__2 
       (.I0(time_out_counter_reg[9]),
        .O(\time_out_counter[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \time_out_counter[8]_i_5__2 
       (.I0(time_out_counter_reg[8]),
        .O(\time_out_counter[8]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__2_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__2_n_0 ,\time_out_counter_reg[0]_i_2__2_n_1 ,\time_out_counter_reg[0]_i_2__2_n_2 ,\time_out_counter_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__2_n_4 ,\time_out_counter_reg[0]_i_2__2_n_5 ,\time_out_counter_reg[0]_i_2__2_n_6 ,\time_out_counter_reg[0]_i_2__2_n_7 }),
        .S({\time_out_counter[0]_i_4__6_n_0 ,\time_out_counter[0]_i_5__3_n_0 ,\time_out_counter[0]_i_6__2_n_0 ,\time_out_counter[0]_i_7__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__2_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__2_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__2_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__2 
       (.CI(\time_out_counter_reg[8]_i_1__2_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__2_n_0 ,\time_out_counter_reg[12]_i_1__2_n_1 ,\time_out_counter_reg[12]_i_1__2_n_2 ,\time_out_counter_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__2_n_4 ,\time_out_counter_reg[12]_i_1__2_n_5 ,\time_out_counter_reg[12]_i_1__2_n_6 ,\time_out_counter_reg[12]_i_1__2_n_7 }),
        .S({\time_out_counter[12]_i_2__2_n_0 ,\time_out_counter[12]_i_3__2_n_0 ,\time_out_counter[12]_i_4__2_n_0 ,\time_out_counter[12]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__2_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__2_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__2_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__2_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__2 
       (.CI(\time_out_counter_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__2_n_6 ,\time_out_counter_reg[16]_i_1__2_n_7 }),
        .S({1'b0,1'b0,\time_out_counter[16]_i_2__2_n_0 ,\time_out_counter[16]_i_3__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__2_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__2_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__2_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__2_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__2_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__2 
       (.CI(\time_out_counter_reg[0]_i_2__2_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__2_n_0 ,\time_out_counter_reg[4]_i_1__2_n_1 ,\time_out_counter_reg[4]_i_1__2_n_2 ,\time_out_counter_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__2_n_4 ,\time_out_counter_reg[4]_i_1__2_n_5 ,\time_out_counter_reg[4]_i_1__2_n_6 ,\time_out_counter_reg[4]_i_1__2_n_7 }),
        .S({\time_out_counter[4]_i_2__2_n_0 ,\time_out_counter[4]_i_3__2_n_0 ,\time_out_counter[4]_i_4__2_n_0 ,\time_out_counter[4]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__2_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__2_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__2_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__2_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__2 
       (.CI(\time_out_counter_reg[4]_i_1__2_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__2_n_0 ,\time_out_counter_reg[8]_i_1__2_n_1 ,\time_out_counter_reg[8]_i_1__2_n_2 ,\time_out_counter_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__2_n_4 ,\time_out_counter_reg[8]_i_1__2_n_5 ,\time_out_counter_reg[8]_i_1__2_n_6 ,\time_out_counter_reg[8]_i_1__2_n_7 }),
        .S({\time_out_counter[8]_i_2__2_n_0 ,\time_out_counter[8]_i_3__2_n_0 ,\time_out_counter[8]_i_4__2_n_0 ,\time_out_counter[8]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(sysclk_in),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__2_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__2
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(\wait_bypass_count[0]_i_4__2_n_0 ),
        .I2(tx_fsm_reset_done_int_s3),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__2_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_tlock_max_i_1__2
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2__2_n_0),
        .I2(time_tlock_max_i_3__2_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    time_tlock_max_i_2__2
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[1]),
        .I3(time_tlock_max_i_4__2_n_0),
        .O(time_tlock_max_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    time_tlock_max_i_3__2
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[6]),
        .I3(time_tlock_max_i_5__0_n_0),
        .O(time_tlock_max_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    time_tlock_max_i_4__2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[3]),
        .O(time_tlock_max_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    time_tlock_max_i_5__0
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_counter_reg[14]),
        .I5(time_out_counter_reg[15]),
        .O(time_tlock_max_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(time_tlock_max_i_1__2_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    tx_fsm_reset_done_int_i_1__2
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt3_tx_fsm_reset_done_out),
        .O(tx_fsm_reset_done_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_i_1__2_n_0),
        .Q(gt3_tx_fsm_reset_done_out),
        .R(soft_reset_tx_in));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_s3_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txresetdone_s3_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \wait_bypass_count[0]_i_10__2 
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_11__2 
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[11]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wait_bypass_count[0]_i_12__2 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__2 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__2 
       (.I0(\wait_bypass_count[0]_i_4__2_n_0 ),
        .I1(tx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_bypass_count[0]_i_4__2 
       (.I0(\wait_bypass_count[0]_i_9__2_n_0 ),
        .I1(\wait_bypass_count[0]_i_10__2_n_0 ),
        .I2(\wait_bypass_count[0]_i_11__2_n_0 ),
        .I3(\wait_bypass_count[0]_i_12__2_n_0 ),
        .O(\wait_bypass_count[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_5__2 
       (.I0(wait_bypass_count_reg[3]),
        .O(\wait_bypass_count[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_6__2 
       (.I0(wait_bypass_count_reg[2]),
        .O(\wait_bypass_count[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[0]_i_7__2 
       (.I0(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_8__2 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_bypass_count[0]_i_9__2 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[0]_i_9__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_2__2 
       (.I0(wait_bypass_count_reg[15]),
        .O(\wait_bypass_count[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_3__2 
       (.I0(wait_bypass_count_reg[14]),
        .O(\wait_bypass_count[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_4__2 
       (.I0(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[12]_i_5__2 
       (.I0(wait_bypass_count_reg[12]),
        .O(\wait_bypass_count[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[16]_i_2__2 
       (.I0(wait_bypass_count_reg[16]),
        .O(\wait_bypass_count[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_2__2 
       (.I0(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_3__2 
       (.I0(wait_bypass_count_reg[6]),
        .O(\wait_bypass_count[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_4__2 
       (.I0(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[4]_i_5__2 
       (.I0(wait_bypass_count_reg[4]),
        .O(\wait_bypass_count[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_2__2 
       (.I0(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_3__2 
       (.I0(wait_bypass_count_reg[10]),
        .O(\wait_bypass_count[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_4__2 
       (.I0(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wait_bypass_count[8]_i_5__2 
       (.I0(wait_bypass_count_reg[8]),
        .O(\wait_bypass_count[8]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__2_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__2_n_0 ,\wait_bypass_count_reg[0]_i_3__2_n_1 ,\wait_bypass_count_reg[0]_i_3__2_n_2 ,\wait_bypass_count_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__2_n_4 ,\wait_bypass_count_reg[0]_i_3__2_n_5 ,\wait_bypass_count_reg[0]_i_3__2_n_6 ,\wait_bypass_count_reg[0]_i_3__2_n_7 }),
        .S({\wait_bypass_count[0]_i_5__2_n_0 ,\wait_bypass_count[0]_i_6__2_n_0 ,\wait_bypass_count[0]_i_7__2_n_0 ,\wait_bypass_count[0]_i_8__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__2_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__2_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__2_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1__2 
       (.CI(\wait_bypass_count_reg[8]_i_1__2_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1__2_n_0 ,\wait_bypass_count_reg[12]_i_1__2_n_1 ,\wait_bypass_count_reg[12]_i_1__2_n_2 ,\wait_bypass_count_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1__2_n_4 ,\wait_bypass_count_reg[12]_i_1__2_n_5 ,\wait_bypass_count_reg[12]_i_1__2_n_6 ,\wait_bypass_count_reg[12]_i_1__2_n_7 }),
        .S({\wait_bypass_count[12]_i_2__2_n_0 ,\wait_bypass_count[12]_i_3__2_n_0 ,\wait_bypass_count[12]_i_4__2_n_0 ,\wait_bypass_count[12]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[13] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__2_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[14] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__2_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[15] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__2_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[16] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[16]_i_1__2_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[16]_i_1__2 
       (.CI(\wait_bypass_count_reg[12]_i_1__2_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1__2_n_7 }),
        .S({1'b0,1'b0,1'b0,\wait_bypass_count[16]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__2_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__2_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__2_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__2_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1__2 
       (.CI(\wait_bypass_count_reg[0]_i_3__2_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__2_n_0 ,\wait_bypass_count_reg[4]_i_1__2_n_1 ,\wait_bypass_count_reg[4]_i_1__2_n_2 ,\wait_bypass_count_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__2_n_4 ,\wait_bypass_count_reg[4]_i_1__2_n_5 ,\wait_bypass_count_reg[4]_i_1__2_n_6 ,\wait_bypass_count_reg[4]_i_1__2_n_7 }),
        .S({\wait_bypass_count[4]_i_2__2_n_0 ,\wait_bypass_count[4]_i_3__2_n_0 ,\wait_bypass_count[4]_i_4__2_n_0 ,\wait_bypass_count[4]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__2_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__2_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__2_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__2_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1__2 
       (.CI(\wait_bypass_count_reg[4]_i_1__2_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__2_n_0 ,\wait_bypass_count_reg[8]_i_1__2_n_1 ,\wait_bypass_count_reg[8]_i_1__2_n_2 ,\wait_bypass_count_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__2_n_4 ,\wait_bypass_count_reg[8]_i_1__2_n_5 ,\wait_bypass_count_reg[8]_i_1__2_n_6 ,\wait_bypass_count_reg[8]_i_1__2_n_7 }),
        .S({\wait_bypass_count[8]_i_2__2_n_0 ,\wait_bypass_count[8]_i_3__2_n_0 ,\wait_bypass_count[8]_i_4__2_n_0 ,\wait_bypass_count[8]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(gt3_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__2_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h0070)) 
    \wait_time_cnt[0]_i_1__2 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[0]),
        .I3(tx_state[3]),
        .O(\wait_time_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_2__2 
       (.I0(wait_time_done),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_4__2 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_5__2 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_6__2 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_7__2 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2__2 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3__2 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4__2 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5__2 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2__2 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3__2 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4__2 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5__2 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2__2 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3__2 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4__2 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5__2 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5__2_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__2_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  CARRY4 \wait_time_cnt_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3__2_n_0 ,\wait_time_cnt_reg[0]_i_3__2_n_1 ,\wait_time_cnt_reg[0]_i_3__2_n_2 ,\wait_time_cnt_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3__2_n_4 ,\wait_time_cnt_reg[0]_i_3__2_n_5 ,\wait_time_cnt_reg[0]_i_3__2_n_6 ,\wait_time_cnt_reg[0]_i_3__2_n_7 }),
        .S({\wait_time_cnt[0]_i_4__2_n_0 ,\wait_time_cnt[0]_i_5__2_n_0 ,\wait_time_cnt[0]_i_6__2_n_0 ,\wait_time_cnt[0]_i_7__2_n_0 }));
  FDRE \wait_time_cnt_reg[10] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__2_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__2_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__2_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  CARRY4 \wait_time_cnt_reg[12]_i_1__2 
       (.CI(\wait_time_cnt_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1__2_n_1 ,\wait_time_cnt_reg[12]_i_1__2_n_2 ,\wait_time_cnt_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1__2_n_4 ,\wait_time_cnt_reg[12]_i_1__2_n_5 ,\wait_time_cnt_reg[12]_i_1__2_n_6 ,\wait_time_cnt_reg[12]_i_1__2_n_7 }),
        .S({\wait_time_cnt[12]_i_2__2_n_0 ,\wait_time_cnt[12]_i_3__2_n_0 ,\wait_time_cnt[12]_i_4__2_n_0 ,\wait_time_cnt[12]_i_5__2_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__2_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__2_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1__2_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[1] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__2_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__2_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDSE \wait_time_cnt_reg[3] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3__2_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__2_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1__2_n_0 ));
  CARRY4 \wait_time_cnt_reg[4]_i_1__2 
       (.CI(\wait_time_cnt_reg[0]_i_3__2_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1__2_n_0 ,\wait_time_cnt_reg[4]_i_1__2_n_1 ,\wait_time_cnt_reg[4]_i_1__2_n_2 ,\wait_time_cnt_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1__2_n_4 ,\wait_time_cnt_reg[4]_i_1__2_n_5 ,\wait_time_cnt_reg[4]_i_1__2_n_6 ,\wait_time_cnt_reg[4]_i_1__2_n_7 }),
        .S({\wait_time_cnt[4]_i_2__2_n_0 ,\wait_time_cnt[4]_i_3__2_n_0 ,\wait_time_cnt[4]_i_4__2_n_0 ,\wait_time_cnt[4]_i_5__2_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__2_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__2_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1__2_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
  FDSE \wait_time_cnt_reg[8] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__2_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
  CARRY4 \wait_time_cnt_reg[8]_i_1__2 
       (.CI(\wait_time_cnt_reg[4]_i_1__2_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1__2_n_0 ,\wait_time_cnt_reg[8]_i_1__2_n_1 ,\wait_time_cnt_reg[8]_i_1__2_n_2 ,\wait_time_cnt_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1__2_n_4 ,\wait_time_cnt_reg[8]_i_1__2_n_5 ,\wait_time_cnt_reg[8]_i_1__2_n_6 ,\wait_time_cnt_reg[8]_i_1__2_n_7 }),
        .S({\wait_time_cnt[8]_i_2__2_n_0 ,\wait_time_cnt[8]_i_3__2_n_0 ,\wait_time_cnt[8]_i_4__2_n_0 ,\wait_time_cnt[8]_i_5__2_n_0 }));
  FDSE \wait_time_cnt_reg[9] 
       (.C(sysclk_in),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1__2_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .S(\wait_time_cnt[0]_i_1__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "gtp_gtrxreset_seq" *) 
module gtp_gtp_gtrxreset_seq
   (gtrxreset_out,
    drp_op_done,
    out,
    drpwe_i,
    drp_busy_i1_reg,
    Q,
    gtrxreset_i_reg,
    gt3_drpclk_in,
    AR,
    gtrxreset_o_reg_0,
    drpwe_pma_t,
    \FSM_sequential_state_reg[3] ,
    gt3_drpwe_in,
    data_in,
    D);
  output gtrxreset_out;
  output drp_op_done;
  output [2:0]out;
  output drpwe_i;
  output drp_busy_i1_reg;
  output [15:0]Q;
  input [0:0]gtrxreset_i_reg;
  input gt3_drpclk_in;
  input [0:0]AR;
  input gtrxreset_o_reg_0;
  input drpwe_pma_t;
  input \FSM_sequential_state_reg[3] ;
  input gt3_drpwe_in;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire DRP_OP_DONE_i_1__2_n_0;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [15:0]Q;
  wire data_in;
  wire drp_busy_i1_reg;
  wire drp_op_done;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire flag_i_1__5_n_0;
  wire flag_reg_n_0;
  wire gt3_drpclk_in;
  wire gt3_drpwe_in;
  wire gtpe2_i_i_31__2_n_0;
  wire gtrxreset_i;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_o_reg_0;
  wire gtrxreset_out;
  wire gtrxreset_s_reg_n_0;
  wire gtrxreset_ss;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire sync0_RXPMARESETDONE_n_0;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    DRP_OP_DONE_i_1__2
       (.I0(gtrxreset_o_reg_0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(drp_op_done),
        .O(DRP_OP_DONE_i_1__2_n_0));
  FDCE DRP_OP_DONE_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(gtrxreset_i_reg),
        .D(DRP_OP_DONE_i_1__2_n_0),
        .Q(drp_op_done));
  LUT6 #(
    .INIT(64'h4040EBE87070EBE8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtrxreset_ss),
        .I4(out[0]),
        .I5(sync0_RXPMARESETDONE_n_0),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F40F040F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rxpmaresetdone_ss),
        .I1(rxpmaresetdone_sss),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtrxreset_o_reg_0),
        .I5(out[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FC0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    drp_busy_i1_i_1__2
       (.I0(drp_op_done),
        .O(drp_busy_i1_reg));
  LUT4 #(
    .INIT(16'h3EFA)) 
    flag_i_1__5
       (.I0(flag_reg_n_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .O(flag_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__5_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    gtpe2_i_i_2__2
       (.I0(drpwe_pma_t),
        .I1(\FSM_sequential_state_reg[3] ),
        .I2(gt3_drpwe_in),
        .I3(drp_op_done),
        .I4(out[1]),
        .I5(gtpe2_i_i_31__2_n_0),
        .O(drpwe_i));
  LUT2 #(
    .INIT(4'h6)) 
    gtpe2_i_i_31__2
       (.I0(out[0]),
        .I1(out[2]),
        .O(gtpe2_i_i_31__2_n_0));
  LUT4 #(
    .INIT(16'h7366)) 
    gtrxreset_o_i_1__2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(gtrxreset_ss),
        .I3(out[0]),
        .O(gtrxreset_i));
  FDCE gtrxreset_o_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i),
        .Q(gtrxreset_out));
  FDCE gtrxreset_s_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i_reg),
        .Q(gtrxreset_s_reg_n_0));
  FDCE gtrxreset_ss_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_s_reg_n_0),
        .Q(gtrxreset_ss));
  LUT5 #(
    .INIT(32'h00100000)) 
    \original_rd_data[15]_i_1__5 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg_0),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \rd_data[15]_i_1__5 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtrxreset_o_reg_0),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE rxpmaresetdone_sss_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss));
  gtp_gtp_sync_block_9 sync0_RXPMARESETDONE
       (.\FSM_sequential_state_reg[0] (sync0_RXPMARESETDONE_n_0),
        .data_in(data_in),
        .data_out(rxpmaresetdone_ss),
        .gt3_drpclk_in(gt3_drpclk_in),
        .rxpmaresetdone_sss(rxpmaresetdone_sss));
endmodule

(* ORIG_REF_NAME = "gtp_gtrxreset_seq" *) 
module gtp_gtp_gtrxreset_seq_10
   (gtrxreset_out,
    drp_op_done,
    out,
    drpwe_i,
    drp_busy_i1_reg,
    Q,
    gtrxreset_i_reg,
    gt2_drpclk_in,
    AR,
    gtrxreset_o_reg_0,
    drpwe_pma_t,
    \FSM_sequential_state_reg[3] ,
    gt2_drpwe_in,
    data_in,
    D);
  output gtrxreset_out;
  output drp_op_done;
  output [2:0]out;
  output drpwe_i;
  output drp_busy_i1_reg;
  output [15:0]Q;
  input [0:0]gtrxreset_i_reg;
  input gt2_drpclk_in;
  input [0:0]AR;
  input gtrxreset_o_reg_0;
  input drpwe_pma_t;
  input \FSM_sequential_state_reg[3] ;
  input gt2_drpwe_in;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire DRP_OP_DONE_i_1__1_n_0;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [15:0]Q;
  wire data_in;
  wire drp_busy_i1_reg;
  wire drp_op_done;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire flag_i_1__3_n_0;
  wire flag_reg_n_0;
  wire gt2_drpclk_in;
  wire gt2_drpwe_in;
  wire gtpe2_i_i_31__1_n_0;
  wire gtrxreset_i;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_o_reg_0;
  wire gtrxreset_out;
  wire gtrxreset_s_reg_n_0;
  wire gtrxreset_ss;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire sync0_RXPMARESETDONE_n_0;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    DRP_OP_DONE_i_1__1
       (.I0(gtrxreset_o_reg_0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(drp_op_done),
        .O(DRP_OP_DONE_i_1__1_n_0));
  FDCE DRP_OP_DONE_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(gtrxreset_i_reg),
        .D(DRP_OP_DONE_i_1__1_n_0),
        .Q(drp_op_done));
  LUT6 #(
    .INIT(64'h4040EBE87070EBE8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtrxreset_ss),
        .I4(out[0]),
        .I5(sync0_RXPMARESETDONE_n_0),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F40F040F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rxpmaresetdone_ss),
        .I1(rxpmaresetdone_sss),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtrxreset_o_reg_0),
        .I5(out[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FC0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    drp_busy_i1_i_1__1
       (.I0(drp_op_done),
        .O(drp_busy_i1_reg));
  LUT4 #(
    .INIT(16'h3EFA)) 
    flag_i_1__3
       (.I0(flag_reg_n_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .O(flag_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__3_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    gtpe2_i_i_2__1
       (.I0(drpwe_pma_t),
        .I1(\FSM_sequential_state_reg[3] ),
        .I2(gt2_drpwe_in),
        .I3(drp_op_done),
        .I4(out[1]),
        .I5(gtpe2_i_i_31__1_n_0),
        .O(drpwe_i));
  LUT2 #(
    .INIT(4'h6)) 
    gtpe2_i_i_31__1
       (.I0(out[0]),
        .I1(out[2]),
        .O(gtpe2_i_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h7366)) 
    gtrxreset_o_i_1__1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(gtrxreset_ss),
        .I3(out[0]),
        .O(gtrxreset_i));
  FDCE gtrxreset_o_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i),
        .Q(gtrxreset_out));
  FDCE gtrxreset_s_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i_reg),
        .Q(gtrxreset_s_reg_n_0));
  FDCE gtrxreset_ss_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_s_reg_n_0),
        .Q(gtrxreset_ss));
  LUT5 #(
    .INIT(32'h00100000)) 
    \original_rd_data[15]_i_1__3 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg_0),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \rd_data[15]_i_1__3 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtrxreset_o_reg_0),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE rxpmaresetdone_sss_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss));
  gtp_gtp_sync_block_13 sync0_RXPMARESETDONE
       (.\FSM_sequential_state_reg[0] (sync0_RXPMARESETDONE_n_0),
        .data_in(data_in),
        .data_out(rxpmaresetdone_ss),
        .gt2_drpclk_in(gt2_drpclk_in),
        .rxpmaresetdone_sss(rxpmaresetdone_sss));
endmodule

(* ORIG_REF_NAME = "gtp_gtrxreset_seq" *) 
module gtp_gtp_gtrxreset_seq_14
   (gtrxreset_out,
    drp_op_done,
    out,
    drpwe_i,
    drp_busy_i1_reg,
    Q,
    gtrxreset_i_reg,
    gt1_drpclk_in,
    AR,
    gtrxreset_o_reg_0,
    drpwe_pma_t,
    \FSM_sequential_state_reg[3] ,
    gt1_drpwe_in,
    data_in,
    D);
  output gtrxreset_out;
  output drp_op_done;
  output [2:0]out;
  output drpwe_i;
  output drp_busy_i1_reg;
  output [15:0]Q;
  input [0:0]gtrxreset_i_reg;
  input gt1_drpclk_in;
  input [0:0]AR;
  input gtrxreset_o_reg_0;
  input drpwe_pma_t;
  input \FSM_sequential_state_reg[3] ;
  input gt1_drpwe_in;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire DRP_OP_DONE_i_1__0_n_0;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [15:0]Q;
  wire data_in;
  wire drp_busy_i1_reg;
  wire drp_op_done;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire flag_i_1__1_n_0;
  wire flag_reg_n_0;
  wire gt1_drpclk_in;
  wire gt1_drpwe_in;
  wire gtpe2_i_i_31__0_n_0;
  wire gtrxreset_i;
  wire [0:0]gtrxreset_i_reg;
  wire gtrxreset_o_reg_0;
  wire gtrxreset_out;
  wire gtrxreset_s_reg_n_0;
  wire gtrxreset_ss;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire sync0_RXPMARESETDONE_n_0;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    DRP_OP_DONE_i_1__0
       (.I0(gtrxreset_o_reg_0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(drp_op_done),
        .O(DRP_OP_DONE_i_1__0_n_0));
  FDCE DRP_OP_DONE_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(gtrxreset_i_reg),
        .D(DRP_OP_DONE_i_1__0_n_0),
        .Q(drp_op_done));
  LUT6 #(
    .INIT(64'h4040EBE87070EBE8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtrxreset_ss),
        .I4(out[0]),
        .I5(sync0_RXPMARESETDONE_n_0),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F40F040F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rxpmaresetdone_ss),
        .I1(rxpmaresetdone_sss),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtrxreset_o_reg_0),
        .I5(out[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FC0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    drp_busy_i1_i_1__0
       (.I0(drp_op_done),
        .O(drp_busy_i1_reg));
  LUT4 #(
    .INIT(16'h3EFA)) 
    flag_i_1__1
       (.I0(flag_reg_n_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .O(flag_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__1_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    gtpe2_i_i_2__0
       (.I0(drpwe_pma_t),
        .I1(\FSM_sequential_state_reg[3] ),
        .I2(gt1_drpwe_in),
        .I3(drp_op_done),
        .I4(out[1]),
        .I5(gtpe2_i_i_31__0_n_0),
        .O(drpwe_i));
  LUT2 #(
    .INIT(4'h6)) 
    gtpe2_i_i_31__0
       (.I0(out[0]),
        .I1(out[2]),
        .O(gtpe2_i_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h7366)) 
    gtrxreset_o_i_1__0
       (.I0(out[1]),
        .I1(out[2]),
        .I2(gtrxreset_ss),
        .I3(out[0]),
        .O(gtrxreset_i));
  FDCE gtrxreset_o_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i),
        .Q(gtrxreset_out));
  FDCE gtrxreset_s_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i_reg),
        .Q(gtrxreset_s_reg_n_0));
  FDCE gtrxreset_ss_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_s_reg_n_0),
        .Q(gtrxreset_ss));
  LUT5 #(
    .INIT(32'h00100000)) 
    \original_rd_data[15]_i_1__1 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg_0),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \rd_data[15]_i_1__1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtrxreset_o_reg_0),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE rxpmaresetdone_sss_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss));
  gtp_gtp_sync_block_17 sync0_RXPMARESETDONE
       (.\FSM_sequential_state_reg[0] (sync0_RXPMARESETDONE_n_0),
        .data_in(data_in),
        .data_out(rxpmaresetdone_ss),
        .gt1_drpclk_in(gt1_drpclk_in),
        .rxpmaresetdone_sss(rxpmaresetdone_sss));
endmodule

(* ORIG_REF_NAME = "gtp_gtrxreset_seq" *) 
module gtp_gtp_gtrxreset_seq_18
   (gtrxreset_out,
    drp_op_done,
    out,
    drpwe_i,
    drp_busy_i1_reg,
    Q,
    SR,
    gt0_drpclk_in,
    AR,
    gtrxreset_o_reg_0,
    drpwe_pma_t,
    \FSM_sequential_state_reg[3] ,
    gt0_drpwe_in,
    data_in,
    D);
  output gtrxreset_out;
  output drp_op_done;
  output [2:0]out;
  output drpwe_i;
  output drp_busy_i1_reg;
  output [15:0]Q;
  input [0:0]SR;
  input gt0_drpclk_in;
  input [0:0]AR;
  input gtrxreset_o_reg_0;
  input drpwe_pma_t;
  input \FSM_sequential_state_reg[3] ;
  input gt0_drpwe_in;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire DRP_OP_DONE_i_1_n_0;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire data_in;
  wire drp_busy_i1_reg;
  wire drp_op_done;
  wire drpwe_i;
  wire drpwe_pma_t;
  wire flag_i_1_n_0;
  wire flag_reg_n_0;
  wire gt0_drpclk_in;
  wire gt0_drpwe_in;
  wire gtpe2_i_i_31_n_0;
  wire gtrxreset_i;
  wire gtrxreset_o_reg_0;
  wire gtrxreset_out;
  wire gtrxreset_s;
  wire gtrxreset_ss;
  wire next_rd_data;
  wire [15:0]original_rd_data;
  wire original_rd_data0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [15:0]p_0_in;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire sync0_RXPMARESETDONE_n_0;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    DRP_OP_DONE_i_1
       (.I0(gtrxreset_o_reg_0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(drp_op_done),
        .O(DRP_OP_DONE_i_1_n_0));
  FDCE DRP_OP_DONE_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(DRP_OP_DONE_i_1_n_0),
        .Q(drp_op_done));
  LUT6 #(
    .INIT(64'h4040EBE87070EBE8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtrxreset_ss),
        .I4(out[0]),
        .I5(sync0_RXPMARESETDONE_n_0),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F40F040F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rxpmaresetdone_ss),
        .I1(rxpmaresetdone_sss),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtrxreset_o_reg_0),
        .I5(out[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FC0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(gtrxreset_o_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    drp_busy_i1_i_1
       (.I0(drp_op_done),
        .O(drp_busy_i1_reg));
  LUT4 #(
    .INIT(16'h3EFA)) 
    flag_i_1
       (.I0(flag_reg_n_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .O(flag_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    gtpe2_i_i_2
       (.I0(drpwe_pma_t),
        .I1(\FSM_sequential_state_reg[3] ),
        .I2(gt0_drpwe_in),
        .I3(drp_op_done),
        .I4(out[1]),
        .I5(gtpe2_i_i_31_n_0),
        .O(drpwe_i));
  LUT2 #(
    .INIT(4'h6)) 
    gtpe2_i_i_31
       (.I0(out[0]),
        .I1(out[2]),
        .O(gtpe2_i_i_31_n_0));
  LUT4 #(
    .INIT(16'h7366)) 
    gtrxreset_o_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(gtrxreset_ss),
        .I3(out[0]),
        .O(gtrxreset_i));
  FDCE gtrxreset_o_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_i),
        .Q(gtrxreset_out));
  FDCE gtrxreset_s_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(SR),
        .Q(gtrxreset_s));
  FDCE gtrxreset_ss_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gtrxreset_s),
        .Q(gtrxreset_ss));
  LUT5 #(
    .INIT(32'h00100000)) 
    \original_rd_data[15]_i_1 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg_0),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(original_rd_data[0]),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(original_rd_data[10]),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(original_rd_data[11]),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(original_rd_data[12]),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(original_rd_data[13]),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(original_rd_data[14]),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(original_rd_data[15]),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(original_rd_data[1]),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(original_rd_data[2]),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(original_rd_data[3]),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(original_rd_data[4]),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(original_rd_data[5]),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(original_rd_data[6]),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(original_rd_data[7]),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(original_rd_data[8]),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(original_rd_data[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(original_rd_data[0]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(original_rd_data[10]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(original_rd_data[11]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(original_rd_data[12]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(original_rd_data[13]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(original_rd_data[14]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'h1000)) 
    \rd_data[15]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtrxreset_o_reg_0),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(original_rd_data[15]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(original_rd_data[1]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(original_rd_data[2]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(original_rd_data[3]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(original_rd_data[4]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(original_rd_data[5]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(original_rd_data[6]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(original_rd_data[7]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(original_rd_data[8]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(original_rd_data[9]),
        .I2(gtrxreset_o_reg_0),
        .I3(flag_reg_n_0),
        .O(p_0_in[9]));
  FDCE \rd_data_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[10]),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[11]),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[12]),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[13]),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[14]),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[15]),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[4]),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[5]),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[6]),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[7]),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[8]),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(p_0_in[9]),
        .Q(Q[9]));
  FDCE rxpmaresetdone_sss_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss));
  gtp_gtp_sync_block_21 sync0_RXPMARESETDONE
       (.\FSM_sequential_state_reg[0] (sync0_RXPMARESETDONE_n_0),
        .data_in(data_in),
        .data_out(rxpmaresetdone_ss),
        .gt0_drpclk_in(gt0_drpclk_in),
        .rxpmaresetdone_sss(rxpmaresetdone_sss));
endmodule

(* ORIG_REF_NAME = "gtp_init" *) 
module gtp_gtp_init
   (gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gtptxn_out,
    gt0_gtptxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxoutclkfabric_out,
    gt0_rxprbserr_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    gt0_drpdo_out,
    gt0_rxclkcorcnt_out,
    gt0_txbufstatus_out,
    gt0_rxbufstatus_out,
    gt0_rxdata_out,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    AR,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gtptxn_out,
    gt1_gtptxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxoutclkfabric_out,
    gt1_rxprbserr_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    gt1_drpdo_out,
    gt1_rxclkcorcnt_out,
    gt1_txbufstatus_out,
    gt1_rxbufstatus_out,
    gt1_rxdata_out,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gtptxn_out,
    gt2_gtptxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxoutclkfabric_out,
    gt2_rxprbserr_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    gt2_drpdo_out,
    gt2_rxclkcorcnt_out,
    gt2_txbufstatus_out,
    gt2_rxbufstatus_out,
    gt2_rxdata_out,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gtptxn_out,
    gt3_gtptxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxoutclkfabric_out,
    gt3_rxprbserr_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    gt3_drpdo_out,
    gt3_rxclkcorcnt_out,
    gt3_txbufstatus_out,
    gt3_rxbufstatus_out,
    gt3_rxdata_out,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt0_drp_busy_out,
    gt1_drp_busy_out,
    gt2_drp_busy_out,
    gt3_drp_busy_out,
    gt0_tx_fsm_reset_done_out,
    gt1_tx_fsm_reset_done_out,
    gt2_tx_fsm_reset_done_out,
    gt3_tx_fsm_reset_done_out,
    gt0_rx_fsm_reset_done_out,
    gt1_rx_fsm_reset_done_out,
    gt2_rx_fsm_reset_done_out,
    gt3_rx_fsm_reset_done_out,
    gt0_tx_mmcm_reset_out,
    gt1_tx_mmcm_reset_out,
    gt2_tx_mmcm_reset_out,
    gt3_tx_mmcm_reset_out,
    gt0_rx_mmcm_reset_out,
    gt1_rx_mmcm_reset_out,
    gt2_rx_mmcm_reset_out,
    gt3_rx_mmcm_reset_out,
    gt0_drpclk_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gtprxn_in,
    gt0_gtprxp_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt0_rxbufreset_in,
    gt0_rxcdrhold_in,
    gt0_rxcdrovrden_in,
    gt0_rxlpmhfhold_in,
    gt0_rxlpmhfovrden_in,
    gt0_rxlpmlfhold_in,
    gt0_rxlpmreset_in,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpcsreset_in,
    gt0_rxpolarity_in,
    gt0_rxprbscntreset_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txpolarity_in,
    gt0_txprbsforceerr_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_loopback_in,
    gt0_rxprbssel_in,
    gt0_txprbssel_in,
    gt0_txdata_in,
    gt0_txchardispmode_in,
    gt0_txchardispval_in,
    gt0_txcharisk_in,
    gt0_txdiffctrl_in,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_txmaincursor_in,
    gt1_drpclk_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gtprxn_in,
    gt1_gtprxp_in,
    gt1_rxbufreset_in,
    gt1_rxcdrhold_in,
    gt1_rxcdrovrden_in,
    gt1_rxlpmhfhold_in,
    gt1_rxlpmhfovrden_in,
    gt1_rxlpmlfhold_in,
    gt1_rxlpmreset_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpcsreset_in,
    gt1_rxpolarity_in,
    gt1_rxprbscntreset_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txpolarity_in,
    gt1_txprbsforceerr_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_loopback_in,
    gt1_rxprbssel_in,
    gt1_txprbssel_in,
    gt1_txdata_in,
    gt1_txchardispmode_in,
    gt1_txchardispval_in,
    gt1_txcharisk_in,
    gt1_txdiffctrl_in,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_txmaincursor_in,
    gt2_drpclk_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gtprxn_in,
    gt2_gtprxp_in,
    gt2_rxbufreset_in,
    gt2_rxcdrhold_in,
    gt2_rxcdrovrden_in,
    gt2_rxlpmhfhold_in,
    gt2_rxlpmhfovrden_in,
    gt2_rxlpmlfhold_in,
    gt2_rxlpmreset_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpcsreset_in,
    gt2_rxpolarity_in,
    gt2_rxprbscntreset_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txpolarity_in,
    gt2_txprbsforceerr_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_loopback_in,
    gt2_rxprbssel_in,
    gt2_txprbssel_in,
    gt2_txdata_in,
    gt2_txchardispmode_in,
    gt2_txchardispval_in,
    gt2_txcharisk_in,
    gt2_txdiffctrl_in,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_txmaincursor_in,
    gt3_drpclk_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gtprxn_in,
    gt3_gtprxp_in,
    gt3_rxbufreset_in,
    gt3_rxcdrhold_in,
    gt3_rxcdrovrden_in,
    gt3_rxlpmhfhold_in,
    gt3_rxlpmhfovrden_in,
    gt3_rxlpmlfhold_in,
    gt3_rxlpmreset_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpcsreset_in,
    gt3_rxpolarity_in,
    gt3_rxprbscntreset_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txpolarity_in,
    gt3_txprbsforceerr_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_loopback_in,
    gt3_rxprbssel_in,
    gt3_txprbssel_in,
    gt3_txdata_in,
    gt3_txchardispmode_in,
    gt3_txchardispval_in,
    gt3_txcharisk_in,
    gt3_txdiffctrl_in,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_txmaincursor_in,
    gt0_rxpmareset_in,
    gt1_rxpmareset_in,
    gt2_rxpmareset_in,
    gt3_rxpmareset_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_drpaddr_in,
    gt0_drpdi_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_drpaddr_in,
    gt1_drpdi_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_drpaddr_in,
    gt2_drpdi_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_drpaddr_in,
    gt3_drpdi_in,
    sysclk_in,
    gt0_tx_mmcm_lock_in,
    gt0_pll0lock_in,
    soft_reset_tx_in,
    gt1_tx_mmcm_lock_in,
    gt2_tx_mmcm_lock_in,
    gt3_tx_mmcm_lock_in,
    gt0_rx_mmcm_lock_in,
    gt0_data_valid_in,
    soft_reset_rx_in,
    gt1_rx_mmcm_lock_in,
    gt1_data_valid_in,
    gt2_rx_mmcm_lock_in,
    gt2_data_valid_in,
    gt3_rx_mmcm_lock_in,
    gt3_data_valid_in,
    dont_reset_on_data_error_in,
    gt0_pll0refclklost_in);
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gtptxn_out;
  output gt0_gtptxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output gt0_rxoutclkfabric_out;
  output gt0_rxprbserr_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]gt0_drpdo_out;
  output [1:0]gt0_rxclkcorcnt_out;
  output [1:0]gt0_txbufstatus_out;
  output [2:0]gt0_rxbufstatus_out;
  output [31:0]gt0_rxdata_out;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output [0:0]AR;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gtptxn_out;
  output gt1_gtptxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output gt1_rxoutclkfabric_out;
  output gt1_rxprbserr_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]gt1_drpdo_out;
  output [1:0]gt1_rxclkcorcnt_out;
  output [1:0]gt1_txbufstatus_out;
  output [2:0]gt1_rxbufstatus_out;
  output [31:0]gt1_rxdata_out;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gtptxn_out;
  output gt2_gtptxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output gt2_rxoutclkfabric_out;
  output gt2_rxprbserr_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]gt2_drpdo_out;
  output [1:0]gt2_rxclkcorcnt_out;
  output [1:0]gt2_txbufstatus_out;
  output [2:0]gt2_rxbufstatus_out;
  output [31:0]gt2_rxdata_out;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gtptxn_out;
  output gt3_gtptxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output gt3_rxoutclkfabric_out;
  output gt3_rxprbserr_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]gt3_drpdo_out;
  output [1:0]gt3_rxclkcorcnt_out;
  output [1:0]gt3_txbufstatus_out;
  output [2:0]gt3_rxbufstatus_out;
  output [31:0]gt3_rxdata_out;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt0_drp_busy_out;
  output gt1_drp_busy_out;
  output gt2_drp_busy_out;
  output gt3_drp_busy_out;
  output gt0_tx_fsm_reset_done_out;
  output gt1_tx_fsm_reset_done_out;
  output gt2_tx_fsm_reset_done_out;
  output gt3_tx_fsm_reset_done_out;
  output gt0_rx_fsm_reset_done_out;
  output gt1_rx_fsm_reset_done_out;
  output gt2_rx_fsm_reset_done_out;
  output gt3_rx_fsm_reset_done_out;
  output gt0_tx_mmcm_reset_out;
  output gt1_tx_mmcm_reset_out;
  output gt2_tx_mmcm_reset_out;
  output gt3_tx_mmcm_reset_out;
  output gt0_rx_mmcm_reset_out;
  output gt1_rx_mmcm_reset_out;
  output gt2_rx_mmcm_reset_out;
  output gt3_rx_mmcm_reset_out;
  input gt0_drpclk_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gtprxn_in;
  input gt0_gtprxp_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt0_rxbufreset_in;
  input gt0_rxcdrhold_in;
  input gt0_rxcdrovrden_in;
  input gt0_rxlpmhfhold_in;
  input gt0_rxlpmhfovrden_in;
  input gt0_rxlpmlfhold_in;
  input gt0_rxlpmreset_in;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpolarity_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input gt0_txpolarity_in;
  input gt0_txprbsforceerr_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input [2:0]gt0_loopback_in;
  input [2:0]gt0_rxprbssel_in;
  input [2:0]gt0_txprbssel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txchardispmode_in;
  input [3:0]gt0_txchardispval_in;
  input [3:0]gt0_txcharisk_in;
  input [3:0]gt0_txdiffctrl_in;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input [6:0]gt0_txmaincursor_in;
  input gt1_drpclk_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gtprxn_in;
  input gt1_gtprxp_in;
  input gt1_rxbufreset_in;
  input gt1_rxcdrhold_in;
  input gt1_rxcdrovrden_in;
  input gt1_rxlpmhfhold_in;
  input gt1_rxlpmhfovrden_in;
  input gt1_rxlpmlfhold_in;
  input gt1_rxlpmreset_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpolarity_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt1_txpolarity_in;
  input gt1_txprbsforceerr_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input [2:0]gt1_loopback_in;
  input [2:0]gt1_rxprbssel_in;
  input [2:0]gt1_txprbssel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txchardispmode_in;
  input [3:0]gt1_txchardispval_in;
  input [3:0]gt1_txcharisk_in;
  input [3:0]gt1_txdiffctrl_in;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input [6:0]gt1_txmaincursor_in;
  input gt2_drpclk_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gtprxn_in;
  input gt2_gtprxp_in;
  input gt2_rxbufreset_in;
  input gt2_rxcdrhold_in;
  input gt2_rxcdrovrden_in;
  input gt2_rxlpmhfhold_in;
  input gt2_rxlpmhfovrden_in;
  input gt2_rxlpmlfhold_in;
  input gt2_rxlpmreset_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpolarity_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt2_txpolarity_in;
  input gt2_txprbsforceerr_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input [2:0]gt2_loopback_in;
  input [2:0]gt2_rxprbssel_in;
  input [2:0]gt2_txprbssel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txchardispmode_in;
  input [3:0]gt2_txchardispval_in;
  input [3:0]gt2_txcharisk_in;
  input [3:0]gt2_txdiffctrl_in;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input [6:0]gt2_txmaincursor_in;
  input gt3_drpclk_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gtprxn_in;
  input gt3_gtprxp_in;
  input gt3_rxbufreset_in;
  input gt3_rxcdrhold_in;
  input gt3_rxcdrovrden_in;
  input gt3_rxlpmhfhold_in;
  input gt3_rxlpmhfovrden_in;
  input gt3_rxlpmlfhold_in;
  input gt3_rxlpmreset_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpolarity_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt3_txpolarity_in;
  input gt3_txprbsforceerr_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input [2:0]gt3_loopback_in;
  input [2:0]gt3_rxprbssel_in;
  input [2:0]gt3_txprbssel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txchardispmode_in;
  input [3:0]gt3_txchardispval_in;
  input [3:0]gt3_txcharisk_in;
  input [3:0]gt3_txdiffctrl_in;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input [6:0]gt3_txmaincursor_in;
  input gt0_rxpmareset_in;
  input gt1_rxpmareset_in;
  input gt2_rxpmareset_in;
  input gt3_rxpmareset_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [8:0]gt0_drpaddr_in;
  input [15:0]gt0_drpdi_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [8:0]gt1_drpaddr_in;
  input [15:0]gt1_drpdi_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [8:0]gt2_drpaddr_in;
  input [15:0]gt2_drpdi_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input [8:0]gt3_drpaddr_in;
  input [15:0]gt3_drpdi_in;
  input sysclk_in;
  input gt0_tx_mmcm_lock_in;
  input gt0_pll0lock_in;
  input soft_reset_tx_in;
  input gt1_tx_mmcm_lock_in;
  input gt2_tx_mmcm_lock_in;
  input gt3_tx_mmcm_lock_in;
  input gt0_rx_mmcm_lock_in;
  input gt0_data_valid_in;
  input soft_reset_rx_in;
  input gt1_rx_mmcm_lock_in;
  input gt1_data_valid_in;
  input gt2_rx_mmcm_lock_in;
  input gt2_data_valid_in;
  input gt3_rx_mmcm_lock_in;
  input gt3_data_valid_in;
  input dont_reset_on_data_error_in;
  input gt0_pll0refclklost_in;

  wire [0:0]AR;
  wire [31:1]data0;
  wire dont_reset_on_data_error_in;
  wire gt0_data_valid_in;
  wire [14:0]gt0_dmonitorout_out;
  wire gt0_drp_busy_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtprxn_in;
  wire gt0_gtprxp_in;
  wire gt0_gtptxn_out;
  wire gt0_gtptxp_out;
  wire gt0_gtrxreset_i;
  wire gt0_gttxreset_i;
  wire [2:0]gt0_loopback_in;
  wire gt0_pll0lock_in;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll0refclklost_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire [31:0]gt0_rx_cdrlock_counter;
  wire \gt0_rx_cdrlock_counter[12]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[12]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[12]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[12]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[16]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[16]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[16]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[16]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[20]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[20]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[20]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[20]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[24]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[24]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[24]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[24]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[28]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[28]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[28]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[28]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_10_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_11_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_12_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_13_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_7_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_8_n_0 ;
  wire \gt0_rx_cdrlock_counter[31]_i_9_n_0 ;
  wire \gt0_rx_cdrlock_counter[4]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[4]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[4]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[4]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter[8]_i_3_n_0 ;
  wire \gt0_rx_cdrlock_counter[8]_i_4_n_0 ;
  wire \gt0_rx_cdrlock_counter[8]_i_5_n_0 ;
  wire \gt0_rx_cdrlock_counter[8]_i_6_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[31]_i_5_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[31]_i_5_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1 ;
  wire \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2 ;
  wire \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3 ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[0] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[10] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[11] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[12] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[13] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[14] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[15] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[16] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[17] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[18] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[19] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[1] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[20] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[21] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[22] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[23] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[24] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[25] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[26] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[27] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[28] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[29] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[2] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[30] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[31] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[3] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[4] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[5] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[6] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[7] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[8] ;
  wire \gt0_rx_cdrlock_counter_reg_n_0_[9] ;
  wire gt0_rx_cdrlocked_i_1_n_0;
  wire gt0_rx_cdrlocked_reg_n_0;
  wire gt0_rx_fsm_reset_done_out;
  wire gt0_rx_mmcm_lock_in;
  wire gt0_rx_mmcm_reset_out;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire gt0_rxcdrovrden_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [1:0]gt0_rxclkcorcnt_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmhfhold_in;
  wire gt0_rxlpmhfovrden_in;
  wire gt0_rxlpmlfhold_in;
  wire gt0_rxlpmreset_in;
  wire gt0_rxmcommaalignen_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxuserrdy_i;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire gt0_tx_fsm_reset_done_out;
  wire gt0_tx_mmcm_lock_in;
  wire gt0_tx_mmcm_reset_out;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txchardispmode_in;
  wire [3:0]gt0_txchardispval_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire [6:0]gt0_txmaincursor_in;
  wire gt0_txoutclk_i2;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpmaresetdone_i;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire gt0_txuserrdy_i;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_data_valid_in;
  wire [14:0]gt1_dmonitorout_out;
  wire gt1_drp_busy_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtprxn_in;
  wire gt1_gtprxp_in;
  wire gt1_gtptxn_out;
  wire gt1_gtptxp_out;
  wire gt1_gtrxreset_i;
  wire gt1_gttxreset_i;
  wire [2:0]gt1_loopback_in;
  wire [31:0]gt1_rx_cdrlock_counter;
  wire \gt1_rx_cdrlock_counter[12]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[12]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[12]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[12]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[16]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[16]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[16]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[16]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[20]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[20]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[20]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[20]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[24]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[24]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[24]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[24]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[28]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[28]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[28]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[28]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_10_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_11_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_12_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_13_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_7_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_8_n_0 ;
  wire \gt1_rx_cdrlock_counter[31]_i_9_n_0 ;
  wire \gt1_rx_cdrlock_counter[4]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[4]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[4]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[4]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter[8]_i_3_n_0 ;
  wire \gt1_rx_cdrlock_counter[8]_i_4_n_0 ;
  wire \gt1_rx_cdrlock_counter[8]_i_5_n_0 ;
  wire \gt1_rx_cdrlock_counter[8]_i_6_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[31]_i_5_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[31]_i_5_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[31]_i_5_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[31]_i_5_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[31]_i_5_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6 ;
  wire \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7 ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[0] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[10] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[11] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[12] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[13] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[14] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[15] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[16] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[17] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[18] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[19] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[1] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[20] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[21] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[22] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[23] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[24] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[25] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[26] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[27] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[28] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[29] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[2] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[30] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[31] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[3] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[4] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[5] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[6] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[7] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[8] ;
  wire \gt1_rx_cdrlock_counter_reg_n_0_[9] ;
  wire gt1_rx_cdrlocked_i_1_n_0;
  wire gt1_rx_cdrlocked_reg_n_0;
  wire gt1_rx_fsm_reset_done_out;
  wire gt1_rx_mmcm_lock_in;
  wire gt1_rx_mmcm_reset_out;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire gt1_rxcdrovrden_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [1:0]gt1_rxclkcorcnt_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmhfhold_in;
  wire gt1_rxlpmhfovrden_in;
  wire gt1_rxlpmlfhold_in;
  wire gt1_rxlpmreset_in;
  wire gt1_rxmcommaalignen_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxuserrdy_i;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire gt1_tx_fsm_reset_done_out;
  wire gt1_tx_mmcm_lock_in;
  wire gt1_tx_mmcm_reset_out;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txchardispmode_in;
  wire [3:0]gt1_txchardispval_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire [6:0]gt1_txmaincursor_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpmaresetdone_i;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire gt1_txuserrdy_i;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_data_valid_in;
  wire [14:0]gt2_dmonitorout_out;
  wire gt2_drp_busy_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtprxn_in;
  wire gt2_gtprxp_in;
  wire gt2_gtptxn_out;
  wire gt2_gtptxp_out;
  wire gt2_gtrxreset_i;
  wire gt2_gttxreset_i;
  wire [2:0]gt2_loopback_in;
  wire [31:0]gt2_rx_cdrlock_counter;
  wire \gt2_rx_cdrlock_counter[12]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[12]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[12]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[12]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[16]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[16]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[16]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[16]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[20]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[20]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[20]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[20]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[24]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[24]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[24]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[24]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[28]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[28]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[28]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[28]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_10_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_11_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_12_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_13_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_7_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_8_n_0 ;
  wire \gt2_rx_cdrlock_counter[31]_i_9_n_0 ;
  wire \gt2_rx_cdrlock_counter[4]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[4]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[4]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[4]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter[8]_i_3_n_0 ;
  wire \gt2_rx_cdrlock_counter[8]_i_4_n_0 ;
  wire \gt2_rx_cdrlock_counter[8]_i_5_n_0 ;
  wire \gt2_rx_cdrlock_counter[8]_i_6_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[31]_i_5_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[31]_i_5_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[31]_i_5_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[31]_i_5_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[31]_i_5_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_1 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_2 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_3 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6 ;
  wire \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7 ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[0] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[10] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[11] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[12] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[13] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[14] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[15] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[16] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[17] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[18] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[19] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[1] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[20] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[21] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[22] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[23] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[24] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[25] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[26] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[27] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[28] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[29] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[2] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[30] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[31] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[3] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[4] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[5] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[6] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[7] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[8] ;
  wire \gt2_rx_cdrlock_counter_reg_n_0_[9] ;
  wire gt2_rx_cdrlocked_i_1_n_0;
  wire gt2_rx_cdrlocked_reg_n_0;
  wire gt2_rx_fsm_reset_done_out;
  wire gt2_rx_mmcm_lock_in;
  wire gt2_rx_mmcm_reset_out;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire gt2_rxcdrovrden_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [1:0]gt2_rxclkcorcnt_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmhfhold_in;
  wire gt2_rxlpmhfovrden_in;
  wire gt2_rxlpmlfhold_in;
  wire gt2_rxlpmreset_in;
  wire gt2_rxmcommaalignen_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxuserrdy_i;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire gt2_tx_fsm_reset_done_out;
  wire gt2_tx_mmcm_lock_in;
  wire gt2_tx_mmcm_reset_out;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txchardispmode_in;
  wire [3:0]gt2_txchardispval_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire [6:0]gt2_txmaincursor_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpmaresetdone_i;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire gt2_txuserrdy_i;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_data_valid_in;
  wire [14:0]gt3_dmonitorout_out;
  wire gt3_drp_busy_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtprxn_in;
  wire gt3_gtprxp_in;
  wire gt3_gtptxn_out;
  wire gt3_gtptxp_out;
  wire gt3_gtrxreset_i;
  wire gt3_gttxreset_i;
  wire [2:0]gt3_loopback_in;
  wire [31:0]gt3_rx_cdrlock_counter;
  wire \gt3_rx_cdrlock_counter[12]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[12]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[12]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[12]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[16]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[16]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[16]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[16]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[20]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[20]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[20]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[20]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[24]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[24]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[24]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[24]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[28]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[28]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[28]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[28]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_10_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_11_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_12_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_13_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_7_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_8_n_0 ;
  wire \gt3_rx_cdrlock_counter[31]_i_9_n_0 ;
  wire \gt3_rx_cdrlock_counter[4]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[4]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[4]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[4]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter[8]_i_3_n_0 ;
  wire \gt3_rx_cdrlock_counter[8]_i_4_n_0 ;
  wire \gt3_rx_cdrlock_counter[8]_i_5_n_0 ;
  wire \gt3_rx_cdrlock_counter[8]_i_6_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[31]_i_5_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[31]_i_5_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[31]_i_5_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[31]_i_5_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[31]_i_5_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_1 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_2 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_3 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6 ;
  wire \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7 ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[0] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[10] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[11] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[12] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[13] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[14] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[15] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[16] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[17] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[18] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[19] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[1] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[20] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[21] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[22] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[23] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[24] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[25] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[26] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[27] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[28] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[29] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[2] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[30] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[31] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[3] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[4] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[5] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[6] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[7] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[8] ;
  wire \gt3_rx_cdrlock_counter_reg_n_0_[9] ;
  wire gt3_rx_cdrlocked_i_1_n_0;
  wire gt3_rx_cdrlocked_reg_n_0;
  wire gt3_rx_fsm_reset_done_out;
  wire gt3_rx_mmcm_lock_in;
  wire gt3_rx_mmcm_reset_out;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire gt3_rxcdrovrden_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [1:0]gt3_rxclkcorcnt_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmhfhold_in;
  wire gt3_rxlpmhfovrden_in;
  wire gt3_rxlpmlfhold_in;
  wire gt3_rxlpmreset_in;
  wire gt3_rxmcommaalignen_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxuserrdy_i;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire gt3_tx_fsm_reset_done_out;
  wire gt3_tx_mmcm_lock_in;
  wire gt3_tx_mmcm_reset_out;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txchardispmode_in;
  wire [3:0]gt3_txchardispval_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire [6:0]gt3_txmaincursor_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpmaresetdone_i;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire gt3_txuserrdy_i;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire soft_reset_rx_in;
  wire soft_reset_tx_in;
  wire sysclk_in;
  wire [3:2]\NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gt0_rx_cdrlock_counter[0]_i_1 
       (.I0(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .O(gt0_rx_cdrlock_counter[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[10]_i_1 
       (.I0(data0[10]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[11]_i_1 
       (.I0(data0[11]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[11]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[12]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[12]),
        .O(gt0_rx_cdrlock_counter[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[12]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[12] ),
        .O(\gt0_rx_cdrlock_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[12]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[11] ),
        .O(\gt0_rx_cdrlock_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[12]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[10] ),
        .O(\gt0_rx_cdrlock_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[12]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt0_rx_cdrlock_counter[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[13]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[13]),
        .O(gt0_rx_cdrlock_counter[13]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[14]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[14]),
        .O(gt0_rx_cdrlock_counter[14]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[15]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[15]),
        .O(gt0_rx_cdrlock_counter[15]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[16]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[16]),
        .O(gt0_rx_cdrlock_counter[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[16]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt0_rx_cdrlock_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[16]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[15] ),
        .O(\gt0_rx_cdrlock_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[16]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[14] ),
        .O(\gt0_rx_cdrlock_counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[16]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[13] ),
        .O(\gt0_rx_cdrlock_counter[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[17]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[17]),
        .O(gt0_rx_cdrlock_counter[17]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[18]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[18]),
        .O(gt0_rx_cdrlock_counter[18]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[19]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[19]),
        .O(gt0_rx_cdrlock_counter[19]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[1]_i_1 
       (.I0(data0[1]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[1]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[20]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[20]),
        .O(gt0_rx_cdrlock_counter[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[20]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt0_rx_cdrlock_counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[20]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[19] ),
        .O(\gt0_rx_cdrlock_counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[20]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[18] ),
        .O(\gt0_rx_cdrlock_counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[20]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[17] ),
        .O(\gt0_rx_cdrlock_counter[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[21]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[21]),
        .O(gt0_rx_cdrlock_counter[21]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[22]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[22]),
        .O(gt0_rx_cdrlock_counter[22]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[23]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[23]),
        .O(gt0_rx_cdrlock_counter[23]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[24]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[24]),
        .O(gt0_rx_cdrlock_counter[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[24]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt0_rx_cdrlock_counter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[24]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[23] ),
        .O(\gt0_rx_cdrlock_counter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[24]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[22] ),
        .O(\gt0_rx_cdrlock_counter[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[24]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[21] ),
        .O(\gt0_rx_cdrlock_counter[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[25]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[25]),
        .O(gt0_rx_cdrlock_counter[25]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[26]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[26]),
        .O(gt0_rx_cdrlock_counter[26]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[27]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[27]),
        .O(gt0_rx_cdrlock_counter[27]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[28]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[28]),
        .O(gt0_rx_cdrlock_counter[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[28]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt0_rx_cdrlock_counter[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[28]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[27] ),
        .O(\gt0_rx_cdrlock_counter[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[28]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[26] ),
        .O(\gt0_rx_cdrlock_counter[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[28]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[25] ),
        .O(\gt0_rx_cdrlock_counter[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[29]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[29]),
        .O(gt0_rx_cdrlock_counter[29]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[2]_i_1 
       (.I0(data0[2]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[2]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[30]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[30]),
        .O(gt0_rx_cdrlock_counter[30]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[31]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[31]),
        .O(gt0_rx_cdrlock_counter[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt0_rx_cdrlock_counter[31]_i_10 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[27] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[26] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[29] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[31]_i_11 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[31] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[31]_i_12 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[30] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[31]_i_13 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[29] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \gt0_rx_cdrlock_counter[31]_i_2 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[12] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[13] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[10] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[11] ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_6_n_0 ),
        .O(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \gt0_rx_cdrlock_counter[31]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[4] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[5] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[3] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[2] ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_7_n_0 ),
        .O(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \gt0_rx_cdrlock_counter[31]_i_4 
       (.I0(\gt0_rx_cdrlock_counter[31]_i_8_n_0 ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_9_n_0 ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[31] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[30] ),
        .I4(\gt0_rx_cdrlock_counter_reg_n_0_[1] ),
        .I5(\gt0_rx_cdrlock_counter[31]_i_10_n_0 ),
        .O(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt0_rx_cdrlock_counter[31]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[15] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[14] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[17] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gt0_rx_cdrlock_counter[31]_i_7 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[7] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[6] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[8] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt0_rx_cdrlock_counter[31]_i_8 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[23] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[22] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[25] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt0_rx_cdrlock_counter[31]_i_9 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[19] ),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[18] ),
        .I2(\gt0_rx_cdrlock_counter_reg_n_0_[21] ),
        .I3(\gt0_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt0_rx_cdrlock_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[3]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[3]),
        .O(gt0_rx_cdrlock_counter[3]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[4]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[4]),
        .O(gt0_rx_cdrlock_counter[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[4]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[4] ),
        .O(\gt0_rx_cdrlock_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[4]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[3] ),
        .O(\gt0_rx_cdrlock_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[4]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[2] ),
        .O(\gt0_rx_cdrlock_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[4]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[1] ),
        .O(\gt0_rx_cdrlock_counter[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[5]_i_1 
       (.I0(data0[5]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[5]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[6]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[6]),
        .O(gt0_rx_cdrlock_counter[6]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[7]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[7]),
        .O(gt0_rx_cdrlock_counter[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt0_rx_cdrlock_counter[8]_i_1 
       (.I0(data0[8]),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlock_counter[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[8]_i_3 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[8] ),
        .O(\gt0_rx_cdrlock_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[8]_i_4 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[7] ),
        .O(\gt0_rx_cdrlock_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[8]_i_5 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[6] ),
        .O(\gt0_rx_cdrlock_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt0_rx_cdrlock_counter[8]_i_6 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[5] ),
        .O(\gt0_rx_cdrlock_counter[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt0_rx_cdrlock_counter[9]_i_1 
       (.I0(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(data0[9]),
        .O(gt0_rx_cdrlock_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[0] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[0]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[10] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[10]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[10] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[11] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[11]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[11] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[12] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[12]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[12] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[12]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[8]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[12]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[12]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[12]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\gt0_rx_cdrlock_counter[12]_i_3_n_0 ,\gt0_rx_cdrlock_counter[12]_i_4_n_0 ,\gt0_rx_cdrlock_counter[12]_i_5_n_0 ,\gt0_rx_cdrlock_counter[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[13] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[13]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[13] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[14] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[14]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[14] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[15] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[15]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[15] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[16] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[16]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[16] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[16]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[12]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[16]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[16]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[16]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\gt0_rx_cdrlock_counter[16]_i_3_n_0 ,\gt0_rx_cdrlock_counter[16]_i_4_n_0 ,\gt0_rx_cdrlock_counter[16]_i_5_n_0 ,\gt0_rx_cdrlock_counter[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[17] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[17]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[17] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[18] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[18]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[18] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[19] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[19]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[19] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[1] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[1]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[1] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[20] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[20]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[20] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[20]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[16]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[20]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[20]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[20]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\gt0_rx_cdrlock_counter[20]_i_3_n_0 ,\gt0_rx_cdrlock_counter[20]_i_4_n_0 ,\gt0_rx_cdrlock_counter[20]_i_5_n_0 ,\gt0_rx_cdrlock_counter[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[21] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[21]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[21] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[22] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[22]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[22] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[23] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[23]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[23] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[24] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[24]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[24] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[24]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[20]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[24]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[24]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[24]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\gt0_rx_cdrlock_counter[24]_i_3_n_0 ,\gt0_rx_cdrlock_counter[24]_i_4_n_0 ,\gt0_rx_cdrlock_counter[24]_i_5_n_0 ,\gt0_rx_cdrlock_counter[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[25] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[25]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[25] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[26] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[26]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[26] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[27] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[27]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[27] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[28] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[28]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[28] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[28]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[24]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[28]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[28]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[28]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\gt0_rx_cdrlock_counter[28]_i_3_n_0 ,\gt0_rx_cdrlock_counter[28]_i_4_n_0 ,\gt0_rx_cdrlock_counter[28]_i_5_n_0 ,\gt0_rx_cdrlock_counter[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[29] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[29]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[29] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[2] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[2]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[2] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[30] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[30]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[30] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[31] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[31]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[31] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[31]_i_5 
       (.CI(\gt0_rx_cdrlock_counter_reg[28]_i_2_n_0 ),
        .CO({\NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED [3:2],\gt0_rx_cdrlock_counter_reg[31]_i_5_n_2 ,\gt0_rx_cdrlock_counter_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED [3],data0[31:29]}),
        .S({1'b0,\gt0_rx_cdrlock_counter[31]_i_11_n_0 ,\gt0_rx_cdrlock_counter[31]_i_12_n_0 ,\gt0_rx_cdrlock_counter[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[3] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[3]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[3] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[4] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[4]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[4] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gt0_rx_cdrlock_counter_reg[4]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[4]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[4]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\gt0_rx_cdrlock_counter[4]_i_3_n_0 ,\gt0_rx_cdrlock_counter[4]_i_4_n_0 ,\gt0_rx_cdrlock_counter[4]_i_5_n_0 ,\gt0_rx_cdrlock_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[5] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[5]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[5] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[6] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[6]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[6] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[7] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[7]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[7] ),
        .R(gt0_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[8] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[8]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[8] ),
        .R(gt0_gtrxreset_i));
  CARRY4 \gt0_rx_cdrlock_counter_reg[8]_i_2 
       (.CI(\gt0_rx_cdrlock_counter_reg[4]_i_2_n_0 ),
        .CO({\gt0_rx_cdrlock_counter_reg[8]_i_2_n_0 ,\gt0_rx_cdrlock_counter_reg[8]_i_2_n_1 ,\gt0_rx_cdrlock_counter_reg[8]_i_2_n_2 ,\gt0_rx_cdrlock_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\gt0_rx_cdrlock_counter[8]_i_3_n_0 ,\gt0_rx_cdrlock_counter[8]_i_4_n_0 ,\gt0_rx_cdrlock_counter[8]_i_5_n_0 ,\gt0_rx_cdrlock_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[9] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter[9]),
        .Q(\gt0_rx_cdrlock_counter_reg_n_0_[9] ),
        .R(gt0_gtrxreset_i));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    gt0_rx_cdrlocked_i_1
       (.I0(gt0_rx_cdrlocked_reg_n_0),
        .I1(\gt0_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt0_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt0_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt0_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt0_rx_cdrlocked_i_1_n_0));
  FDRE gt0_rx_cdrlocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_cdrlocked_i_1_n_0),
        .Q(gt0_rx_cdrlocked_reg_n_0),
        .R(gt0_gtrxreset_i));
  gtp_gtp_RX_STARTUP_FSM gt0_rxresetfsm_i
       (.SR(gt0_gtrxreset_i),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_data_valid_in(gt0_data_valid_in),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_rx_cdrlocked_reg(gt0_rx_cdrlocked_reg_n_0),
        .gt0_rx_fsm_reset_done_out(gt0_rx_fsm_reset_done_out),
        .gt0_rx_mmcm_lock_in(gt0_rx_mmcm_lock_in),
        .gt0_rx_mmcm_reset_out(gt0_rx_mmcm_reset_out),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxuserrdy_in(gt0_rxuserrdy_i),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt0_txpmaresetdone_out(gt0_txpmaresetdone_i),
        .gt0_txuserrdy_in(gt0_txuserrdy_i),
        .soft_reset_rx_in(soft_reset_rx_in),
        .sysclk_in(sysclk_in));
  gtp_gtp_TX_STARTUP_FSM gt0_txresetfsm_i
       (.AR(AR),
        .gt0_gttxreset_in(gt0_gttxreset_i),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt0_tx_fsm_reset_done_out(gt0_tx_fsm_reset_done_out),
        .gt0_tx_mmcm_lock_in(gt0_tx_mmcm_lock_in),
        .gt0_tx_mmcm_reset_out(gt0_tx_mmcm_reset_out),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txuserrdy_in(gt0_txuserrdy_i),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .soft_reset_tx_in(soft_reset_tx_in),
        .sysclk_in(sysclk_in));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gt1_rx_cdrlock_counter[0]_i_1 
       (.I0(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .O(gt1_rx_cdrlock_counter[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[10]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[12]_i_2_n_6 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[11]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[12]_i_2_n_5 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[11]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[12]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[12]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[12]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[12] ),
        .O(\gt1_rx_cdrlock_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[12]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[11] ),
        .O(\gt1_rx_cdrlock_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[12]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[10] ),
        .O(\gt1_rx_cdrlock_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[12]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt1_rx_cdrlock_counter[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[13]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[16]_i_2_n_7 ),
        .O(gt1_rx_cdrlock_counter[13]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[14]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[16]_i_2_n_6 ),
        .O(gt1_rx_cdrlock_counter[14]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[15]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[16]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[15]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[16]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[16]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[16]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt1_rx_cdrlock_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[16]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[15] ),
        .O(\gt1_rx_cdrlock_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[16]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[14] ),
        .O(\gt1_rx_cdrlock_counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[16]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[13] ),
        .O(\gt1_rx_cdrlock_counter[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[17]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[20]_i_2_n_7 ),
        .O(gt1_rx_cdrlock_counter[17]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[18]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[20]_i_2_n_6 ),
        .O(gt1_rx_cdrlock_counter[18]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[19]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[20]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[19]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[1]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[4]_i_2_n_7 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[1]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[20]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[20]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[20]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt1_rx_cdrlock_counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[20]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[19] ),
        .O(\gt1_rx_cdrlock_counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[20]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[18] ),
        .O(\gt1_rx_cdrlock_counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[20]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[17] ),
        .O(\gt1_rx_cdrlock_counter[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[21]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[24]_i_2_n_7 ),
        .O(gt1_rx_cdrlock_counter[21]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[22]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[24]_i_2_n_6 ),
        .O(gt1_rx_cdrlock_counter[22]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[23]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[24]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[23]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[24]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[24]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[24]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt1_rx_cdrlock_counter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[24]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[23] ),
        .O(\gt1_rx_cdrlock_counter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[24]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[22] ),
        .O(\gt1_rx_cdrlock_counter[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[24]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[21] ),
        .O(\gt1_rx_cdrlock_counter[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[25]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[28]_i_2_n_7 ),
        .O(gt1_rx_cdrlock_counter[25]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[26]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[28]_i_2_n_6 ),
        .O(gt1_rx_cdrlock_counter[26]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[27]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[28]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[27]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[28]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[28]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[28]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt1_rx_cdrlock_counter[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[28]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[27] ),
        .O(\gt1_rx_cdrlock_counter[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[28]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[26] ),
        .O(\gt1_rx_cdrlock_counter[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[28]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[25] ),
        .O(\gt1_rx_cdrlock_counter[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[29]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[31]_i_5_n_7 ),
        .O(gt1_rx_cdrlock_counter[29]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[2]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[4]_i_2_n_6 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[2]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[30]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[31]_i_5_n_6 ),
        .O(gt1_rx_cdrlock_counter[30]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[31]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[31]_i_5_n_5 ),
        .O(gt1_rx_cdrlock_counter[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt1_rx_cdrlock_counter[31]_i_10 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[27] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[26] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[29] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[31]_i_11 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[31] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[31]_i_12 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[30] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[31]_i_13 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[29] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \gt1_rx_cdrlock_counter[31]_i_2 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[12] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[13] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[10] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[11] ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_6_n_0 ),
        .O(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \gt1_rx_cdrlock_counter[31]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[4] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[5] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[3] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[2] ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_7_n_0 ),
        .O(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \gt1_rx_cdrlock_counter[31]_i_4 
       (.I0(\gt1_rx_cdrlock_counter[31]_i_8_n_0 ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_9_n_0 ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[31] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[30] ),
        .I4(\gt1_rx_cdrlock_counter_reg_n_0_[1] ),
        .I5(\gt1_rx_cdrlock_counter[31]_i_10_n_0 ),
        .O(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt1_rx_cdrlock_counter[31]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[15] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[14] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[17] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gt1_rx_cdrlock_counter[31]_i_7 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[7] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[6] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[8] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt1_rx_cdrlock_counter[31]_i_8 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[23] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[22] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[25] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt1_rx_cdrlock_counter[31]_i_9 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[19] ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[18] ),
        .I2(\gt1_rx_cdrlock_counter_reg_n_0_[21] ),
        .I3(\gt1_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt1_rx_cdrlock_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[3]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[4]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[3]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[4]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[4]_i_2_n_4 ),
        .O(gt1_rx_cdrlock_counter[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[4]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[4] ),
        .O(\gt1_rx_cdrlock_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[4]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[3] ),
        .O(\gt1_rx_cdrlock_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[4]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[2] ),
        .O(\gt1_rx_cdrlock_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[4]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[1] ),
        .O(\gt1_rx_cdrlock_counter[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[5]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[8]_i_2_n_7 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[5]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[6]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[8]_i_2_n_6 ),
        .O(gt1_rx_cdrlock_counter[6]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[7]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[8]_i_2_n_5 ),
        .O(gt1_rx_cdrlock_counter[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt1_rx_cdrlock_counter[8]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg[8]_i_2_n_4 ),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlock_counter[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[8]_i_3 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[8] ),
        .O(\gt1_rx_cdrlock_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[8]_i_4 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[7] ),
        .O(\gt1_rx_cdrlock_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[8]_i_5 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[6] ),
        .O(\gt1_rx_cdrlock_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt1_rx_cdrlock_counter[8]_i_6 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[5] ),
        .O(\gt1_rx_cdrlock_counter[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt1_rx_cdrlock_counter[9]_i_1 
       (.I0(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt1_rx_cdrlock_counter_reg[12]_i_2_n_7 ),
        .O(gt1_rx_cdrlock_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[0] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[0]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[10] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[10]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[10] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[11] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[11]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[11] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[12] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[12]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[12] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[12]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[8]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[12]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[12]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[12]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[12]_i_3_n_0 ,\gt1_rx_cdrlock_counter[12]_i_4_n_0 ,\gt1_rx_cdrlock_counter[12]_i_5_n_0 ,\gt1_rx_cdrlock_counter[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[13] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[13]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[13] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[14] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[14]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[14] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[15] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[15]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[15] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[16] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[16]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[16] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[16]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[12]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[16]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[16]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[16]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[16]_i_3_n_0 ,\gt1_rx_cdrlock_counter[16]_i_4_n_0 ,\gt1_rx_cdrlock_counter[16]_i_5_n_0 ,\gt1_rx_cdrlock_counter[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[17] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[17]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[17] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[18] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[18]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[18] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[19] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[19]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[19] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[1] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[1]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[1] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[20] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[20]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[20] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[20]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[16]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[20]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[20]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[20]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[20]_i_3_n_0 ,\gt1_rx_cdrlock_counter[20]_i_4_n_0 ,\gt1_rx_cdrlock_counter[20]_i_5_n_0 ,\gt1_rx_cdrlock_counter[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[21] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[21]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[21] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[22] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[22]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[22] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[23] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[23]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[23] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[24] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[24]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[24] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[24]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[20]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[24]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[24]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[24]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[24]_i_3_n_0 ,\gt1_rx_cdrlock_counter[24]_i_4_n_0 ,\gt1_rx_cdrlock_counter[24]_i_5_n_0 ,\gt1_rx_cdrlock_counter[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[25] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[25]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[25] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[26] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[26]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[26] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[27] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[27]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[27] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[28] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[28]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[28] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[28]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[24]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[28]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[28]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[28]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[28]_i_3_n_0 ,\gt1_rx_cdrlock_counter[28]_i_4_n_0 ,\gt1_rx_cdrlock_counter[28]_i_5_n_0 ,\gt1_rx_cdrlock_counter[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[29] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[29]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[29] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[2] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[2]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[2] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[30] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[30]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[30] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[31] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[31]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[31] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[31]_i_5 
       (.CI(\gt1_rx_cdrlock_counter_reg[28]_i_2_n_0 ),
        .CO({\NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED [3:2],\gt1_rx_cdrlock_counter_reg[31]_i_5_n_2 ,\gt1_rx_cdrlock_counter_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED [3],\gt1_rx_cdrlock_counter_reg[31]_i_5_n_5 ,\gt1_rx_cdrlock_counter_reg[31]_i_5_n_6 ,\gt1_rx_cdrlock_counter_reg[31]_i_5_n_7 }),
        .S({1'b0,\gt1_rx_cdrlock_counter[31]_i_11_n_0 ,\gt1_rx_cdrlock_counter[31]_i_12_n_0 ,\gt1_rx_cdrlock_counter[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[3] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[3]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[3] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[4] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[4]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[4] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gt1_rx_cdrlock_counter_reg[4]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[4]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[4]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[4]_i_3_n_0 ,\gt1_rx_cdrlock_counter[4]_i_4_n_0 ,\gt1_rx_cdrlock_counter[4]_i_5_n_0 ,\gt1_rx_cdrlock_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[5] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[5]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[5] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[6] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[6]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[6] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[7] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[7]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[7] ),
        .R(gt1_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[8] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[8]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[8] ),
        .R(gt1_gtrxreset_i));
  CARRY4 \gt1_rx_cdrlock_counter_reg[8]_i_2 
       (.CI(\gt1_rx_cdrlock_counter_reg[4]_i_2_n_0 ),
        .CO({\gt1_rx_cdrlock_counter_reg[8]_i_2_n_0 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_1 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_2 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt1_rx_cdrlock_counter_reg[8]_i_2_n_4 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_5 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_6 ,\gt1_rx_cdrlock_counter_reg[8]_i_2_n_7 }),
        .S({\gt1_rx_cdrlock_counter[8]_i_3_n_0 ,\gt1_rx_cdrlock_counter[8]_i_4_n_0 ,\gt1_rx_cdrlock_counter[8]_i_5_n_0 ,\gt1_rx_cdrlock_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[9] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlock_counter[9]),
        .Q(\gt1_rx_cdrlock_counter_reg_n_0_[9] ),
        .R(gt1_gtrxreset_i));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    gt1_rx_cdrlocked_i_1
       (.I0(gt1_rx_cdrlocked_reg_n_0),
        .I1(\gt1_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt1_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt1_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt1_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt1_rx_cdrlocked_i_1_n_0));
  FDRE gt1_rx_cdrlocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_cdrlocked_i_1_n_0),
        .Q(gt1_rx_cdrlocked_reg_n_0),
        .R(gt1_gtrxreset_i));
  gtp_gtp_RX_STARTUP_FSM_0 gt1_rxresetfsm_i
       (.SR(gt1_gtrxreset_i),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt1_data_valid_in(gt1_data_valid_in),
        .gt1_rx_cdrlocked_reg(gt1_rx_cdrlocked_reg_n_0),
        .gt1_rx_fsm_reset_done_out(gt1_rx_fsm_reset_done_out),
        .gt1_rx_mmcm_lock_in(gt1_rx_mmcm_lock_in),
        .gt1_rx_mmcm_reset_out(gt1_rx_mmcm_reset_out),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxuserrdy_in(gt1_rxuserrdy_i),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txpmaresetdone_out(gt1_txpmaresetdone_i),
        .gt1_txuserrdy_in(gt1_txuserrdy_i),
        .soft_reset_rx_in(soft_reset_rx_in),
        .sysclk_in(sysclk_in));
  gtp_gtp_TX_STARTUP_FSM_1 gt1_txresetfsm_i
       (.gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt1_gttxreset_in(gt1_gttxreset_i),
        .gt1_tx_fsm_reset_done_out(gt1_tx_fsm_reset_done_out),
        .gt1_tx_mmcm_lock_in(gt1_tx_mmcm_lock_in),
        .gt1_tx_mmcm_reset_out(gt1_tx_mmcm_reset_out),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txuserrdy_in(gt1_txuserrdy_i),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .soft_reset_tx_in(soft_reset_tx_in),
        .sysclk_in(sysclk_in));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gt2_rx_cdrlock_counter[0]_i_1 
       (.I0(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .O(gt2_rx_cdrlock_counter[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[10]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[12]_i_2_n_6 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[11]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[12]_i_2_n_5 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[11]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[12]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[12]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[12]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[12] ),
        .O(\gt2_rx_cdrlock_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[12]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[11] ),
        .O(\gt2_rx_cdrlock_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[12]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[10] ),
        .O(\gt2_rx_cdrlock_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[12]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt2_rx_cdrlock_counter[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[13]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[16]_i_2_n_7 ),
        .O(gt2_rx_cdrlock_counter[13]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[14]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[16]_i_2_n_6 ),
        .O(gt2_rx_cdrlock_counter[14]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[15]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[16]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[15]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[16]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[16]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[16]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt2_rx_cdrlock_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[16]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[15] ),
        .O(\gt2_rx_cdrlock_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[16]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[14] ),
        .O(\gt2_rx_cdrlock_counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[16]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[13] ),
        .O(\gt2_rx_cdrlock_counter[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[17]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[20]_i_2_n_7 ),
        .O(gt2_rx_cdrlock_counter[17]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[18]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[20]_i_2_n_6 ),
        .O(gt2_rx_cdrlock_counter[18]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[19]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[20]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[19]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[1]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[4]_i_2_n_7 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[1]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[20]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[20]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[20]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt2_rx_cdrlock_counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[20]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[19] ),
        .O(\gt2_rx_cdrlock_counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[20]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[18] ),
        .O(\gt2_rx_cdrlock_counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[20]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[17] ),
        .O(\gt2_rx_cdrlock_counter[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[21]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[24]_i_2_n_7 ),
        .O(gt2_rx_cdrlock_counter[21]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[22]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[24]_i_2_n_6 ),
        .O(gt2_rx_cdrlock_counter[22]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[23]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[24]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[23]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[24]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[24]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[24]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt2_rx_cdrlock_counter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[24]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[23] ),
        .O(\gt2_rx_cdrlock_counter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[24]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[22] ),
        .O(\gt2_rx_cdrlock_counter[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[24]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[21] ),
        .O(\gt2_rx_cdrlock_counter[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[25]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[28]_i_2_n_7 ),
        .O(gt2_rx_cdrlock_counter[25]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[26]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[28]_i_2_n_6 ),
        .O(gt2_rx_cdrlock_counter[26]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[27]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[28]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[27]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[28]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[28]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[28]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt2_rx_cdrlock_counter[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[28]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[27] ),
        .O(\gt2_rx_cdrlock_counter[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[28]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[26] ),
        .O(\gt2_rx_cdrlock_counter[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[28]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[25] ),
        .O(\gt2_rx_cdrlock_counter[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[29]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[31]_i_5_n_7 ),
        .O(gt2_rx_cdrlock_counter[29]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[2]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[4]_i_2_n_6 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[2]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[30]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[31]_i_5_n_6 ),
        .O(gt2_rx_cdrlock_counter[30]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[31]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[31]_i_5_n_5 ),
        .O(gt2_rx_cdrlock_counter[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt2_rx_cdrlock_counter[31]_i_10 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[27] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[26] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[29] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[31]_i_11 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[31] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[31]_i_12 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[30] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[31]_i_13 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[29] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \gt2_rx_cdrlock_counter[31]_i_2 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[12] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[13] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[10] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[11] ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_6_n_0 ),
        .O(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \gt2_rx_cdrlock_counter[31]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[4] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[5] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[3] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[2] ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_7_n_0 ),
        .O(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \gt2_rx_cdrlock_counter[31]_i_4 
       (.I0(\gt2_rx_cdrlock_counter[31]_i_8_n_0 ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_9_n_0 ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[31] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[30] ),
        .I4(\gt2_rx_cdrlock_counter_reg_n_0_[1] ),
        .I5(\gt2_rx_cdrlock_counter[31]_i_10_n_0 ),
        .O(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt2_rx_cdrlock_counter[31]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[15] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[14] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[17] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gt2_rx_cdrlock_counter[31]_i_7 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[7] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[6] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[8] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt2_rx_cdrlock_counter[31]_i_8 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[23] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[22] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[25] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt2_rx_cdrlock_counter[31]_i_9 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[19] ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[18] ),
        .I2(\gt2_rx_cdrlock_counter_reg_n_0_[21] ),
        .I3(\gt2_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt2_rx_cdrlock_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[3]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[4]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[3]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[4]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[4]_i_2_n_4 ),
        .O(gt2_rx_cdrlock_counter[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[4]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[4] ),
        .O(\gt2_rx_cdrlock_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[4]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[3] ),
        .O(\gt2_rx_cdrlock_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[4]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[2] ),
        .O(\gt2_rx_cdrlock_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[4]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[1] ),
        .O(\gt2_rx_cdrlock_counter[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[5]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[8]_i_2_n_7 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[5]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[6]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[8]_i_2_n_6 ),
        .O(gt2_rx_cdrlock_counter[6]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[7]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[8]_i_2_n_5 ),
        .O(gt2_rx_cdrlock_counter[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt2_rx_cdrlock_counter[8]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg[8]_i_2_n_4 ),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlock_counter[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[8]_i_3 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[8] ),
        .O(\gt2_rx_cdrlock_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[8]_i_4 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[7] ),
        .O(\gt2_rx_cdrlock_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[8]_i_5 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[6] ),
        .O(\gt2_rx_cdrlock_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt2_rx_cdrlock_counter[8]_i_6 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[5] ),
        .O(\gt2_rx_cdrlock_counter[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt2_rx_cdrlock_counter[9]_i_1 
       (.I0(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt2_rx_cdrlock_counter_reg[12]_i_2_n_7 ),
        .O(gt2_rx_cdrlock_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[0] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[0]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[10] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[10]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[10] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[11] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[11]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[11] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[12] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[12]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[12] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[12]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[8]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[12]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[12]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[12]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[12]_i_3_n_0 ,\gt2_rx_cdrlock_counter[12]_i_4_n_0 ,\gt2_rx_cdrlock_counter[12]_i_5_n_0 ,\gt2_rx_cdrlock_counter[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[13] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[13]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[13] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[14] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[14]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[14] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[15] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[15]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[15] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[16] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[16]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[16] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[16]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[12]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[16]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[16]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[16]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[16]_i_3_n_0 ,\gt2_rx_cdrlock_counter[16]_i_4_n_0 ,\gt2_rx_cdrlock_counter[16]_i_5_n_0 ,\gt2_rx_cdrlock_counter[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[17] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[17]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[17] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[18] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[18]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[18] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[19] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[19]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[19] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[1] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[1]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[1] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[20] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[20]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[20] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[20]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[16]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[20]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[20]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[20]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[20]_i_3_n_0 ,\gt2_rx_cdrlock_counter[20]_i_4_n_0 ,\gt2_rx_cdrlock_counter[20]_i_5_n_0 ,\gt2_rx_cdrlock_counter[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[21] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[21]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[21] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[22] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[22]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[22] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[23] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[23]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[23] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[24] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[24]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[24] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[24]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[20]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[24]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[24]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[24]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[24]_i_3_n_0 ,\gt2_rx_cdrlock_counter[24]_i_4_n_0 ,\gt2_rx_cdrlock_counter[24]_i_5_n_0 ,\gt2_rx_cdrlock_counter[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[25] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[25]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[25] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[26] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[26]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[26] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[27] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[27]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[27] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[28] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[28]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[28] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[28]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[24]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[28]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[28]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[28]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[28]_i_3_n_0 ,\gt2_rx_cdrlock_counter[28]_i_4_n_0 ,\gt2_rx_cdrlock_counter[28]_i_5_n_0 ,\gt2_rx_cdrlock_counter[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[29] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[29]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[29] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[2] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[2]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[2] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[30] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[30]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[30] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[31] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[31]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[31] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[31]_i_5 
       (.CI(\gt2_rx_cdrlock_counter_reg[28]_i_2_n_0 ),
        .CO({\NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED [3:2],\gt2_rx_cdrlock_counter_reg[31]_i_5_n_2 ,\gt2_rx_cdrlock_counter_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED [3],\gt2_rx_cdrlock_counter_reg[31]_i_5_n_5 ,\gt2_rx_cdrlock_counter_reg[31]_i_5_n_6 ,\gt2_rx_cdrlock_counter_reg[31]_i_5_n_7 }),
        .S({1'b0,\gt2_rx_cdrlock_counter[31]_i_11_n_0 ,\gt2_rx_cdrlock_counter[31]_i_12_n_0 ,\gt2_rx_cdrlock_counter[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[3] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[3]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[3] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[4] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[4]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[4] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gt2_rx_cdrlock_counter_reg[4]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[4]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[4]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[4]_i_3_n_0 ,\gt2_rx_cdrlock_counter[4]_i_4_n_0 ,\gt2_rx_cdrlock_counter[4]_i_5_n_0 ,\gt2_rx_cdrlock_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[5] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[5]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[5] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[6] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[6]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[6] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[7] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[7]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[7] ),
        .R(gt2_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[8] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[8]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[8] ),
        .R(gt2_gtrxreset_i));
  CARRY4 \gt2_rx_cdrlock_counter_reg[8]_i_2 
       (.CI(\gt2_rx_cdrlock_counter_reg[4]_i_2_n_0 ),
        .CO({\gt2_rx_cdrlock_counter_reg[8]_i_2_n_0 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_1 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_2 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt2_rx_cdrlock_counter_reg[8]_i_2_n_4 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_5 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_6 ,\gt2_rx_cdrlock_counter_reg[8]_i_2_n_7 }),
        .S({\gt2_rx_cdrlock_counter[8]_i_3_n_0 ,\gt2_rx_cdrlock_counter[8]_i_4_n_0 ,\gt2_rx_cdrlock_counter[8]_i_5_n_0 ,\gt2_rx_cdrlock_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[9] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlock_counter[9]),
        .Q(\gt2_rx_cdrlock_counter_reg_n_0_[9] ),
        .R(gt2_gtrxreset_i));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    gt2_rx_cdrlocked_i_1
       (.I0(gt2_rx_cdrlocked_reg_n_0),
        .I1(\gt2_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt2_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt2_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt2_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt2_rx_cdrlocked_i_1_n_0));
  FDRE gt2_rx_cdrlocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_cdrlocked_i_1_n_0),
        .Q(gt2_rx_cdrlocked_reg_n_0),
        .R(gt2_gtrxreset_i));
  gtp_gtp_RX_STARTUP_FSM_2 gt2_rxresetfsm_i
       (.SR(gt2_gtrxreset_i),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt2_data_valid_in(gt2_data_valid_in),
        .gt2_rx_cdrlocked_reg(gt2_rx_cdrlocked_reg_n_0),
        .gt2_rx_fsm_reset_done_out(gt2_rx_fsm_reset_done_out),
        .gt2_rx_mmcm_lock_in(gt2_rx_mmcm_lock_in),
        .gt2_rx_mmcm_reset_out(gt2_rx_mmcm_reset_out),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxuserrdy_in(gt2_rxuserrdy_i),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txpmaresetdone_out(gt2_txpmaresetdone_i),
        .gt2_txuserrdy_in(gt2_txuserrdy_i),
        .soft_reset_rx_in(soft_reset_rx_in),
        .sysclk_in(sysclk_in));
  gtp_gtp_TX_STARTUP_FSM_3 gt2_txresetfsm_i
       (.gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt2_gttxreset_in(gt2_gttxreset_i),
        .gt2_tx_fsm_reset_done_out(gt2_tx_fsm_reset_done_out),
        .gt2_tx_mmcm_lock_in(gt2_tx_mmcm_lock_in),
        .gt2_tx_mmcm_reset_out(gt2_tx_mmcm_reset_out),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txuserrdy_in(gt2_txuserrdy_i),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .soft_reset_tx_in(soft_reset_tx_in),
        .sysclk_in(sysclk_in));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gt3_rx_cdrlock_counter[0]_i_1 
       (.I0(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .O(gt3_rx_cdrlock_counter[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[10]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[12]_i_2_n_6 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[11]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[12]_i_2_n_5 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[11]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[12]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[12]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[12]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[12] ),
        .O(\gt3_rx_cdrlock_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[12]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[11] ),
        .O(\gt3_rx_cdrlock_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[12]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[10] ),
        .O(\gt3_rx_cdrlock_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[12]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt3_rx_cdrlock_counter[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[13]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[16]_i_2_n_7 ),
        .O(gt3_rx_cdrlock_counter[13]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[14]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[16]_i_2_n_6 ),
        .O(gt3_rx_cdrlock_counter[14]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[15]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[16]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[15]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[16]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[16]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[16]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt3_rx_cdrlock_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[16]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[15] ),
        .O(\gt3_rx_cdrlock_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[16]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[14] ),
        .O(\gt3_rx_cdrlock_counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[16]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[13] ),
        .O(\gt3_rx_cdrlock_counter[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[17]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[20]_i_2_n_7 ),
        .O(gt3_rx_cdrlock_counter[17]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[18]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[20]_i_2_n_6 ),
        .O(gt3_rx_cdrlock_counter[18]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[19]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[20]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[19]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[1]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[4]_i_2_n_7 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[1]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[20]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[20]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[20]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt3_rx_cdrlock_counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[20]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[19] ),
        .O(\gt3_rx_cdrlock_counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[20]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[18] ),
        .O(\gt3_rx_cdrlock_counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[20]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[17] ),
        .O(\gt3_rx_cdrlock_counter[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[21]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[24]_i_2_n_7 ),
        .O(gt3_rx_cdrlock_counter[21]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[22]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[24]_i_2_n_6 ),
        .O(gt3_rx_cdrlock_counter[22]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[23]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[24]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[23]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[24]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[24]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[24]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt3_rx_cdrlock_counter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[24]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[23] ),
        .O(\gt3_rx_cdrlock_counter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[24]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[22] ),
        .O(\gt3_rx_cdrlock_counter[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[24]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[21] ),
        .O(\gt3_rx_cdrlock_counter[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[25]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[28]_i_2_n_7 ),
        .O(gt3_rx_cdrlock_counter[25]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[26]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[28]_i_2_n_6 ),
        .O(gt3_rx_cdrlock_counter[26]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[27]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[28]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[27]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[28]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[28]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[28]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt3_rx_cdrlock_counter[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[28]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[27] ),
        .O(\gt3_rx_cdrlock_counter[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[28]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[26] ),
        .O(\gt3_rx_cdrlock_counter[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[28]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[25] ),
        .O(\gt3_rx_cdrlock_counter[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[29]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[31]_i_5_n_7 ),
        .O(gt3_rx_cdrlock_counter[29]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[2]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[4]_i_2_n_6 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[2]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[30]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[31]_i_5_n_6 ),
        .O(gt3_rx_cdrlock_counter[30]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[31]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[31]_i_5_n_5 ),
        .O(gt3_rx_cdrlock_counter[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt3_rx_cdrlock_counter[31]_i_10 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[27] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[26] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[29] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[31]_i_11 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[31] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[31]_i_12 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[30] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[31]_i_13 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[29] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \gt3_rx_cdrlock_counter[31]_i_2 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[12] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[13] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[10] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[11] ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_6_n_0 ),
        .O(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \gt3_rx_cdrlock_counter[31]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[4] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[5] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[3] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[2] ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_7_n_0 ),
        .O(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \gt3_rx_cdrlock_counter[31]_i_4 
       (.I0(\gt3_rx_cdrlock_counter[31]_i_8_n_0 ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_9_n_0 ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[31] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[30] ),
        .I4(\gt3_rx_cdrlock_counter_reg_n_0_[1] ),
        .I5(\gt3_rx_cdrlock_counter[31]_i_10_n_0 ),
        .O(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt3_rx_cdrlock_counter[31]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[15] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[14] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[17] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gt3_rx_cdrlock_counter[31]_i_7 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[7] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[6] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[8] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[9] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt3_rx_cdrlock_counter[31]_i_8 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[23] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[22] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[25] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gt3_rx_cdrlock_counter[31]_i_9 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[19] ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[18] ),
        .I2(\gt3_rx_cdrlock_counter_reg_n_0_[21] ),
        .I3(\gt3_rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\gt3_rx_cdrlock_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[3]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[4]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[3]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[4]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[4]_i_2_n_4 ),
        .O(gt3_rx_cdrlock_counter[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[4]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[4] ),
        .O(\gt3_rx_cdrlock_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[4]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[3] ),
        .O(\gt3_rx_cdrlock_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[4]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[2] ),
        .O(\gt3_rx_cdrlock_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[4]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[1] ),
        .O(\gt3_rx_cdrlock_counter[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[5]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[8]_i_2_n_7 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[5]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[6]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[8]_i_2_n_6 ),
        .O(gt3_rx_cdrlock_counter[6]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[7]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[8]_i_2_n_5 ),
        .O(gt3_rx_cdrlock_counter[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \gt3_rx_cdrlock_counter[8]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg[8]_i_2_n_4 ),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlock_counter[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[8]_i_3 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[8] ),
        .O(\gt3_rx_cdrlock_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[8]_i_4 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[7] ),
        .O(\gt3_rx_cdrlock_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[8]_i_5 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[6] ),
        .O(\gt3_rx_cdrlock_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gt3_rx_cdrlock_counter[8]_i_6 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[5] ),
        .O(\gt3_rx_cdrlock_counter[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \gt3_rx_cdrlock_counter[9]_i_1 
       (.I0(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I1(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .I4(\gt3_rx_cdrlock_counter_reg[12]_i_2_n_7 ),
        .O(gt3_rx_cdrlock_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[0] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[0]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[10] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[10]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[10] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[11] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[11]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[11] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[12] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[12]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[12] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[12]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[8]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[12]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[12]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[12]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[12]_i_3_n_0 ,\gt3_rx_cdrlock_counter[12]_i_4_n_0 ,\gt3_rx_cdrlock_counter[12]_i_5_n_0 ,\gt3_rx_cdrlock_counter[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[13] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[13]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[13] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[14] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[14]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[14] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[15] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[15]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[15] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[16] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[16]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[16] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[16]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[12]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[16]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[16]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[16]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[16]_i_3_n_0 ,\gt3_rx_cdrlock_counter[16]_i_4_n_0 ,\gt3_rx_cdrlock_counter[16]_i_5_n_0 ,\gt3_rx_cdrlock_counter[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[17] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[17]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[17] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[18] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[18]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[18] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[19] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[19]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[19] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[1] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[1]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[1] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[20] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[20]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[20] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[20]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[16]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[20]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[20]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[20]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[20]_i_3_n_0 ,\gt3_rx_cdrlock_counter[20]_i_4_n_0 ,\gt3_rx_cdrlock_counter[20]_i_5_n_0 ,\gt3_rx_cdrlock_counter[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[21] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[21]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[21] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[22] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[22]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[22] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[23] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[23]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[23] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[24] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[24]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[24] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[24]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[20]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[24]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[24]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[24]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[24]_i_3_n_0 ,\gt3_rx_cdrlock_counter[24]_i_4_n_0 ,\gt3_rx_cdrlock_counter[24]_i_5_n_0 ,\gt3_rx_cdrlock_counter[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[25] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[25]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[25] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[26] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[26]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[26] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[27] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[27]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[27] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[28] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[28]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[28] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[28]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[24]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[28]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[28]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[28]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[28]_i_3_n_0 ,\gt3_rx_cdrlock_counter[28]_i_4_n_0 ,\gt3_rx_cdrlock_counter[28]_i_5_n_0 ,\gt3_rx_cdrlock_counter[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[29] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[29]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[29] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[2] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[2]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[2] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[30] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[30]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[30] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[31] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[31]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[31] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[31]_i_5 
       (.CI(\gt3_rx_cdrlock_counter_reg[28]_i_2_n_0 ),
        .CO({\NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED [3:2],\gt3_rx_cdrlock_counter_reg[31]_i_5_n_2 ,\gt3_rx_cdrlock_counter_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED [3],\gt3_rx_cdrlock_counter_reg[31]_i_5_n_5 ,\gt3_rx_cdrlock_counter_reg[31]_i_5_n_6 ,\gt3_rx_cdrlock_counter_reg[31]_i_5_n_7 }),
        .S({1'b0,\gt3_rx_cdrlock_counter[31]_i_11_n_0 ,\gt3_rx_cdrlock_counter[31]_i_12_n_0 ,\gt3_rx_cdrlock_counter[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[3] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[3]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[3] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[4] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[4]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[4] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gt3_rx_cdrlock_counter_reg[4]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[4]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[4]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[4]_i_3_n_0 ,\gt3_rx_cdrlock_counter[4]_i_4_n_0 ,\gt3_rx_cdrlock_counter[4]_i_5_n_0 ,\gt3_rx_cdrlock_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[5] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[5]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[5] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[6] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[6]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[6] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[7] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[7]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[7] ),
        .R(gt3_gtrxreset_i));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[8] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[8]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[8] ),
        .R(gt3_gtrxreset_i));
  CARRY4 \gt3_rx_cdrlock_counter_reg[8]_i_2 
       (.CI(\gt3_rx_cdrlock_counter_reg[4]_i_2_n_0 ),
        .CO({\gt3_rx_cdrlock_counter_reg[8]_i_2_n_0 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_1 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_2 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gt3_rx_cdrlock_counter_reg[8]_i_2_n_4 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_5 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_6 ,\gt3_rx_cdrlock_counter_reg[8]_i_2_n_7 }),
        .S({\gt3_rx_cdrlock_counter[8]_i_3_n_0 ,\gt3_rx_cdrlock_counter[8]_i_4_n_0 ,\gt3_rx_cdrlock_counter[8]_i_5_n_0 ,\gt3_rx_cdrlock_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[9] 
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlock_counter[9]),
        .Q(\gt3_rx_cdrlock_counter_reg_n_0_[9] ),
        .R(gt3_gtrxreset_i));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    gt3_rx_cdrlocked_i_1
       (.I0(gt3_rx_cdrlocked_reg_n_0),
        .I1(\gt3_rx_cdrlock_counter_reg_n_0_[0] ),
        .I2(\gt3_rx_cdrlock_counter[31]_i_2_n_0 ),
        .I3(\gt3_rx_cdrlock_counter[31]_i_3_n_0 ),
        .I4(\gt3_rx_cdrlock_counter[31]_i_4_n_0 ),
        .O(gt3_rx_cdrlocked_i_1_n_0));
  FDRE gt3_rx_cdrlocked_reg
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_cdrlocked_i_1_n_0),
        .Q(gt3_rx_cdrlocked_reg_n_0),
        .R(gt3_gtrxreset_i));
  gtp_gtp_RX_STARTUP_FSM_4 gt3_rxresetfsm_i
       (.SR(gt3_gtrxreset_i),
        .dont_reset_on_data_error_in(dont_reset_on_data_error_in),
        .gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_txoutclk_i2(gt0_txoutclk_i2),
        .gt3_data_valid_in(gt3_data_valid_in),
        .gt3_rx_cdrlocked_reg(gt3_rx_cdrlocked_reg_n_0),
        .gt3_rx_fsm_reset_done_out(gt3_rx_fsm_reset_done_out),
        .gt3_rx_mmcm_lock_in(gt3_rx_mmcm_lock_in),
        .gt3_rx_mmcm_reset_out(gt3_rx_mmcm_reset_out),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxuserrdy_in(gt3_rxuserrdy_i),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txpmaresetdone_out(gt3_txpmaresetdone_i),
        .gt3_txuserrdy_in(gt3_txuserrdy_i),
        .soft_reset_rx_in(soft_reset_rx_in),
        .sysclk_in(sysclk_in));
  gtp_gtp_TX_STARTUP_FSM_5 gt3_txresetfsm_i
       (.gt0_pll0lock_in(gt0_pll0lock_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt3_gttxreset_in(gt3_gttxreset_i),
        .gt3_tx_fsm_reset_done_out(gt3_tx_fsm_reset_done_out),
        .gt3_tx_mmcm_lock_in(gt3_tx_mmcm_lock_in),
        .gt3_tx_mmcm_reset_out(gt3_tx_mmcm_reset_out),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txuserrdy_in(gt3_txuserrdy_i),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .soft_reset_tx_in(soft_reset_tx_in),
        .sysclk_in(sysclk_in));
  (* CORE_GENERATION_INFO = "gtp_multi_gt,gtwizard_v3_6_1,{protocol_file=aurora_8b10b_single_lane_4byte}" *) 
  gtp_gtp_multi_gt gtp_i
       (.AR(AR),
        .SR(gt0_gtrxreset_i),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drp_busy_out(gt0_drp_busy_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtprxn_in(gt0_gtprxn_in),
        .gt0_gtprxp_in(gt0_gtprxp_in),
        .gt0_gtptxn_out(gt0_gtptxn_out),
        .gt0_gtptxp_out(gt0_gtptxp_out),
        .gt0_gttxreset_in(gt0_gttxreset_i),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxcdrovrden_in(gt0_rxcdrovrden_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxclkcorcnt_out(gt0_rxclkcorcnt_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmhfhold_in(gt0_rxlpmhfhold_in),
        .gt0_rxlpmhfovrden_in(gt0_rxlpmhfovrden_in),
        .gt0_rxlpmlfhold_in(gt0_rxlpmlfhold_in),
        .gt0_rxlpmreset_in(gt0_rxlpmreset_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxuserrdy_in(gt0_rxuserrdy_i),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txchardispmode_in(gt0_txchardispmode_in),
        .gt0_txchardispval_in(gt0_txchardispval_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txmaincursor_in(gt0_txmaincursor_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpmaresetdone_out(gt0_txpmaresetdone_i),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txuserrdy_in(gt0_txuserrdy_i),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drp_busy_out(gt1_drp_busy_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtprxn_in(gt1_gtprxn_in),
        .gt1_gtprxp_in(gt1_gtprxp_in),
        .gt1_gtptxn_out(gt1_gtptxn_out),
        .gt1_gtptxp_out(gt1_gtptxp_out),
        .gt1_gttxreset_in(gt1_gttxreset_i),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxcdrovrden_in(gt1_rxcdrovrden_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxclkcorcnt_out(gt1_rxclkcorcnt_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmhfhold_in(gt1_rxlpmhfhold_in),
        .gt1_rxlpmhfovrden_in(gt1_rxlpmhfovrden_in),
        .gt1_rxlpmlfhold_in(gt1_rxlpmlfhold_in),
        .gt1_rxlpmreset_in(gt1_rxlpmreset_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxuserrdy_in(gt1_rxuserrdy_i),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txchardispmode_in(gt1_txchardispmode_in),
        .gt1_txchardispval_in(gt1_txchardispval_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txmaincursor_in(gt1_txmaincursor_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpmaresetdone_out(gt1_txpmaresetdone_i),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txuserrdy_in(gt1_txuserrdy_i),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drp_busy_out(gt2_drp_busy_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtprxn_in(gt2_gtprxn_in),
        .gt2_gtprxp_in(gt2_gtprxp_in),
        .gt2_gtptxn_out(gt2_gtptxn_out),
        .gt2_gtptxp_out(gt2_gtptxp_out),
        .gt2_gttxreset_in(gt2_gttxreset_i),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxcdrovrden_in(gt2_rxcdrovrden_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxclkcorcnt_out(gt2_rxclkcorcnt_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmhfhold_in(gt2_rxlpmhfhold_in),
        .gt2_rxlpmhfovrden_in(gt2_rxlpmhfovrden_in),
        .gt2_rxlpmlfhold_in(gt2_rxlpmlfhold_in),
        .gt2_rxlpmreset_in(gt2_rxlpmreset_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxuserrdy_in(gt2_rxuserrdy_i),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txchardispmode_in(gt2_txchardispmode_in),
        .gt2_txchardispval_in(gt2_txchardispval_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txmaincursor_in(gt2_txmaincursor_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpmaresetdone_out(gt2_txpmaresetdone_i),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txuserrdy_in(gt2_txuserrdy_i),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drp_busy_out(gt3_drp_busy_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtprxn_in(gt3_gtprxn_in),
        .gt3_gtprxp_in(gt3_gtprxp_in),
        .gt3_gtptxn_out(gt3_gtptxn_out),
        .gt3_gtptxp_out(gt3_gtptxp_out),
        .gt3_gttxreset_in(gt3_gttxreset_i),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxcdrovrden_in(gt3_rxcdrovrden_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxclkcorcnt_out(gt3_rxclkcorcnt_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmhfhold_in(gt3_rxlpmhfhold_in),
        .gt3_rxlpmhfovrden_in(gt3_rxlpmhfovrden_in),
        .gt3_rxlpmlfhold_in(gt3_rxlpmlfhold_in),
        .gt3_rxlpmreset_in(gt3_rxlpmreset_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxuserrdy_in(gt3_rxuserrdy_i),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txchardispmode_in(gt3_txchardispmode_in),
        .gt3_txchardispval_in(gt3_txchardispval_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txmaincursor_in(gt3_txmaincursor_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpmaresetdone_out(gt3_txpmaresetdone_i),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txuserrdy_in(gt3_txuserrdy_i),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gtrxreset_i_reg(gt1_gtrxreset_i),
        .gtrxreset_i_reg_0(gt2_gtrxreset_i),
        .gtrxreset_i_reg_1(gt3_gtrxreset_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG txout0_buf
       (.I(gt0_txoutclk_out),
        .O(gt0_txoutclk_i2));
endmodule

(* ORIG_REF_NAME = "gtp_multi_gt" *) 
module gtp_gtp_multi_gt
   (gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gtptxn_out,
    gt0_gtptxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxoutclkfabric_out,
    gt0_rxprbserr_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txpmaresetdone_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    gt0_drpdo_out,
    gt0_rxclkcorcnt_out,
    gt0_txbufstatus_out,
    gt0_rxbufstatus_out,
    gt0_rxdata_out,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gtptxn_out,
    gt1_gtptxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxoutclkfabric_out,
    gt1_rxprbserr_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txpmaresetdone_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    gt1_drpdo_out,
    gt1_rxclkcorcnt_out,
    gt1_txbufstatus_out,
    gt1_rxbufstatus_out,
    gt1_rxdata_out,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gtptxn_out,
    gt2_gtptxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxoutclkfabric_out,
    gt2_rxprbserr_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txpmaresetdone_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    gt2_drpdo_out,
    gt2_rxclkcorcnt_out,
    gt2_txbufstatus_out,
    gt2_rxbufstatus_out,
    gt2_rxdata_out,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gtptxn_out,
    gt3_gtptxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxoutclkfabric_out,
    gt3_rxprbserr_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txpmaresetdone_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    gt3_drpdo_out,
    gt3_rxclkcorcnt_out,
    gt3_txbufstatus_out,
    gt3_rxbufstatus_out,
    gt3_rxdata_out,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt0_drp_busy_out,
    gt1_drp_busy_out,
    gt2_drp_busy_out,
    gt3_drp_busy_out,
    gt0_drpclk_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gtprxn_in,
    gt0_gtprxp_in,
    gt0_gttxreset_in,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    gt0_rxbufreset_in,
    gt0_rxcdrhold_in,
    gt0_rxcdrovrden_in,
    gt0_rxlpmhfhold_in,
    gt0_rxlpmhfovrden_in,
    gt0_rxlpmlfhold_in,
    gt0_rxlpmreset_in,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpcsreset_in,
    gt0_rxpolarity_in,
    gt0_rxprbscntreset_in,
    gt0_rxuserrdy_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txpolarity_in,
    gt0_txprbsforceerr_in,
    gt0_txuserrdy_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_loopback_in,
    gt0_rxprbssel_in,
    gt0_txprbssel_in,
    gt0_txdata_in,
    gt0_txchardispmode_in,
    gt0_txchardispval_in,
    gt0_txcharisk_in,
    gt0_txdiffctrl_in,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_txmaincursor_in,
    AR,
    gt1_drpclk_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gtprxn_in,
    gt1_gtprxp_in,
    gt1_gttxreset_in,
    gt1_rxbufreset_in,
    gt1_rxcdrhold_in,
    gt1_rxcdrovrden_in,
    gt1_rxlpmhfhold_in,
    gt1_rxlpmhfovrden_in,
    gt1_rxlpmlfhold_in,
    gt1_rxlpmreset_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpcsreset_in,
    gt1_rxpolarity_in,
    gt1_rxprbscntreset_in,
    gt1_rxuserrdy_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txpolarity_in,
    gt1_txprbsforceerr_in,
    gt1_txuserrdy_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_loopback_in,
    gt1_rxprbssel_in,
    gt1_txprbssel_in,
    gt1_txdata_in,
    gt1_txchardispmode_in,
    gt1_txchardispval_in,
    gt1_txcharisk_in,
    gt1_txdiffctrl_in,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_txmaincursor_in,
    gt2_drpclk_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gtprxn_in,
    gt2_gtprxp_in,
    gt2_gttxreset_in,
    gt2_rxbufreset_in,
    gt2_rxcdrhold_in,
    gt2_rxcdrovrden_in,
    gt2_rxlpmhfhold_in,
    gt2_rxlpmhfovrden_in,
    gt2_rxlpmlfhold_in,
    gt2_rxlpmreset_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpcsreset_in,
    gt2_rxpolarity_in,
    gt2_rxprbscntreset_in,
    gt2_rxuserrdy_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txpolarity_in,
    gt2_txprbsforceerr_in,
    gt2_txuserrdy_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_loopback_in,
    gt2_rxprbssel_in,
    gt2_txprbssel_in,
    gt2_txdata_in,
    gt2_txchardispmode_in,
    gt2_txchardispval_in,
    gt2_txcharisk_in,
    gt2_txdiffctrl_in,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_txmaincursor_in,
    gt3_drpclk_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gtprxn_in,
    gt3_gtprxp_in,
    gt3_gttxreset_in,
    gt3_rxbufreset_in,
    gt3_rxcdrhold_in,
    gt3_rxcdrovrden_in,
    gt3_rxlpmhfhold_in,
    gt3_rxlpmhfovrden_in,
    gt3_rxlpmlfhold_in,
    gt3_rxlpmreset_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpcsreset_in,
    gt3_rxpolarity_in,
    gt3_rxprbscntreset_in,
    gt3_rxuserrdy_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txpolarity_in,
    gt3_txprbsforceerr_in,
    gt3_txuserrdy_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_loopback_in,
    gt3_rxprbssel_in,
    gt3_txprbssel_in,
    gt3_txdata_in,
    gt3_txchardispmode_in,
    gt3_txchardispval_in,
    gt3_txcharisk_in,
    gt3_txdiffctrl_in,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_txmaincursor_in,
    SR,
    gt0_rxpmareset_in,
    gtrxreset_i_reg,
    gt1_rxpmareset_in,
    gtrxreset_i_reg_0,
    gt2_rxpmareset_in,
    gtrxreset_i_reg_1,
    gt3_rxpmareset_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_drpaddr_in,
    gt0_drpdi_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_drpaddr_in,
    gt1_drpdi_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_drpaddr_in,
    gt2_drpdi_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_drpaddr_in,
    gt3_drpdi_in);
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gtptxn_out;
  output gt0_gtptxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output gt0_rxoutclkfabric_out;
  output gt0_rxprbserr_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txpmaresetdone_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]gt0_drpdo_out;
  output [1:0]gt0_rxclkcorcnt_out;
  output [1:0]gt0_txbufstatus_out;
  output [2:0]gt0_rxbufstatus_out;
  output [31:0]gt0_rxdata_out;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gtptxn_out;
  output gt1_gtptxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output gt1_rxoutclkfabric_out;
  output gt1_rxprbserr_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txpmaresetdone_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]gt1_drpdo_out;
  output [1:0]gt1_rxclkcorcnt_out;
  output [1:0]gt1_txbufstatus_out;
  output [2:0]gt1_rxbufstatus_out;
  output [31:0]gt1_rxdata_out;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gtptxn_out;
  output gt2_gtptxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output gt2_rxoutclkfabric_out;
  output gt2_rxprbserr_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txpmaresetdone_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]gt2_drpdo_out;
  output [1:0]gt2_rxclkcorcnt_out;
  output [1:0]gt2_txbufstatus_out;
  output [2:0]gt2_rxbufstatus_out;
  output [31:0]gt2_rxdata_out;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gtptxn_out;
  output gt3_gtptxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output gt3_rxoutclkfabric_out;
  output gt3_rxprbserr_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txpmaresetdone_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]gt3_drpdo_out;
  output [1:0]gt3_rxclkcorcnt_out;
  output [1:0]gt3_txbufstatus_out;
  output [2:0]gt3_rxbufstatus_out;
  output [31:0]gt3_rxdata_out;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt0_drp_busy_out;
  output gt1_drp_busy_out;
  output gt2_drp_busy_out;
  output gt3_drp_busy_out;
  input gt0_drpclk_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gtprxn_in;
  input gt0_gtprxp_in;
  input gt0_gttxreset_in;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input gt0_rxbufreset_in;
  input gt0_rxcdrhold_in;
  input gt0_rxcdrovrden_in;
  input gt0_rxlpmhfhold_in;
  input gt0_rxlpmhfovrden_in;
  input gt0_rxlpmlfhold_in;
  input gt0_rxlpmreset_in;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpolarity_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxuserrdy_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input gt0_txpolarity_in;
  input gt0_txprbsforceerr_in;
  input gt0_txuserrdy_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input [2:0]gt0_loopback_in;
  input [2:0]gt0_rxprbssel_in;
  input [2:0]gt0_txprbssel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txchardispmode_in;
  input [3:0]gt0_txchardispval_in;
  input [3:0]gt0_txcharisk_in;
  input [3:0]gt0_txdiffctrl_in;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input [6:0]gt0_txmaincursor_in;
  input [0:0]AR;
  input gt1_drpclk_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gtprxn_in;
  input gt1_gtprxp_in;
  input gt1_gttxreset_in;
  input gt1_rxbufreset_in;
  input gt1_rxcdrhold_in;
  input gt1_rxcdrovrden_in;
  input gt1_rxlpmhfhold_in;
  input gt1_rxlpmhfovrden_in;
  input gt1_rxlpmlfhold_in;
  input gt1_rxlpmreset_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpolarity_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxuserrdy_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt1_txpolarity_in;
  input gt1_txprbsforceerr_in;
  input gt1_txuserrdy_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input [2:0]gt1_loopback_in;
  input [2:0]gt1_rxprbssel_in;
  input [2:0]gt1_txprbssel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txchardispmode_in;
  input [3:0]gt1_txchardispval_in;
  input [3:0]gt1_txcharisk_in;
  input [3:0]gt1_txdiffctrl_in;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input [6:0]gt1_txmaincursor_in;
  input gt2_drpclk_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gtprxn_in;
  input gt2_gtprxp_in;
  input gt2_gttxreset_in;
  input gt2_rxbufreset_in;
  input gt2_rxcdrhold_in;
  input gt2_rxcdrovrden_in;
  input gt2_rxlpmhfhold_in;
  input gt2_rxlpmhfovrden_in;
  input gt2_rxlpmlfhold_in;
  input gt2_rxlpmreset_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpolarity_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxuserrdy_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt2_txpolarity_in;
  input gt2_txprbsforceerr_in;
  input gt2_txuserrdy_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input [2:0]gt2_loopback_in;
  input [2:0]gt2_rxprbssel_in;
  input [2:0]gt2_txprbssel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txchardispmode_in;
  input [3:0]gt2_txchardispval_in;
  input [3:0]gt2_txcharisk_in;
  input [3:0]gt2_txdiffctrl_in;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input [6:0]gt2_txmaincursor_in;
  input gt3_drpclk_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gtprxn_in;
  input gt3_gtprxp_in;
  input gt3_gttxreset_in;
  input gt3_rxbufreset_in;
  input gt3_rxcdrhold_in;
  input gt3_rxcdrovrden_in;
  input gt3_rxlpmhfhold_in;
  input gt3_rxlpmhfovrden_in;
  input gt3_rxlpmlfhold_in;
  input gt3_rxlpmreset_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpolarity_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxuserrdy_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt3_txpolarity_in;
  input gt3_txprbsforceerr_in;
  input gt3_txuserrdy_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input [2:0]gt3_loopback_in;
  input [2:0]gt3_rxprbssel_in;
  input [2:0]gt3_txprbssel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txchardispmode_in;
  input [3:0]gt3_txchardispval_in;
  input [3:0]gt3_txcharisk_in;
  input [3:0]gt3_txdiffctrl_in;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input [6:0]gt3_txmaincursor_in;
  input [0:0]SR;
  input gt0_rxpmareset_in;
  input [0:0]gtrxreset_i_reg;
  input gt1_rxpmareset_in;
  input [0:0]gtrxreset_i_reg_0;
  input gt2_rxpmareset_in;
  input [0:0]gtrxreset_i_reg_1;
  input gt3_rxpmareset_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [8:0]gt0_drpaddr_in;
  input [15:0]gt0_drpdi_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [8:0]gt1_drpaddr_in;
  input [15:0]gt1_drpdi_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [8:0]gt2_drpaddr_in;
  input [15:0]gt2_drpdi_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input [8:0]gt3_drpaddr_in;
  input [15:0]gt3_drpdi_in;

  wire [0:0]AR;
  wire [0:0]SR;
  wire [14:0]gt0_dmonitorout_out;
  wire gt0_drp_busy_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtprxn_in;
  wire gt0_gtprxp_in;
  wire gt0_gtptxn_out;
  wire gt0_gtptxp_out;
  wire gt0_gttxreset_in;
  wire [2:0]gt0_loopback_in;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire gt0_rxcdrovrden_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [1:0]gt0_rxclkcorcnt_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmhfhold_in;
  wire gt0_rxlpmhfovrden_in;
  wire gt0_rxlpmlfhold_in;
  wire gt0_rxlpmreset_in;
  wire gt0_rxmcommaalignen_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxuserrdy_in;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txchardispmode_in;
  wire [3:0]gt0_txchardispval_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire [6:0]gt0_txmaincursor_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpmaresetdone_out;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire gt0_txuserrdy_in;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire gt1_drp_busy_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtprxn_in;
  wire gt1_gtprxp_in;
  wire gt1_gtptxn_out;
  wire gt1_gtptxp_out;
  wire gt1_gttxreset_in;
  wire [2:0]gt1_loopback_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire gt1_rxcdrovrden_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [1:0]gt1_rxclkcorcnt_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmhfhold_in;
  wire gt1_rxlpmhfovrden_in;
  wire gt1_rxlpmlfhold_in;
  wire gt1_rxlpmreset_in;
  wire gt1_rxmcommaalignen_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxuserrdy_in;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txchardispmode_in;
  wire [3:0]gt1_txchardispval_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire [6:0]gt1_txmaincursor_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpmaresetdone_out;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire gt1_txuserrdy_in;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire gt2_drp_busy_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtprxn_in;
  wire gt2_gtprxp_in;
  wire gt2_gtptxn_out;
  wire gt2_gtptxp_out;
  wire gt2_gttxreset_in;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire gt2_rxcdrovrden_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [1:0]gt2_rxclkcorcnt_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmhfhold_in;
  wire gt2_rxlpmhfovrden_in;
  wire gt2_rxlpmlfhold_in;
  wire gt2_rxlpmreset_in;
  wire gt2_rxmcommaalignen_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxuserrdy_in;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txchardispmode_in;
  wire [3:0]gt2_txchardispval_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire [6:0]gt2_txmaincursor_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpmaresetdone_out;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire gt2_txuserrdy_in;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire gt3_drp_busy_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtprxn_in;
  wire gt3_gtprxp_in;
  wire gt3_gtptxn_out;
  wire gt3_gtptxp_out;
  wire gt3_gttxreset_in;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire gt3_rxcdrovrden_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [1:0]gt3_rxclkcorcnt_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmhfhold_in;
  wire gt3_rxlpmhfovrden_in;
  wire gt3_rxlpmlfhold_in;
  wire gt3_rxlpmreset_in;
  wire gt3_rxmcommaalignen_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxuserrdy_in;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txchardispmode_in;
  wire [3:0]gt3_txchardispval_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire [6:0]gt3_txmaincursor_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpmaresetdone_out;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire gt3_txuserrdy_in;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire [0:0]gtrxreset_i_reg;
  wire [0:0]gtrxreset_i_reg_0;
  wire [0:0]gtrxreset_i_reg_1;

  gtp_gtp_GT gt0_gtp_i
       (.AR(AR),
        .D(gt0_drpdo_out),
        .SR(SR),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drp_busy_out(gt0_drp_busy_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtprxn_in(gt0_gtprxn_in),
        .gt0_gtprxp_in(gt0_gtprxp_in),
        .gt0_gtptxn_out(gt0_gtptxn_out),
        .gt0_gtptxp_out(gt0_gtptxp_out),
        .gt0_gttxreset_in(gt0_gttxreset_in),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxcdrovrden_in(gt0_rxcdrovrden_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxclkcorcnt_out(gt0_rxclkcorcnt_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmhfhold_in(gt0_rxlpmhfhold_in),
        .gt0_rxlpmhfovrden_in(gt0_rxlpmhfovrden_in),
        .gt0_rxlpmlfhold_in(gt0_rxlpmlfhold_in),
        .gt0_rxlpmreset_in(gt0_rxlpmreset_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxuserrdy_in(gt0_rxuserrdy_in),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txchardispmode_in(gt0_txchardispmode_in),
        .gt0_txchardispval_in(gt0_txchardispval_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txmaincursor_in(gt0_txmaincursor_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpmaresetdone_out(gt0_txpmaresetdone_out),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txuserrdy_in(gt0_txuserrdy_in),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  gtp_gtp_GT_6 gt1_gtp_i
       (.AR(AR),
        .D(gt1_drpdo_out),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drp_busy_out(gt1_drp_busy_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtprxn_in(gt1_gtprxn_in),
        .gt1_gtprxp_in(gt1_gtprxp_in),
        .gt1_gtptxn_out(gt1_gtptxn_out),
        .gt1_gtptxp_out(gt1_gtptxp_out),
        .gt1_gttxreset_in(gt1_gttxreset_in),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxcdrovrden_in(gt1_rxcdrovrden_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxclkcorcnt_out(gt1_rxclkcorcnt_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmhfhold_in(gt1_rxlpmhfhold_in),
        .gt1_rxlpmhfovrden_in(gt1_rxlpmhfovrden_in),
        .gt1_rxlpmlfhold_in(gt1_rxlpmlfhold_in),
        .gt1_rxlpmreset_in(gt1_rxlpmreset_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxuserrdy_in(gt1_rxuserrdy_in),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txchardispmode_in(gt1_txchardispmode_in),
        .gt1_txchardispval_in(gt1_txchardispval_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txmaincursor_in(gt1_txmaincursor_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpmaresetdone_out(gt1_txpmaresetdone_out),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txuserrdy_in(gt1_txuserrdy_in),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gtrxreset_i_reg(gtrxreset_i_reg));
  gtp_gtp_GT_7 gt2_gtp_i
       (.AR(AR),
        .D(gt2_drpdo_out),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drp_busy_out(gt2_drp_busy_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtprxn_in(gt2_gtprxn_in),
        .gt2_gtprxp_in(gt2_gtprxp_in),
        .gt2_gtptxn_out(gt2_gtptxn_out),
        .gt2_gtptxp_out(gt2_gtptxp_out),
        .gt2_gttxreset_in(gt2_gttxreset_in),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxcdrovrden_in(gt2_rxcdrovrden_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxclkcorcnt_out(gt2_rxclkcorcnt_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmhfhold_in(gt2_rxlpmhfhold_in),
        .gt2_rxlpmhfovrden_in(gt2_rxlpmhfovrden_in),
        .gt2_rxlpmlfhold_in(gt2_rxlpmlfhold_in),
        .gt2_rxlpmreset_in(gt2_rxlpmreset_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxuserrdy_in(gt2_rxuserrdy_in),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txchardispmode_in(gt2_txchardispmode_in),
        .gt2_txchardispval_in(gt2_txchardispval_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txmaincursor_in(gt2_txmaincursor_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpmaresetdone_out(gt2_txpmaresetdone_out),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txuserrdy_in(gt2_txuserrdy_in),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gtrxreset_i_reg(gtrxreset_i_reg_0));
  gtp_gtp_GT_8 gt3_gtp_i
       (.AR(AR),
        .D(gt3_drpdo_out),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drp_busy_out(gt3_drp_busy_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtprxn_in(gt3_gtprxn_in),
        .gt3_gtprxp_in(gt3_gtprxp_in),
        .gt3_gtptxn_out(gt3_gtptxn_out),
        .gt3_gtptxp_out(gt3_gtptxp_out),
        .gt3_gttxreset_in(gt3_gttxreset_in),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxcdrovrden_in(gt3_rxcdrovrden_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxclkcorcnt_out(gt3_rxclkcorcnt_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmhfhold_in(gt3_rxlpmhfhold_in),
        .gt3_rxlpmhfovrden_in(gt3_rxlpmhfovrden_in),
        .gt3_rxlpmlfhold_in(gt3_rxlpmlfhold_in),
        .gt3_rxlpmreset_in(gt3_rxlpmreset_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxuserrdy_in(gt3_rxuserrdy_in),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txchardispmode_in(gt3_txchardispmode_in),
        .gt3_txchardispval_in(gt3_txchardispval_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txmaincursor_in(gt3_txmaincursor_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpmaresetdone_out(gt3_txpmaresetdone_out),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txuserrdy_in(gt3_txuserrdy_in),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gtrxreset_i_reg(gtrxreset_i_reg_1));
endmodule

(* ORIG_REF_NAME = "gtp_rxpmarst_seq" *) 
module gtp_gtp_rxpmarst_seq
   (rxpmareset_out,
    out,
    data_sync_reg1,
    drp_busy_i2_reg,
    Q,
    p_0_in,
    drpwe_pma_t,
    gt3_rxpmareset_in,
    gt3_drpclk_in,
    AR,
    drp_busy_i1,
    drp_op_done,
    gtrxreset_o_reg,
    data_in,
    D);
  output rxpmareset_out;
  output [3:0]out;
  output data_sync_reg1;
  output drp_busy_i2_reg;
  output [15:0]Q;
  output p_0_in;
  output drpwe_pma_t;
  input gt3_rxpmareset_in;
  input gt3_drpclk_in;
  input [0:0]AR;
  input drp_busy_i1;
  input drp_op_done;
  input gtrxreset_o_reg;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire \FSM_sequential_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_state[3]_i_1__2_n_0 ;
  wire [15:0]Q;
  wire data_in;
  wire data_sync_reg1;
  wire drp_busy_i1;
  wire drp_busy_i2_reg;
  wire drp_op_done;
  wire drpwe_pma_t;
  wire flag_i_1__6_n_0;
  wire flag_reg_n_0;
  wire gt3_drpclk_in;
  wire gt3_rxpmareset_in;
  wire gtrxreset_o_reg;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [3:0]out;
  wire p_0_in;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmareset_i;
  wire rxpmareset_out;
  wire rxpmareset_s_reg_n_0;
  wire rxpmareset_ss;
  wire sync_RXPMARESETDONE_n_0;
  wire sync_RXPMARESETDONE_n_1;

  LUT5 #(
    .INIT(32'h00007FC0)) 
    \FSM_sequential_state[2]_i_1__2 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(\FSM_sequential_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000300000)) 
    \FSM_sequential_state[3]_i_1__2 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(rxpmareset_ss),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\FSM_sequential_state[3]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_1),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_0),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1__2_n_0 ),
        .Q(out[2]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[3]_i_1__2_n_0 ),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h55555555FDFFFDFD)) 
    drp_busy_i2_i_1__2
       (.I0(drp_op_done),
        .I1(out[1]),
        .I2(out[2]),
        .I3(drp_busy_i1),
        .I4(out[0]),
        .I5(out[3]),
        .O(drp_busy_i2_reg));
  LUT5 #(
    .INIT(32'hA3AFAEAA)) 
    flag_i_1__6
       (.I0(flag_reg_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(flag_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__6_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0028)) 
    gtpe2_i_i_29__2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[3]),
        .O(drpwe_pma_t));
  LUT5 #(
    .INIT(32'h55555504)) 
    gtpe2_i_i_30__2
       (.I0(out[3]),
        .I1(out[0]),
        .I2(drp_busy_i1),
        .I3(out[2]),
        .I4(out[1]),
        .O(data_sync_reg1));
  LUT4 #(
    .INIT(16'h1000)) 
    gtpe2_i_i_36__2
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \original_rd_data[15]_i_1__6 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[0]),
        .I5(gtrxreset_o_reg),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt3_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \rd_data[15]_i_1__6 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt3_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h0002CC00)) 
    rxpmareset_o_i_1__2
       (.I0(rxpmareset_ss),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(rxpmareset_i));
  FDCE rxpmareset_o_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_i),
        .Q(rxpmareset_out));
  FDCE rxpmareset_s_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gt3_rxpmareset_in),
        .Q(rxpmareset_s_reg_n_0));
  FDCE rxpmareset_ss_reg
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_s_reg_n_0),
        .Q(rxpmareset_ss));
  gtp_gtp_sync_block sync_RXPMARESETDONE
       (.D({sync_RXPMARESETDONE_n_0,sync_RXPMARESETDONE_n_1}),
        .data_in(data_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gtrxreset_o_reg(gtrxreset_o_reg),
        .out(out),
        .rxpmareset_ss(rxpmareset_ss));
endmodule

(* ORIG_REF_NAME = "gtp_rxpmarst_seq" *) 
module gtp_gtp_rxpmarst_seq_11
   (rxpmareset_out,
    out,
    data_sync_reg1,
    drp_busy_i2_reg,
    Q,
    p_0_in,
    drpwe_pma_t,
    gt2_rxpmareset_in,
    gt2_drpclk_in,
    AR,
    drp_busy_i1,
    drp_op_done,
    gtrxreset_o_reg,
    data_in,
    D);
  output rxpmareset_out;
  output [3:0]out;
  output data_sync_reg1;
  output drp_busy_i2_reg;
  output [15:0]Q;
  output p_0_in;
  output drpwe_pma_t;
  input gt2_rxpmareset_in;
  input gt2_drpclk_in;
  input [0:0]AR;
  input drp_busy_i1;
  input drp_op_done;
  input gtrxreset_o_reg;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire \FSM_sequential_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_state[3]_i_1__1_n_0 ;
  wire [15:0]Q;
  wire data_in;
  wire data_sync_reg1;
  wire drp_busy_i1;
  wire drp_busy_i2_reg;
  wire drp_op_done;
  wire drpwe_pma_t;
  wire flag_i_1__4_n_0;
  wire flag_reg_n_0;
  wire gt2_drpclk_in;
  wire gt2_rxpmareset_in;
  wire gtrxreset_o_reg;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [3:0]out;
  wire p_0_in;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmareset_i;
  wire rxpmareset_out;
  wire rxpmareset_s_reg_n_0;
  wire rxpmareset_ss;
  wire sync_RXPMARESETDONE_n_0;
  wire sync_RXPMARESETDONE_n_1;

  LUT5 #(
    .INIT(32'h00007FC0)) 
    \FSM_sequential_state[2]_i_1__1 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(\FSM_sequential_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000300000)) 
    \FSM_sequential_state[3]_i_1__1 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(rxpmareset_ss),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\FSM_sequential_state[3]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_1),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_0),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1__1_n_0 ),
        .Q(out[2]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[3]_i_1__1_n_0 ),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h55555555FDFFFDFD)) 
    drp_busy_i2_i_1__1
       (.I0(drp_op_done),
        .I1(out[1]),
        .I2(out[2]),
        .I3(drp_busy_i1),
        .I4(out[0]),
        .I5(out[3]),
        .O(drp_busy_i2_reg));
  LUT5 #(
    .INIT(32'hA3AFAEAA)) 
    flag_i_1__4
       (.I0(flag_reg_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(flag_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__4_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0028)) 
    gtpe2_i_i_29__1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[3]),
        .O(drpwe_pma_t));
  LUT5 #(
    .INIT(32'h55555504)) 
    gtpe2_i_i_30__1
       (.I0(out[3]),
        .I1(out[0]),
        .I2(drp_busy_i1),
        .I3(out[2]),
        .I4(out[1]),
        .O(data_sync_reg1));
  LUT4 #(
    .INIT(16'h1000)) 
    gtpe2_i_i_36__1
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \original_rd_data[15]_i_1__4 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[0]),
        .I5(gtrxreset_o_reg),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt2_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \rd_data[15]_i_1__4 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt2_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h0002CC00)) 
    rxpmareset_o_i_1__1
       (.I0(rxpmareset_ss),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(rxpmareset_i));
  FDCE rxpmareset_o_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_i),
        .Q(rxpmareset_out));
  FDCE rxpmareset_s_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gt2_rxpmareset_in),
        .Q(rxpmareset_s_reg_n_0));
  FDCE rxpmareset_ss_reg
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_s_reg_n_0),
        .Q(rxpmareset_ss));
  gtp_gtp_sync_block_12 sync_RXPMARESETDONE
       (.D({sync_RXPMARESETDONE_n_0,sync_RXPMARESETDONE_n_1}),
        .data_in(data_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gtrxreset_o_reg(gtrxreset_o_reg),
        .out(out),
        .rxpmareset_ss(rxpmareset_ss));
endmodule

(* ORIG_REF_NAME = "gtp_rxpmarst_seq" *) 
module gtp_gtp_rxpmarst_seq_15
   (rxpmareset_out,
    out,
    data_sync_reg1,
    drp_busy_i2_reg,
    Q,
    p_0_in,
    drpwe_pma_t,
    gt1_rxpmareset_in,
    gt1_drpclk_in,
    AR,
    drp_busy_i1,
    drp_op_done,
    gtrxreset_o_reg,
    data_in,
    D);
  output rxpmareset_out;
  output [3:0]out;
  output data_sync_reg1;
  output drp_busy_i2_reg;
  output [15:0]Q;
  output p_0_in;
  output drpwe_pma_t;
  input gt1_rxpmareset_in;
  input gt1_drpclk_in;
  input [0:0]AR;
  input drp_busy_i1;
  input drp_op_done;
  input gtrxreset_o_reg;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire \FSM_sequential_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_state[3]_i_1__0_n_0 ;
  wire [15:0]Q;
  wire data_in;
  wire data_sync_reg1;
  wire drp_busy_i1;
  wire drp_busy_i2_reg;
  wire drp_op_done;
  wire drpwe_pma_t;
  wire flag_i_1__2_n_0;
  wire flag_reg_n_0;
  wire gt1_drpclk_in;
  wire gt1_rxpmareset_in;
  wire gtrxreset_o_reg;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [3:0]out;
  wire p_0_in;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmareset_i;
  wire rxpmareset_out;
  wire rxpmareset_s_reg_n_0;
  wire rxpmareset_ss;
  wire sync_RXPMARESETDONE_n_0;
  wire sync_RXPMARESETDONE_n_1;

  LUT5 #(
    .INIT(32'h00007FC0)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(\FSM_sequential_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000300000)) 
    \FSM_sequential_state[3]_i_1__0 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(rxpmareset_ss),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\FSM_sequential_state[3]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_1),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_0),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1__0_n_0 ),
        .Q(out[2]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[3]_i_1__0_n_0 ),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h55555555FDFFFDFD)) 
    drp_busy_i2_i_1__0
       (.I0(drp_op_done),
        .I1(out[1]),
        .I2(out[2]),
        .I3(drp_busy_i1),
        .I4(out[0]),
        .I5(out[3]),
        .O(drp_busy_i2_reg));
  LUT5 #(
    .INIT(32'hA3AFAEAA)) 
    flag_i_1__2
       (.I0(flag_reg_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(flag_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__2_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0028)) 
    gtpe2_i_i_29__0
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[3]),
        .O(drpwe_pma_t));
  LUT5 #(
    .INIT(32'h55555504)) 
    gtpe2_i_i_30__0
       (.I0(out[3]),
        .I1(out[0]),
        .I2(drp_busy_i1),
        .I3(out[2]),
        .I4(out[1]),
        .O(data_sync_reg1));
  LUT4 #(
    .INIT(16'h1000)) 
    gtpe2_i_i_36__0
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \original_rd_data[15]_i_1__2 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[0]),
        .I5(gtrxreset_o_reg),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt1_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \rd_data[15]_i_1__2 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt1_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h0002CC00)) 
    rxpmareset_o_i_1__0
       (.I0(rxpmareset_ss),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(rxpmareset_i));
  FDCE rxpmareset_o_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_i),
        .Q(rxpmareset_out));
  FDCE rxpmareset_s_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gt1_rxpmareset_in),
        .Q(rxpmareset_s_reg_n_0));
  FDCE rxpmareset_ss_reg
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_s_reg_n_0),
        .Q(rxpmareset_ss));
  gtp_gtp_sync_block_16 sync_RXPMARESETDONE
       (.D({sync_RXPMARESETDONE_n_0,sync_RXPMARESETDONE_n_1}),
        .data_in(data_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gtrxreset_o_reg(gtrxreset_o_reg),
        .out(out),
        .rxpmareset_ss(rxpmareset_ss));
endmodule

(* ORIG_REF_NAME = "gtp_rxpmarst_seq" *) 
module gtp_gtp_rxpmarst_seq_19
   (rxpmareset_out,
    out,
    data_sync_reg1,
    drp_busy_i2_reg,
    Q,
    p_0_in,
    drpwe_pma_t,
    gt0_rxpmareset_in,
    gt0_drpclk_in,
    AR,
    drp_busy_i1,
    drp_op_done,
    gtrxreset_o_reg,
    data_in,
    D);
  output rxpmareset_out;
  output [3:0]out;
  output data_sync_reg1;
  output drp_busy_i2_reg;
  output [15:0]Q;
  output p_0_in;
  output drpwe_pma_t;
  input gt0_rxpmareset_in;
  input gt0_drpclk_in;
  input [0:0]AR;
  input drp_busy_i1;
  input drp_op_done;
  input gtrxreset_o_reg;
  input data_in;
  input [15:0]D;

  wire [0:0]AR;
  wire [15:0]D;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire [15:0]Q;
  wire data_in;
  wire data_sync_reg1;
  wire drp_busy_i1;
  wire drp_busy_i2_reg;
  wire drp_op_done;
  wire drpwe_pma_t;
  wire flag_i_1__0_n_0;
  wire flag_reg_n_0;
  wire gt0_drpclk_in;
  wire gt0_rxpmareset_in;
  wire gtrxreset_o_reg;
  wire next_rd_data;
  wire original_rd_data0;
  wire \original_rd_data_reg_n_0_[0] ;
  wire \original_rd_data_reg_n_0_[10] ;
  wire \original_rd_data_reg_n_0_[11] ;
  wire \original_rd_data_reg_n_0_[12] ;
  wire \original_rd_data_reg_n_0_[13] ;
  wire \original_rd_data_reg_n_0_[14] ;
  wire \original_rd_data_reg_n_0_[15] ;
  wire \original_rd_data_reg_n_0_[1] ;
  wire \original_rd_data_reg_n_0_[2] ;
  wire \original_rd_data_reg_n_0_[3] ;
  wire \original_rd_data_reg_n_0_[4] ;
  wire \original_rd_data_reg_n_0_[5] ;
  wire \original_rd_data_reg_n_0_[6] ;
  wire \original_rd_data_reg_n_0_[7] ;
  wire \original_rd_data_reg_n_0_[8] ;
  wire \original_rd_data_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [3:0]out;
  wire p_0_in;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire rxpmareset_i;
  wire rxpmareset_out;
  wire rxpmareset_s;
  wire rxpmareset_ss;
  wire sync_RXPMARESETDONE_n_0;
  wire sync_RXPMARESETDONE_n_1;

  LUT5 #(
    .INIT(32'h00007FC0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000300000)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(rxpmareset_ss),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_1),
        .Q(out[0]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_RXPMARESETDONE_n_0),
        .Q(out[1]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]));
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h55555555FDFFFDFD)) 
    drp_busy_i2_i_1
       (.I0(drp_op_done),
        .I1(out[1]),
        .I2(out[2]),
        .I3(drp_busy_i1),
        .I4(out[0]),
        .I5(out[3]),
        .O(drp_busy_i2_reg));
  LUT5 #(
    .INIT(32'hA3AFAEAA)) 
    flag_i_1__0
       (.I0(flag_reg_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(flag_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(flag_i_1__0_n_0),
        .Q(flag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0028)) 
    gtpe2_i_i_29
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[3]),
        .O(drpwe_pma_t));
  LUT5 #(
    .INIT(32'h55555504)) 
    gtpe2_i_i_30
       (.I0(out[3]),
        .I1(out[0]),
        .I2(drp_busy_i1),
        .I3(out[2]),
        .I4(out[1]),
        .O(data_sync_reg1));
  LUT4 #(
    .INIT(16'h1000)) 
    gtpe2_i_i_36
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \original_rd_data[15]_i_1__0 
       (.I0(flag_reg_n_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[0]),
        .I5(gtrxreset_o_reg),
        .O(original_rd_data0));
  FDRE \original_rd_data_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[0]),
        .Q(\original_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[10] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[10]),
        .Q(\original_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[11] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[11]),
        .Q(\original_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[12] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[12]),
        .Q(\original_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[13] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[13]),
        .Q(\original_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[14] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[14]),
        .Q(\original_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[15] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[15]),
        .Q(\original_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[1]),
        .Q(\original_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[2]),
        .Q(\original_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[3] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[3]),
        .Q(\original_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[4] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[4]),
        .Q(\original_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[5] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[5]),
        .Q(\original_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[6] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[6]),
        .Q(\original_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[7] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[7]),
        .Q(\original_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[8] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[8]),
        .Q(\original_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \original_rd_data_reg[9] 
       (.C(gt0_drpclk_in),
        .CE(original_rd_data0),
        .D(D[9]),
        .Q(\original_rd_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[0]_i_1 
       (.I0(D[0]),
        .I1(\original_rd_data_reg_n_0_[0] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[10]_i_1 
       (.I0(D[10]),
        .I1(\original_rd_data_reg_n_0_[10] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[11]_i_1 
       (.I0(D[11]),
        .I1(\original_rd_data_reg_n_0_[11] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[12]_i_1 
       (.I0(D[12]),
        .I1(\original_rd_data_reg_n_0_[12] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[13]_i_1 
       (.I0(D[13]),
        .I1(\original_rd_data_reg_n_0_[13] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[14]_i_1 
       (.I0(D[14]),
        .I1(\original_rd_data_reg_n_0_[14] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \rd_data[15]_i_1__0 
       (.I0(gtrxreset_o_reg),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .O(next_rd_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[15]_i_2 
       (.I0(D[15]),
        .I1(\original_rd_data_reg_n_0_[15] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[1]_i_1 
       (.I0(D[1]),
        .I1(\original_rd_data_reg_n_0_[1] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[2]_i_1 
       (.I0(D[2]),
        .I1(\original_rd_data_reg_n_0_[2] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[3]_i_1 
       (.I0(D[3]),
        .I1(\original_rd_data_reg_n_0_[3] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[4]_i_1 
       (.I0(D[4]),
        .I1(\original_rd_data_reg_n_0_[4] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[5]_i_1 
       (.I0(D[5]),
        .I1(\original_rd_data_reg_n_0_[5] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[6]_i_1 
       (.I0(D[6]),
        .I1(\original_rd_data_reg_n_0_[6] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[7]_i_1 
       (.I0(D[7]),
        .I1(\original_rd_data_reg_n_0_[7] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[8]_i_1 
       (.I0(D[8]),
        .I1(\original_rd_data_reg_n_0_[8] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rd_data[9]_i_1 
       (.I0(D[9]),
        .I1(\original_rd_data_reg_n_0_[9] ),
        .I2(gtrxreset_o_reg),
        .I3(flag_reg_n_0),
        .O(\rd_data[9]_i_1_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_data_reg[10] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \rd_data_reg[11] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_data_reg[12] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_data_reg[13] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \rd_data_reg[14] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \rd_data_reg[15] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE \rd_data_reg[1] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_data_reg[2] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_data_reg[3] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_data_reg[4] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_data_reg[5] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_data_reg[6] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \rd_data_reg[7] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \rd_data_reg[8] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_data_reg[9] 
       (.C(gt0_drpclk_in),
        .CE(next_rd_data),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h0002CC00)) 
    rxpmareset_o_i_1
       (.I0(rxpmareset_ss),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[3]),
        .O(rxpmareset_i));
  FDCE rxpmareset_o_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_i),
        .Q(rxpmareset_out));
  FDCE rxpmareset_s_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(gt0_rxpmareset_in),
        .Q(rxpmareset_s));
  FDCE rxpmareset_ss_reg
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(rxpmareset_s),
        .Q(rxpmareset_ss));
  gtp_gtp_sync_block_20 sync_RXPMARESETDONE
       (.D({sync_RXPMARESETDONE_n_0,sync_RXPMARESETDONE_n_1}),
        .data_in(data_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gtrxreset_o_reg(gtrxreset_o_reg),
        .out(out),
        .rxpmareset_ss(rxpmareset_ss));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block
   (D,
    out,
    gtrxreset_o_reg,
    rxpmareset_ss,
    data_in,
    gt3_drpclk_in);
  output [1:0]D;
  input [3:0]out;
  input gtrxreset_o_reg;
  input rxpmareset_ss;
  input data_in;
  input gt3_drpclk_in;

  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_2__2_n_0 ;
  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_drpclk_in;
  wire gtrxreset_o_reg;
  wire [3:0]out;
  wire rxpmareset_ss;
  wire rxpmaresetdone_ss;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(out[3]),
        .I1(\FSM_sequential_state[0]_i_2__2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F8F1417BFBF1417)) 
    \FSM_sequential_state[0]_i_2__2 
       (.I0(gtrxreset_o_reg),
        .I1(out[1]),
        .I2(out[2]),
        .I3(rxpmareset_ss),
        .I4(out[0]),
        .I5(rxpmaresetdone_ss),
        .O(\FSM_sequential_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0150515005500550)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(out[3]),
        .I1(rxpmaresetdone_ss),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg),
        .I5(out[2]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(rxpmaresetdone_ss),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_12
   (D,
    out,
    gtrxreset_o_reg,
    rxpmareset_ss,
    data_in,
    gt2_drpclk_in);
  output [1:0]D;
  input [3:0]out;
  input gtrxreset_o_reg;
  input rxpmareset_ss;
  input data_in;
  input gt2_drpclk_in;

  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_2__1_n_0 ;
  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_drpclk_in;
  wire gtrxreset_o_reg;
  wire [3:0]out;
  wire rxpmareset_ss;
  wire rxpmaresetdone_ss;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(out[3]),
        .I1(\FSM_sequential_state[0]_i_2__1_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F8F1417BFBF1417)) 
    \FSM_sequential_state[0]_i_2__1 
       (.I0(gtrxreset_o_reg),
        .I1(out[1]),
        .I2(out[2]),
        .I3(rxpmareset_ss),
        .I4(out[0]),
        .I5(rxpmaresetdone_ss),
        .O(\FSM_sequential_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0150515005500550)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(out[3]),
        .I1(rxpmaresetdone_ss),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg),
        .I5(out[2]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(rxpmaresetdone_ss),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_13
   (\FSM_sequential_state_reg[0] ,
    data_out,
    rxpmaresetdone_sss,
    data_in,
    gt2_drpclk_in);
  output \FSM_sequential_state_reg[0] ;
  output data_out;
  input rxpmaresetdone_sss;
  input data_in;
  input gt2_drpclk_in;

  wire \FSM_sequential_state_reg[0] ;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_drpclk_in;
  wire rxpmaresetdone_sss;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[0]_i_2__5 
       (.I0(rxpmaresetdone_sss),
        .I1(data_out),
        .O(\FSM_sequential_state_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_16
   (D,
    out,
    gtrxreset_o_reg,
    rxpmareset_ss,
    data_in,
    gt1_drpclk_in);
  output [1:0]D;
  input [3:0]out;
  input gtrxreset_o_reg;
  input rxpmareset_ss;
  input data_in;
  input gt1_drpclk_in;

  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_2__0_n_0 ;
  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_drpclk_in;
  wire gtrxreset_o_reg;
  wire [3:0]out;
  wire rxpmareset_ss;
  wire rxpmaresetdone_ss;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(out[3]),
        .I1(\FSM_sequential_state[0]_i_2__0_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F8F1417BFBF1417)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(gtrxreset_o_reg),
        .I1(out[1]),
        .I2(out[2]),
        .I3(rxpmareset_ss),
        .I4(out[0]),
        .I5(rxpmaresetdone_ss),
        .O(\FSM_sequential_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0150515005500550)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(out[3]),
        .I1(rxpmaresetdone_ss),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg),
        .I5(out[2]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(rxpmaresetdone_ss),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_17
   (\FSM_sequential_state_reg[0] ,
    data_out,
    rxpmaresetdone_sss,
    data_in,
    gt1_drpclk_in);
  output \FSM_sequential_state_reg[0] ;
  output data_out;
  input rxpmaresetdone_sss;
  input data_in;
  input gt1_drpclk_in;

  wire \FSM_sequential_state_reg[0] ;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_drpclk_in;
  wire rxpmaresetdone_sss;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[0]_i_2__4 
       (.I0(rxpmaresetdone_sss),
        .I1(data_out),
        .O(\FSM_sequential_state_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_20
   (D,
    out,
    gtrxreset_o_reg,
    rxpmareset_ss,
    data_in,
    gt0_drpclk_in);
  output [1:0]D;
  input [3:0]out;
  input gtrxreset_o_reg;
  input rxpmareset_ss;
  input data_in;
  input gt0_drpclk_in;

  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_drpclk_in;
  wire gtrxreset_o_reg;
  wire [3:0]out;
  wire rxpmareset_ss;
  wire rxpmaresetdone_ss;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(out[3]),
        .I1(\FSM_sequential_state[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F8F1417BFBF1417)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(gtrxreset_o_reg),
        .I1(out[1]),
        .I2(out[2]),
        .I3(rxpmareset_ss),
        .I4(out[0]),
        .I5(rxpmaresetdone_ss),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0150515005500550)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[3]),
        .I1(rxpmaresetdone_ss),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtrxreset_o_reg),
        .I5(out[2]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(rxpmaresetdone_ss),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_21
   (\FSM_sequential_state_reg[0] ,
    data_out,
    rxpmaresetdone_sss,
    data_in,
    gt0_drpclk_in);
  output \FSM_sequential_state_reg[0] ;
  output data_out;
  input rxpmaresetdone_sss;
  input data_in;
  input gt0_drpclk_in;

  wire \FSM_sequential_state_reg[0] ;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_drpclk_in;
  wire rxpmaresetdone_sss;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[0]_i_2__3 
       (.I0(rxpmaresetdone_sss),
        .I1(data_out),
        .O(\FSM_sequential_state_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_22
   (data_out,
    gt3_txresetdone_out,
    sysclk_in);
  output data_out;
  input gt3_txresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_txresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_23
   (SR,
    mmcm_lock_reclocked_reg,
    \mmcm_lock_count_reg[4] ,
    Q,
    mmcm_lock_reclocked,
    gt3_tx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input \mmcm_lock_count_reg[4] ;
  input [1:0]Q;
  input mmcm_lock_reclocked;
  input gt3_tx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_tx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_tx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__2 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__2
       (.I0(\mmcm_lock_count_reg[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mmcm_lock_reclocked),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_24
   (reset_time_out_reg,
    E,
    out,
    reset_time_out_reg_0,
    mmcm_lock_reclocked,
    txresetdone_s3,
    wait_time_done,
    \FSM_sequential_tx_state_reg[2] ,
    init_wait_done_reg,
    time_tlock_max_reg,
    pll_reset_asserted_reg,
    time_out_500us_reg,
    time_out_2ms_reg,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input reset_time_out_reg_0;
  input mmcm_lock_reclocked;
  input txresetdone_s3;
  input wait_time_done;
  input \FSM_sequential_tx_state_reg[2] ;
  input init_wait_done_reg;
  input time_tlock_max_reg;
  input pll_reset_asserted_reg;
  input time_out_500us_reg;
  input time_out_2ms_reg;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_tx_state[3]_i_7__2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_8__1_n_0 ;
  wire \FSM_sequential_tx_state_reg[2] ;
  wire \FSM_sequential_tx_state_reg[3]_i_3__2_n_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire mmcm_lock_reclocked;
  wire [3:0]out;
  wire pll0lock_sync;
  wire pll_reset_asserted_reg;
  wire reset_time_out;
  wire reset_time_out_i_3__2_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_out_500us_reg;
  wire time_tlock_max_reg;
  wire txresetdone_s3;
  wire wait_time_done;

  LUT6 #(
    .INIT(64'h00AA00AA0FCF0FC0)) 
    \FSM_sequential_tx_state[3]_i_1__2 
       (.I0(\FSM_sequential_tx_state_reg[3]_i_3__2_n_0 ),
        .I1(wait_time_done),
        .I2(\FSM_sequential_tx_state_reg[2] ),
        .I3(out[3]),
        .I4(init_wait_done_reg),
        .I5(out[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_7__2 
       (.I0(mmcm_lock_reclocked),
        .I1(reset_time_out_reg_0),
        .I2(time_tlock_max_reg),
        .I3(out[2]),
        .I4(pll_reset_asserted_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_8__1 
       (.I0(txresetdone_s3),
        .I1(reset_time_out_reg_0),
        .I2(time_out_500us_reg),
        .I3(out[2]),
        .I4(time_out_2ms_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_8__1_n_0 ));
  MUXF7 \FSM_sequential_tx_state_reg[3]_i_3__2 
       (.I0(\FSM_sequential_tx_state[3]_i_7__2_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_8__1_n_0 ),
        .O(\FSM_sequential_tx_state_reg[3]_i_3__2_n_0 ),
        .S(out[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEAAFE0202AA02)) 
    reset_time_out_i_1__2
       (.I0(reset_time_out),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[3]),
        .I5(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h4C554C555F554F55)) 
    reset_time_out_i_2__2
       (.I0(out[3]),
        .I1(reset_time_out_i_3__2_n_0),
        .I2(out[2]),
        .I3(out[0]),
        .I4(mmcm_lock_reclocked),
        .I5(out[1]),
        .O(reset_time_out));
  LUT5 #(
    .INIT(32'hF4040404)) 
    reset_time_out_i_3__2
       (.I0(out[3]),
        .I1(pll0lock_sync),
        .I2(out[2]),
        .I3(out[1]),
        .I4(txresetdone_s3),
        .O(reset_time_out_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_25
   (data_out,
    data_in,
    gt3_txusrclk_in);
  output data_out;
  input data_in;
  input gt3_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_26
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_27
   (data_out,
    gt3_tx_fsm_reset_done_out,
    gt3_txusrclk_in);
  output data_out;
  input gt3_tx_fsm_reset_done_out;
  input gt3_txusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_tx_fsm_reset_done_out;
  wire gt3_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(gt3_tx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_28
   (mmcm_reset_i_reg,
    reset_time_out_reg,
    out,
    mmcm_lock_reclocked,
    gt3_rx_mmcm_reset_out,
    gt3_rx_cdrlocked_reg,
    data_in,
    sysclk_in);
  output mmcm_reset_i_reg;
  output reset_time_out_reg;
  input [3:0]out;
  input mmcm_lock_reclocked;
  input gt3_rx_mmcm_reset_out;
  input gt3_rx_cdrlocked_reg;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rx_cdrlocked_reg;
  wire gt3_rx_mmcm_reset_out;
  wire mmcm_lock_reclocked;
  wire mmcm_reset_i_reg;
  wire [3:0]out;
  wire reset_time_out_i_6__2_n_0;
  wire reset_time_out_reg;
  wire sysclk_in;
  wire txpmaresetdone_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(txpmaresetdone_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000050)) 
    mmcm_reset_i_i_1__2
       (.I0(out[2]),
        .I1(txpmaresetdone_sync),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[1]),
        .I5(gt3_rx_mmcm_reset_out),
        .O(mmcm_reset_i_reg));
  LUT6 #(
    .INIT(64'h888BB8B88888B8B8)) 
    reset_time_out_i_3__6
       (.I0(reset_time_out_i_6__2_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(gt3_rx_cdrlocked_reg),
        .O(reset_time_out_reg));
  LUT5 #(
    .INIT(32'h1111FFFD)) 
    reset_time_out_i_6__2
       (.I0(out[2]),
        .I1(out[1]),
        .I2(txpmaresetdone_sync),
        .I3(mmcm_lock_reclocked),
        .I4(out[3]),
        .O(reset_time_out_i_6__2_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_29
   (data_out,
    gt3_rxresetdone_out,
    sysclk_in);
  output data_out;
  input gt3_rxresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rxresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_30
   (\FSM_sequential_rx_state_reg[0] ,
    data_out,
    rx_fsm_reset_done_int_reg,
    D,
    out,
    dont_reset_on_data_error_in,
    time_out_100us_reg,
    reset_time_out_reg,
    gt3_rx_fsm_reset_done_out,
    rx_state16_out,
    \FSM_sequential_rx_state_reg[0]_0 ,
    time_out_wait_bypass_s3,
    time_out_1us_reg,
    time_out_2ms_reg,
    time_out_2ms_reg_0,
    gt3_data_valid_in,
    sysclk_in);
  output \FSM_sequential_rx_state_reg[0] ;
  output data_out;
  output rx_fsm_reset_done_int_reg;
  output [2:0]D;
  input [3:0]out;
  input dont_reset_on_data_error_in;
  input time_out_100us_reg;
  input reset_time_out_reg;
  input gt3_rx_fsm_reset_done_out;
  input rx_state16_out;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input time_out_wait_bypass_s3;
  input time_out_1us_reg;
  input time_out_2ms_reg;
  input time_out_2ms_reg_0;
  input gt3_data_valid_in;
  input sysclk_in;

  wire [2:0]D;
  wire \FSM_sequential_rx_state[0]_i_3__2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_8__2_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire dont_reset_on_data_error_in;
  wire gt3_data_valid_in;
  wire gt3_rx_fsm_reset_done_out;
  wire [3:0]out;
  wire reset_time_out_reg;
  wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_3__2_n_0;
  wire rx_fsm_reset_done_int_reg;
  wire rx_state1;
  wire rx_state16_out;
  wire sysclk_in;
  wire time_out_100us_reg;
  wire time_out_1us_reg;
  wire time_out_2ms_reg;
  wire time_out_2ms_reg_0;
  wire time_out_wait_bypass_s3;

  LUT6 #(
    .INIT(64'hFFFFFFFF00540044)) 
    \FSM_sequential_rx_state[0]_i_1__2 
       (.I0(time_out_2ms_reg),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(time_out_2ms_reg_0),
        .I5(\FSM_sequential_rx_state[0]_i_3__2_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h005500D5)) 
    \FSM_sequential_rx_state[0]_i_3__2 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(rx_state1),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_sequential_rx_state[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h001A005A001A505A)) 
    \FSM_sequential_rx_state[1]_i_1__2 
       (.I0(out[1]),
        .I1(rx_state16_out),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(rx_state1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_rx_state[1]_i_2__2 
       (.I0(dont_reset_on_data_error_in),
        .I1(time_out_100us_reg),
        .I2(data_out),
        .I3(reset_time_out_reg),
        .O(rx_state1));
  LUT4 #(
    .INIT(16'h6066)) 
    \FSM_sequential_rx_state[3]_i_2__2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(\FSM_sequential_rx_state_reg[0]_0 ),
        .I3(\FSM_sequential_rx_state[3]_i_8__2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0505044405000444)) 
    \FSM_sequential_rx_state[3]_i_6__2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(data_out),
        .I4(out[0]),
        .I5(rx_state1),
        .O(\FSM_sequential_rx_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCCCCF0FFEEEE)) 
    \FSM_sequential_rx_state[3]_i_8__2 
       (.I0(time_out_wait_bypass_s3),
        .I1(out[2]),
        .I2(rx_state1),
        .I3(out[3]),
        .I4(out[0]),
        .I5(out[1]),
        .O(\FSM_sequential_rx_state[3]_i_8__2_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_data_valid_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    rx_fsm_reset_done_int_i_1__2
       (.I0(rx_fsm_reset_done_int),
        .I1(out[2]),
        .I2(out[3]),
        .I3(rx_fsm_reset_done_int_i_3__2_n_0),
        .I4(gt3_rx_fsm_reset_done_out),
        .O(rx_fsm_reset_done_int_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    rx_fsm_reset_done_int_i_2__2
       (.I0(data_out),
        .I1(time_out_1us_reg),
        .I2(reset_time_out_reg),
        .I3(out[0]),
        .I4(out[2]),
        .O(rx_fsm_reset_done_int));
  LUT6 #(
    .INIT(64'hCDCDCDCDF3F333F3)) 
    rx_fsm_reset_done_int_i_3__2
       (.I0(rx_state1),
        .I1(out[1]),
        .I2(data_out),
        .I3(time_out_1us_reg),
        .I4(reset_time_out_reg),
        .I5(out[0]),
        .O(rx_fsm_reset_done_int_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_31
   (SR,
    mmcm_lock_reclocked_reg,
    \mmcm_lock_count_reg[4] ,
    Q,
    mmcm_lock_reclocked,
    gt3_rx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input \mmcm_lock_count_reg[4] ;
  input [1:0]Q;
  input mmcm_lock_reclocked;
  input gt3_rx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt3_rx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__6 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__6
       (.I0(\mmcm_lock_count_reg[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mmcm_lock_reclocked),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_32
   (reset_time_out_reg,
    E,
    out,
    data_valid_sync,
    \FSM_sequential_rx_state_reg[0] ,
    reset_time_out_reg_0,
    \FSM_sequential_rx_state_reg[1] ,
    init_wait_done_reg,
    \FSM_sequential_rx_state_reg[2] ,
    time_out_2ms_reg,
    time_tlock_max_reg,
    \FSM_sequential_rx_state_reg[2]_0 ,
    \FSM_sequential_rx_state_reg[0]_0 ,
    rxresetdone_s3,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input data_valid_sync;
  input \FSM_sequential_rx_state_reg[0] ;
  input reset_time_out_reg_0;
  input \FSM_sequential_rx_state_reg[1] ;
  input init_wait_done_reg;
  input \FSM_sequential_rx_state_reg[2] ;
  input time_out_2ms_reg;
  input time_tlock_max_reg;
  input \FSM_sequential_rx_state_reg[2]_0 ;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input rxresetdone_s3;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_rx_state[3]_i_5__2_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire \FSM_sequential_rx_state_reg[2] ;
  wire \FSM_sequential_rx_state_reg[2]_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll0lock_sync;
  wire reset_time_out;
  wire reset_time_out_i_4__2_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire rxresetdone_s3;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_tlock_max_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF030B0F0B)) 
    \FSM_sequential_rx_state[3]_i_1__2 
       (.I0(\FSM_sequential_rx_state_reg[1] ),
        .I1(init_wait_done_reg),
        .I2(out[3]),
        .I3(out[0]),
        .I4(\FSM_sequential_rx_state[3]_i_5__2_n_0 ),
        .I5(\FSM_sequential_rx_state_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h000000F1F1F100F1)) 
    \FSM_sequential_rx_state[3]_i_5__2 
       (.I0(pll0lock_sync),
        .I1(time_out_2ms_reg),
        .I2(out[2]),
        .I3(time_tlock_max_reg),
        .I4(out[1]),
        .I5(\FSM_sequential_rx_state_reg[2]_0 ),
        .O(\FSM_sequential_rx_state[3]_i_5__2_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1__6
       (.I0(reset_time_out),
        .I1(\FSM_sequential_rx_state_reg[0] ),
        .I2(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    reset_time_out_i_2__6
       (.I0(reset_time_out_i_4__2_n_0),
        .I1(\FSM_sequential_rx_state_reg[0]_0 ),
        .I2(out[3]),
        .I3(out[1]),
        .I4(rxresetdone_s3),
        .I5(out[2]),
        .O(reset_time_out));
  LUT6 #(
    .INIT(64'h1055101010555555)) 
    reset_time_out_i_4__2
       (.I0(out[2]),
        .I1(out[3]),
        .I2(pll0lock_sync),
        .I3(out[1]),
        .I4(data_valid_sync),
        .I5(out[0]),
        .O(reset_time_out_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_33
   (data_out,
    data_in,
    gt3_rxusrclk_in);
  output data_out;
  input data_in;
  input gt3_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_34
   (data_out,
    gt3_rx_fsm_reset_done_out,
    gt3_rxusrclk_in);
  output data_out;
  input gt3_rx_fsm_reset_done_out;
  input gt3_rxusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rx_fsm_reset_done_out;
  wire gt3_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(gt3_rx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_35
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_36
   (data_out,
    gt3_txpmaresetdone_out,
    gt0_txoutclk_i2);
  output data_out;
  input gt3_txpmaresetdone_out;
  input gt0_txoutclk_i2;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txoutclk_i2;
  wire gt3_txpmaresetdone_out;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(gt3_txpmaresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_37
   (data_out,
    gt2_txresetdone_out,
    sysclk_in);
  output data_out;
  input gt2_txresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_txresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_38
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[7] ,
    gt2_tx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[7] ;
  input gt2_tx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_tx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[7] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_tx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__1 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__1
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(\mmcm_lock_count_reg[7] ),
        .I3(Q[0]),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_39
   (reset_time_out_reg,
    E,
    out,
    reset_time_out_reg_0,
    mmcm_lock_reclocked,
    txresetdone_s3,
    wait_time_done,
    \FSM_sequential_tx_state_reg[2] ,
    init_wait_done_reg,
    time_tlock_max_reg,
    pll_reset_asserted_reg,
    time_out_500us_reg,
    time_out_2ms_reg,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input reset_time_out_reg_0;
  input mmcm_lock_reclocked;
  input txresetdone_s3;
  input wait_time_done;
  input \FSM_sequential_tx_state_reg[2] ;
  input init_wait_done_reg;
  input time_tlock_max_reg;
  input pll_reset_asserted_reg;
  input time_out_500us_reg;
  input time_out_2ms_reg;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_tx_state[3]_i_7__1_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_8__0_n_0 ;
  wire \FSM_sequential_tx_state_reg[2] ;
  wire \FSM_sequential_tx_state_reg[3]_i_3__1_n_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire mmcm_lock_reclocked;
  wire [3:0]out;
  wire pll0lock_sync;
  wire pll_reset_asserted_reg;
  wire reset_time_out;
  wire reset_time_out_i_3__1_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_out_500us_reg;
  wire time_tlock_max_reg;
  wire txresetdone_s3;
  wire wait_time_done;

  LUT6 #(
    .INIT(64'h00AA00AA0FCF0FC0)) 
    \FSM_sequential_tx_state[3]_i_1__1 
       (.I0(\FSM_sequential_tx_state_reg[3]_i_3__1_n_0 ),
        .I1(wait_time_done),
        .I2(\FSM_sequential_tx_state_reg[2] ),
        .I3(out[3]),
        .I4(init_wait_done_reg),
        .I5(out[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_7__1 
       (.I0(mmcm_lock_reclocked),
        .I1(reset_time_out_reg_0),
        .I2(time_tlock_max_reg),
        .I3(out[2]),
        .I4(pll_reset_asserted_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_8__0 
       (.I0(txresetdone_s3),
        .I1(reset_time_out_reg_0),
        .I2(time_out_500us_reg),
        .I3(out[2]),
        .I4(time_out_2ms_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_8__0_n_0 ));
  MUXF7 \FSM_sequential_tx_state_reg[3]_i_3__1 
       (.I0(\FSM_sequential_tx_state[3]_i_7__1_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_8__0_n_0 ),
        .O(\FSM_sequential_tx_state_reg[3]_i_3__1_n_0 ),
        .S(out[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEAAFE0202AA02)) 
    reset_time_out_i_1__1
       (.I0(reset_time_out),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[3]),
        .I5(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h4C554C555F554F55)) 
    reset_time_out_i_2__1
       (.I0(out[3]),
        .I1(reset_time_out_i_3__1_n_0),
        .I2(out[2]),
        .I3(out[0]),
        .I4(mmcm_lock_reclocked),
        .I5(out[1]),
        .O(reset_time_out));
  LUT5 #(
    .INIT(32'hF4040404)) 
    reset_time_out_i_3__1
       (.I0(out[3]),
        .I1(pll0lock_sync),
        .I2(out[2]),
        .I3(out[1]),
        .I4(txresetdone_s3),
        .O(reset_time_out_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_40
   (data_out,
    data_in,
    gt2_txusrclk_in);
  output data_out;
  input data_in;
  input gt2_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_41
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_42
   (data_out,
    gt2_tx_fsm_reset_done_out,
    gt2_txusrclk_in);
  output data_out;
  input gt2_tx_fsm_reset_done_out;
  input gt2_txusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_tx_fsm_reset_done_out;
  wire gt2_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(gt2_tx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_43
   (mmcm_reset_i_reg,
    reset_time_out_reg,
    out,
    mmcm_lock_reclocked,
    gt2_rx_mmcm_reset_out,
    gt2_rx_cdrlocked_reg,
    data_in,
    sysclk_in);
  output mmcm_reset_i_reg;
  output reset_time_out_reg;
  input [3:0]out;
  input mmcm_lock_reclocked;
  input gt2_rx_mmcm_reset_out;
  input gt2_rx_cdrlocked_reg;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rx_cdrlocked_reg;
  wire gt2_rx_mmcm_reset_out;
  wire mmcm_lock_reclocked;
  wire mmcm_reset_i_reg;
  wire [3:0]out;
  wire reset_time_out_i_6__1_n_0;
  wire reset_time_out_reg;
  wire sysclk_in;
  wire txpmaresetdone_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(txpmaresetdone_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000050)) 
    mmcm_reset_i_i_1__1
       (.I0(out[2]),
        .I1(txpmaresetdone_sync),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[1]),
        .I5(gt2_rx_mmcm_reset_out),
        .O(mmcm_reset_i_reg));
  LUT6 #(
    .INIT(64'h888BB8B88888B8B8)) 
    reset_time_out_i_3__5
       (.I0(reset_time_out_i_6__1_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(gt2_rx_cdrlocked_reg),
        .O(reset_time_out_reg));
  LUT5 #(
    .INIT(32'h1111FFFD)) 
    reset_time_out_i_6__1
       (.I0(out[2]),
        .I1(out[1]),
        .I2(txpmaresetdone_sync),
        .I3(mmcm_lock_reclocked),
        .I4(out[3]),
        .O(reset_time_out_i_6__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_44
   (data_out,
    gt2_rxresetdone_out,
    sysclk_in);
  output data_out;
  input gt2_rxresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rxresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_45
   (\FSM_sequential_rx_state_reg[0] ,
    data_out,
    rx_fsm_reset_done_int_reg,
    D,
    out,
    dont_reset_on_data_error_in,
    time_out_100us_reg,
    reset_time_out_reg,
    gt2_rx_fsm_reset_done_out,
    rx_state16_out,
    \FSM_sequential_rx_state_reg[0]_0 ,
    time_out_wait_bypass_s3,
    time_out_1us_reg,
    time_out_2ms_reg,
    time_out_2ms_reg_0,
    gt2_data_valid_in,
    sysclk_in);
  output \FSM_sequential_rx_state_reg[0] ;
  output data_out;
  output rx_fsm_reset_done_int_reg;
  output [2:0]D;
  input [3:0]out;
  input dont_reset_on_data_error_in;
  input time_out_100us_reg;
  input reset_time_out_reg;
  input gt2_rx_fsm_reset_done_out;
  input rx_state16_out;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input time_out_wait_bypass_s3;
  input time_out_1us_reg;
  input time_out_2ms_reg;
  input time_out_2ms_reg_0;
  input gt2_data_valid_in;
  input sysclk_in;

  wire [2:0]D;
  wire \FSM_sequential_rx_state[0]_i_3__1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_8__1_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire dont_reset_on_data_error_in;
  wire gt2_data_valid_in;
  wire gt2_rx_fsm_reset_done_out;
  wire [3:0]out;
  wire reset_time_out_reg;
  wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_3__1_n_0;
  wire rx_fsm_reset_done_int_reg;
  wire rx_state1;
  wire rx_state16_out;
  wire sysclk_in;
  wire time_out_100us_reg;
  wire time_out_1us_reg;
  wire time_out_2ms_reg;
  wire time_out_2ms_reg_0;
  wire time_out_wait_bypass_s3;

  LUT6 #(
    .INIT(64'hFFFFFFFF00540044)) 
    \FSM_sequential_rx_state[0]_i_1__1 
       (.I0(time_out_2ms_reg),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(time_out_2ms_reg_0),
        .I5(\FSM_sequential_rx_state[0]_i_3__1_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h005500D5)) 
    \FSM_sequential_rx_state[0]_i_3__1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(rx_state1),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_sequential_rx_state[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h001A005A001A505A)) 
    \FSM_sequential_rx_state[1]_i_1__1 
       (.I0(out[1]),
        .I1(rx_state16_out),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(rx_state1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_rx_state[1]_i_2__1 
       (.I0(dont_reset_on_data_error_in),
        .I1(time_out_100us_reg),
        .I2(data_out),
        .I3(reset_time_out_reg),
        .O(rx_state1));
  LUT4 #(
    .INIT(16'h6066)) 
    \FSM_sequential_rx_state[3]_i_2__1 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(\FSM_sequential_rx_state_reg[0]_0 ),
        .I3(\FSM_sequential_rx_state[3]_i_8__1_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0505044405000444)) 
    \FSM_sequential_rx_state[3]_i_6__1 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(data_out),
        .I4(out[0]),
        .I5(rx_state1),
        .O(\FSM_sequential_rx_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCCCCF0FFEEEE)) 
    \FSM_sequential_rx_state[3]_i_8__1 
       (.I0(time_out_wait_bypass_s3),
        .I1(out[2]),
        .I2(rx_state1),
        .I3(out[3]),
        .I4(out[0]),
        .I5(out[1]),
        .O(\FSM_sequential_rx_state[3]_i_8__1_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_data_valid_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    rx_fsm_reset_done_int_i_1__1
       (.I0(rx_fsm_reset_done_int),
        .I1(out[2]),
        .I2(out[3]),
        .I3(rx_fsm_reset_done_int_i_3__1_n_0),
        .I4(gt2_rx_fsm_reset_done_out),
        .O(rx_fsm_reset_done_int_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    rx_fsm_reset_done_int_i_2__1
       (.I0(data_out),
        .I1(time_out_1us_reg),
        .I2(reset_time_out_reg),
        .I3(out[0]),
        .I4(out[2]),
        .O(rx_fsm_reset_done_int));
  LUT6 #(
    .INIT(64'hCDCDCDCDF3F333F3)) 
    rx_fsm_reset_done_int_i_3__1
       (.I0(rx_state1),
        .I1(out[1]),
        .I2(data_out),
        .I3(time_out_1us_reg),
        .I4(reset_time_out_reg),
        .I5(out[0]),
        .O(rx_fsm_reset_done_int_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_46
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[7] ,
    gt2_rx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[7] ;
  input gt2_rx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[7] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt2_rx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__5 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__5
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(\mmcm_lock_count_reg[7] ),
        .I3(Q[0]),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_47
   (reset_time_out_reg,
    E,
    out,
    data_valid_sync,
    \FSM_sequential_rx_state_reg[0] ,
    reset_time_out_reg_0,
    \FSM_sequential_rx_state_reg[1] ,
    init_wait_done_reg,
    \FSM_sequential_rx_state_reg[2] ,
    time_out_2ms_reg,
    time_tlock_max_reg,
    \FSM_sequential_rx_state_reg[2]_0 ,
    \FSM_sequential_rx_state_reg[0]_0 ,
    rxresetdone_s3,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input data_valid_sync;
  input \FSM_sequential_rx_state_reg[0] ;
  input reset_time_out_reg_0;
  input \FSM_sequential_rx_state_reg[1] ;
  input init_wait_done_reg;
  input \FSM_sequential_rx_state_reg[2] ;
  input time_out_2ms_reg;
  input time_tlock_max_reg;
  input \FSM_sequential_rx_state_reg[2]_0 ;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input rxresetdone_s3;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_rx_state[3]_i_5__1_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire \FSM_sequential_rx_state_reg[2] ;
  wire \FSM_sequential_rx_state_reg[2]_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll0lock_sync;
  wire reset_time_out;
  wire reset_time_out_i_4__1_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire rxresetdone_s3;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_tlock_max_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF030B0F0B)) 
    \FSM_sequential_rx_state[3]_i_1__1 
       (.I0(\FSM_sequential_rx_state_reg[1] ),
        .I1(init_wait_done_reg),
        .I2(out[3]),
        .I3(out[0]),
        .I4(\FSM_sequential_rx_state[3]_i_5__1_n_0 ),
        .I5(\FSM_sequential_rx_state_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h000000F1F1F100F1)) 
    \FSM_sequential_rx_state[3]_i_5__1 
       (.I0(pll0lock_sync),
        .I1(time_out_2ms_reg),
        .I2(out[2]),
        .I3(time_tlock_max_reg),
        .I4(out[1]),
        .I5(\FSM_sequential_rx_state_reg[2]_0 ),
        .O(\FSM_sequential_rx_state[3]_i_5__1_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1__5
       (.I0(reset_time_out),
        .I1(\FSM_sequential_rx_state_reg[0] ),
        .I2(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    reset_time_out_i_2__5
       (.I0(reset_time_out_i_4__1_n_0),
        .I1(\FSM_sequential_rx_state_reg[0]_0 ),
        .I2(out[3]),
        .I3(out[1]),
        .I4(rxresetdone_s3),
        .I5(out[2]),
        .O(reset_time_out));
  LUT6 #(
    .INIT(64'h1055101010555555)) 
    reset_time_out_i_4__1
       (.I0(out[2]),
        .I1(out[3]),
        .I2(pll0lock_sync),
        .I3(out[1]),
        .I4(data_valid_sync),
        .I5(out[0]),
        .O(reset_time_out_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_48
   (data_out,
    data_in,
    gt2_rxusrclk_in);
  output data_out;
  input data_in;
  input gt2_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_49
   (data_out,
    gt2_rx_fsm_reset_done_out,
    gt2_rxusrclk_in);
  output data_out;
  input gt2_rx_fsm_reset_done_out;
  input gt2_rxusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rx_fsm_reset_done_out;
  wire gt2_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(gt2_rx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_50
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_51
   (data_out,
    gt2_txpmaresetdone_out,
    gt0_txoutclk_i2);
  output data_out;
  input gt2_txpmaresetdone_out;
  input gt0_txoutclk_i2;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txoutclk_i2;
  wire gt2_txpmaresetdone_out;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(gt2_txpmaresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_52
   (data_out,
    gt1_txresetdone_out,
    sysclk_in);
  output data_out;
  input gt1_txresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_txresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_53
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[7] ,
    gt1_tx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[7] ;
  input gt1_tx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_tx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[7] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_tx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__0 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__0
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(\mmcm_lock_count_reg[7] ),
        .I3(Q[0]),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_54
   (reset_time_out_reg,
    E,
    out,
    reset_time_out_reg_0,
    mmcm_lock_reclocked,
    txresetdone_s3,
    wait_time_done,
    \FSM_sequential_tx_state_reg[2] ,
    init_wait_done_reg,
    time_tlock_max_reg,
    pll_reset_asserted_reg,
    time_out_500us_reg,
    time_out_2ms_reg,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input reset_time_out_reg_0;
  input mmcm_lock_reclocked;
  input txresetdone_s3;
  input wait_time_done;
  input \FSM_sequential_tx_state_reg[2] ;
  input init_wait_done_reg;
  input time_tlock_max_reg;
  input pll_reset_asserted_reg;
  input time_out_500us_reg;
  input time_out_2ms_reg;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_tx_state[3]_i_7__0_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_8_n_0 ;
  wire \FSM_sequential_tx_state_reg[2] ;
  wire \FSM_sequential_tx_state_reg[3]_i_3__0_n_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire mmcm_lock_reclocked;
  wire [3:0]out;
  wire pll0lock_sync;
  wire pll_reset_asserted_reg;
  wire reset_time_out;
  wire reset_time_out_i_3__0_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_out_500us_reg;
  wire time_tlock_max_reg;
  wire txresetdone_s3;
  wire wait_time_done;

  LUT6 #(
    .INIT(64'h00AA00AA0FCF0FC0)) 
    \FSM_sequential_tx_state[3]_i_1__0 
       (.I0(\FSM_sequential_tx_state_reg[3]_i_3__0_n_0 ),
        .I1(wait_time_done),
        .I2(\FSM_sequential_tx_state_reg[2] ),
        .I3(out[3]),
        .I4(init_wait_done_reg),
        .I5(out[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_7__0 
       (.I0(mmcm_lock_reclocked),
        .I1(reset_time_out_reg_0),
        .I2(time_tlock_max_reg),
        .I3(out[2]),
        .I4(pll_reset_asserted_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_8 
       (.I0(txresetdone_s3),
        .I1(reset_time_out_reg_0),
        .I2(time_out_500us_reg),
        .I3(out[2]),
        .I4(time_out_2ms_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_8_n_0 ));
  MUXF7 \FSM_sequential_tx_state_reg[3]_i_3__0 
       (.I0(\FSM_sequential_tx_state[3]_i_7__0_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_8_n_0 ),
        .O(\FSM_sequential_tx_state_reg[3]_i_3__0_n_0 ),
        .S(out[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEAAFE0202AA02)) 
    reset_time_out_i_1__0
       (.I0(reset_time_out),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[3]),
        .I5(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h4C554C555F554F55)) 
    reset_time_out_i_2__0
       (.I0(out[3]),
        .I1(reset_time_out_i_3__0_n_0),
        .I2(out[2]),
        .I3(out[0]),
        .I4(mmcm_lock_reclocked),
        .I5(out[1]),
        .O(reset_time_out));
  LUT5 #(
    .INIT(32'hF4040404)) 
    reset_time_out_i_3__0
       (.I0(out[3]),
        .I1(pll0lock_sync),
        .I2(out[2]),
        .I3(out[1]),
        .I4(txresetdone_s3),
        .O(reset_time_out_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_55
   (data_out,
    data_in,
    gt1_txusrclk_in);
  output data_out;
  input data_in;
  input gt1_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_56
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_57
   (data_out,
    gt1_tx_fsm_reset_done_out,
    gt1_txusrclk_in);
  output data_out;
  input gt1_tx_fsm_reset_done_out;
  input gt1_txusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_tx_fsm_reset_done_out;
  wire gt1_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(gt1_tx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_58
   (mmcm_reset_i_reg,
    reset_time_out_reg,
    out,
    mmcm_lock_reclocked,
    gt1_rx_mmcm_reset_out,
    gt1_rx_cdrlocked_reg,
    data_in,
    sysclk_in);
  output mmcm_reset_i_reg;
  output reset_time_out_reg;
  input [3:0]out;
  input mmcm_lock_reclocked;
  input gt1_rx_mmcm_reset_out;
  input gt1_rx_cdrlocked_reg;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rx_cdrlocked_reg;
  wire gt1_rx_mmcm_reset_out;
  wire mmcm_lock_reclocked;
  wire mmcm_reset_i_reg;
  wire [3:0]out;
  wire reset_time_out_i_6__0_n_0;
  wire reset_time_out_reg;
  wire sysclk_in;
  wire txpmaresetdone_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(txpmaresetdone_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000050)) 
    mmcm_reset_i_i_1__0
       (.I0(out[2]),
        .I1(txpmaresetdone_sync),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[1]),
        .I5(gt1_rx_mmcm_reset_out),
        .O(mmcm_reset_i_reg));
  LUT6 #(
    .INIT(64'h888BB8B88888B8B8)) 
    reset_time_out_i_3__4
       (.I0(reset_time_out_i_6__0_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(gt1_rx_cdrlocked_reg),
        .O(reset_time_out_reg));
  LUT5 #(
    .INIT(32'h1111FFFD)) 
    reset_time_out_i_6__0
       (.I0(out[2]),
        .I1(out[1]),
        .I2(txpmaresetdone_sync),
        .I3(mmcm_lock_reclocked),
        .I4(out[3]),
        .O(reset_time_out_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_59
   (data_out,
    gt1_rxresetdone_out,
    sysclk_in);
  output data_out;
  input gt1_rxresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rxresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_60
   (\FSM_sequential_rx_state_reg[0] ,
    data_out,
    rx_fsm_reset_done_int_reg,
    D,
    out,
    dont_reset_on_data_error_in,
    time_out_100us_reg,
    reset_time_out_reg,
    gt1_rx_fsm_reset_done_out,
    rx_state16_out,
    \FSM_sequential_rx_state_reg[0]_0 ,
    time_out_wait_bypass_s3,
    time_out_1us_reg,
    time_out_2ms_reg,
    time_out_2ms_reg_0,
    gt1_data_valid_in,
    sysclk_in);
  output \FSM_sequential_rx_state_reg[0] ;
  output data_out;
  output rx_fsm_reset_done_int_reg;
  output [2:0]D;
  input [3:0]out;
  input dont_reset_on_data_error_in;
  input time_out_100us_reg;
  input reset_time_out_reg;
  input gt1_rx_fsm_reset_done_out;
  input rx_state16_out;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input time_out_wait_bypass_s3;
  input time_out_1us_reg;
  input time_out_2ms_reg;
  input time_out_2ms_reg_0;
  input gt1_data_valid_in;
  input sysclk_in;

  wire [2:0]D;
  wire \FSM_sequential_rx_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_8__0_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire dont_reset_on_data_error_in;
  wire gt1_data_valid_in;
  wire gt1_rx_fsm_reset_done_out;
  wire [3:0]out;
  wire reset_time_out_reg;
  wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_3__0_n_0;
  wire rx_fsm_reset_done_int_reg;
  wire rx_state1;
  wire rx_state16_out;
  wire sysclk_in;
  wire time_out_100us_reg;
  wire time_out_1us_reg;
  wire time_out_2ms_reg;
  wire time_out_2ms_reg_0;
  wire time_out_wait_bypass_s3;

  LUT6 #(
    .INIT(64'hFFFFFFFF00540044)) 
    \FSM_sequential_rx_state[0]_i_1__0 
       (.I0(time_out_2ms_reg),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(time_out_2ms_reg_0),
        .I5(\FSM_sequential_rx_state[0]_i_3__0_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h005500D5)) 
    \FSM_sequential_rx_state[0]_i_3__0 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(rx_state1),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_sequential_rx_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h001A005A001A505A)) 
    \FSM_sequential_rx_state[1]_i_1__0 
       (.I0(out[1]),
        .I1(rx_state16_out),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(rx_state1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_rx_state[1]_i_2__0 
       (.I0(dont_reset_on_data_error_in),
        .I1(time_out_100us_reg),
        .I2(data_out),
        .I3(reset_time_out_reg),
        .O(rx_state1));
  LUT4 #(
    .INIT(16'h6066)) 
    \FSM_sequential_rx_state[3]_i_2__0 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(\FSM_sequential_rx_state_reg[0]_0 ),
        .I3(\FSM_sequential_rx_state[3]_i_8__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0505044405000444)) 
    \FSM_sequential_rx_state[3]_i_6__0 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(data_out),
        .I4(out[0]),
        .I5(rx_state1),
        .O(\FSM_sequential_rx_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCCCCF0FFEEEE)) 
    \FSM_sequential_rx_state[3]_i_8__0 
       (.I0(time_out_wait_bypass_s3),
        .I1(out[2]),
        .I2(rx_state1),
        .I3(out[3]),
        .I4(out[0]),
        .I5(out[1]),
        .O(\FSM_sequential_rx_state[3]_i_8__0_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_data_valid_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    rx_fsm_reset_done_int_i_1__0
       (.I0(rx_fsm_reset_done_int),
        .I1(out[2]),
        .I2(out[3]),
        .I3(rx_fsm_reset_done_int_i_3__0_n_0),
        .I4(gt1_rx_fsm_reset_done_out),
        .O(rx_fsm_reset_done_int_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    rx_fsm_reset_done_int_i_2__0
       (.I0(data_out),
        .I1(time_out_1us_reg),
        .I2(reset_time_out_reg),
        .I3(out[0]),
        .I4(out[2]),
        .O(rx_fsm_reset_done_int));
  LUT6 #(
    .INIT(64'hCDCDCDCDF3F333F3)) 
    rx_fsm_reset_done_int_i_3__0
       (.I0(rx_state1),
        .I1(out[1]),
        .I2(data_out),
        .I3(time_out_1us_reg),
        .I4(reset_time_out_reg),
        .I5(out[0]),
        .O(rx_fsm_reset_done_int_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_61
   (SR,
    mmcm_lock_reclocked_reg,
    \mmcm_lock_count_reg[4] ,
    Q,
    mmcm_lock_reclocked,
    gt1_rx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input \mmcm_lock_count_reg[4] ;
  input [1:0]Q;
  input mmcm_lock_reclocked;
  input gt1_rx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt1_rx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__4 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__4
       (.I0(\mmcm_lock_count_reg[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mmcm_lock_reclocked),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_62
   (reset_time_out_reg,
    E,
    out,
    data_valid_sync,
    \FSM_sequential_rx_state_reg[0] ,
    reset_time_out_reg_0,
    \FSM_sequential_rx_state_reg[1] ,
    init_wait_done_reg,
    \FSM_sequential_rx_state_reg[2] ,
    time_out_2ms_reg,
    time_tlock_max_reg,
    \FSM_sequential_rx_state_reg[2]_0 ,
    \FSM_sequential_rx_state_reg[0]_0 ,
    rxresetdone_s3,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input data_valid_sync;
  input \FSM_sequential_rx_state_reg[0] ;
  input reset_time_out_reg_0;
  input \FSM_sequential_rx_state_reg[1] ;
  input init_wait_done_reg;
  input \FSM_sequential_rx_state_reg[2] ;
  input time_out_2ms_reg;
  input time_tlock_max_reg;
  input \FSM_sequential_rx_state_reg[2]_0 ;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input rxresetdone_s3;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_rx_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire \FSM_sequential_rx_state_reg[2] ;
  wire \FSM_sequential_rx_state_reg[2]_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll0lock_sync;
  wire reset_time_out;
  wire reset_time_out_i_4__0_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire rxresetdone_s3;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_tlock_max_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF030B0F0B)) 
    \FSM_sequential_rx_state[3]_i_1__0 
       (.I0(\FSM_sequential_rx_state_reg[1] ),
        .I1(init_wait_done_reg),
        .I2(out[3]),
        .I3(out[0]),
        .I4(\FSM_sequential_rx_state[3]_i_5__0_n_0 ),
        .I5(\FSM_sequential_rx_state_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h000000F1F1F100F1)) 
    \FSM_sequential_rx_state[3]_i_5__0 
       (.I0(pll0lock_sync),
        .I1(time_out_2ms_reg),
        .I2(out[2]),
        .I3(time_tlock_max_reg),
        .I4(out[1]),
        .I5(\FSM_sequential_rx_state_reg[2]_0 ),
        .O(\FSM_sequential_rx_state[3]_i_5__0_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1__4
       (.I0(reset_time_out),
        .I1(\FSM_sequential_rx_state_reg[0] ),
        .I2(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    reset_time_out_i_2__4
       (.I0(reset_time_out_i_4__0_n_0),
        .I1(\FSM_sequential_rx_state_reg[0]_0 ),
        .I2(out[3]),
        .I3(out[1]),
        .I4(rxresetdone_s3),
        .I5(out[2]),
        .O(reset_time_out));
  LUT6 #(
    .INIT(64'h1055101010555555)) 
    reset_time_out_i_4__0
       (.I0(out[2]),
        .I1(out[3]),
        .I2(pll0lock_sync),
        .I3(out[1]),
        .I4(data_valid_sync),
        .I5(out[0]),
        .O(reset_time_out_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_63
   (data_out,
    data_in,
    gt1_rxusrclk_in);
  output data_out;
  input data_in;
  input gt1_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_64
   (data_out,
    gt1_rx_fsm_reset_done_out,
    gt1_rxusrclk_in);
  output data_out;
  input gt1_rx_fsm_reset_done_out;
  input gt1_rxusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rx_fsm_reset_done_out;
  wire gt1_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(gt1_rx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_65
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_66
   (data_out,
    gt1_txpmaresetdone_out,
    gt0_txoutclk_i2);
  output data_out;
  input gt1_txpmaresetdone_out;
  input gt0_txoutclk_i2;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txoutclk_i2;
  wire gt1_txpmaresetdone_out;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(gt1_txpmaresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_67
   (data_out,
    gt0_txresetdone_out,
    sysclk_in);
  output data_out;
  input gt0_txresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_68
   (SR,
    mmcm_lock_reclocked_reg,
    \mmcm_lock_count_reg[4] ,
    Q,
    mmcm_lock_reclocked,
    gt0_tx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input \mmcm_lock_count_reg[4] ;
  input [1:0]Q;
  input mmcm_lock_reclocked;
  input gt0_tx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_tx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_tx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1
       (.I0(\mmcm_lock_count_reg[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mmcm_lock_reclocked),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_69
   (reset_time_out_reg,
    E,
    out,
    reset_time_out_reg_0,
    mmcm_lock_reclocked,
    txresetdone_s3,
    wait_time_done,
    \FSM_sequential_tx_state_reg[2] ,
    init_wait_done_reg,
    time_tlock_max_reg,
    pll_reset_asserted_reg,
    time_out_500us_reg,
    time_out_2ms_reg,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input reset_time_out_reg_0;
  input mmcm_lock_reclocked;
  input txresetdone_s3;
  input wait_time_done;
  input \FSM_sequential_tx_state_reg[2] ;
  input init_wait_done_reg;
  input time_tlock_max_reg;
  input pll_reset_asserted_reg;
  input time_out_500us_reg;
  input time_out_2ms_reg;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_tx_state[3]_i_6_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_7_n_0 ;
  wire \FSM_sequential_tx_state_reg[2] ;
  wire \FSM_sequential_tx_state_reg[3]_i_3_n_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire mmcm_lock_reclocked;
  wire [3:0]out;
  wire pll0lock_sync;
  wire pll_reset_asserted_reg;
  wire reset_time_out;
  wire reset_time_out_i_3_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_out_500us_reg;
  wire time_tlock_max_reg;
  wire txresetdone_s3;
  wire wait_time_done;

  LUT6 #(
    .INIT(64'h00AA00AA0FCF0FC0)) 
    \FSM_sequential_tx_state[3]_i_1 
       (.I0(\FSM_sequential_tx_state_reg[3]_i_3_n_0 ),
        .I1(wait_time_done),
        .I2(\FSM_sequential_tx_state_reg[2] ),
        .I3(out[3]),
        .I4(init_wait_done_reg),
        .I5(out[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_6 
       (.I0(mmcm_lock_reclocked),
        .I1(reset_time_out_reg_0),
        .I2(time_tlock_max_reg),
        .I3(out[2]),
        .I4(pll_reset_asserted_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \FSM_sequential_tx_state[3]_i_7 
       (.I0(txresetdone_s3),
        .I1(reset_time_out_reg_0),
        .I2(time_out_500us_reg),
        .I3(out[2]),
        .I4(time_out_2ms_reg),
        .I5(pll0lock_sync),
        .O(\FSM_sequential_tx_state[3]_i_7_n_0 ));
  MUXF7 \FSM_sequential_tx_state_reg[3]_i_3 
       (.I0(\FSM_sequential_tx_state[3]_i_6_n_0 ),
        .I1(\FSM_sequential_tx_state[3]_i_7_n_0 ),
        .O(\FSM_sequential_tx_state_reg[3]_i_3_n_0 ),
        .S(out[1]));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFEFAA202020AA)) 
    reset_time_out_i_1
       (.I0(reset_time_out),
        .I1(out[3]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h4C554C555F554F55)) 
    reset_time_out_i_2
       (.I0(out[3]),
        .I1(reset_time_out_i_3_n_0),
        .I2(out[2]),
        .I3(out[0]),
        .I4(mmcm_lock_reclocked),
        .I5(out[1]),
        .O(reset_time_out));
  LUT5 #(
    .INIT(32'hF4040404)) 
    reset_time_out_i_3
       (.I0(out[3]),
        .I1(pll0lock_sync),
        .I2(out[2]),
        .I3(out[1]),
        .I4(txresetdone_s3),
        .O(reset_time_out_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_70
   (data_out,
    data_in,
    gt0_txusrclk_in);
  output data_out;
  input data_in;
  input gt0_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_71
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_72
   (data_out,
    gt0_tx_fsm_reset_done_out,
    gt0_txusrclk_in);
  output data_out;
  input gt0_tx_fsm_reset_done_out;
  input gt0_txusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_tx_fsm_reset_done_out;
  wire gt0_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(gt0_tx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_73
   (mmcm_reset_i_reg,
    reset_time_out_reg,
    out,
    mmcm_lock_reclocked,
    gt0_rx_mmcm_reset_out,
    gt0_rx_cdrlocked_reg,
    data_in,
    sysclk_in);
  output mmcm_reset_i_reg;
  output reset_time_out_reg;
  input [3:0]out;
  input mmcm_lock_reclocked;
  input gt0_rx_mmcm_reset_out;
  input gt0_rx_cdrlocked_reg;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rx_cdrlocked_reg;
  wire gt0_rx_mmcm_reset_out;
  wire mmcm_lock_reclocked;
  wire mmcm_reset_i_reg;
  wire [3:0]out;
  wire reset_time_out_i_6_n_0;
  wire reset_time_out_reg;
  wire sysclk_in;
  wire txpmaresetdone_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(txpmaresetdone_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000050)) 
    mmcm_reset_i_i_1
       (.I0(out[2]),
        .I1(txpmaresetdone_sync),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[1]),
        .I5(gt0_rx_mmcm_reset_out),
        .O(mmcm_reset_i_reg));
  LUT6 #(
    .INIT(64'h888BB8B88888B8B8)) 
    reset_time_out_i_3__3
       (.I0(reset_time_out_i_6_n_0),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(gt0_rx_cdrlocked_reg),
        .O(reset_time_out_reg));
  LUT5 #(
    .INIT(32'h1111FFFD)) 
    reset_time_out_i_6
       (.I0(out[2]),
        .I1(out[1]),
        .I2(txpmaresetdone_sync),
        .I3(mmcm_lock_reclocked),
        .I4(out[3]),
        .O(reset_time_out_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_74
   (data_out,
    gt0_rxresetdone_out,
    sysclk_in);
  output data_out;
  input gt0_rxresetdone_out;
  input sysclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxresetdone_out;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_75
   (\FSM_sequential_rx_state_reg[0] ,
    data_out,
    rx_fsm_reset_done_int_reg,
    D,
    out,
    dont_reset_on_data_error_in,
    time_out_100us_reg,
    reset_time_out_reg,
    gt0_rx_fsm_reset_done_out,
    rx_state16_out,
    \FSM_sequential_rx_state_reg[0]_0 ,
    time_out_wait_bypass_s3,
    time_out_1us_reg,
    time_out_2ms_reg,
    time_out_2ms_reg_0,
    gt0_data_valid_in,
    sysclk_in);
  output \FSM_sequential_rx_state_reg[0] ;
  output data_out;
  output rx_fsm_reset_done_int_reg;
  output [2:0]D;
  input [3:0]out;
  input dont_reset_on_data_error_in;
  input time_out_100us_reg;
  input reset_time_out_reg;
  input gt0_rx_fsm_reset_done_out;
  input rx_state16_out;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input time_out_wait_bypass_s3;
  input time_out_1us_reg;
  input time_out_2ms_reg;
  input time_out_2ms_reg_0;
  input gt0_data_valid_in;
  input sysclk_in;

  wire [2:0]D;
  wire \FSM_sequential_rx_state[0]_i_3_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_8_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire dont_reset_on_data_error_in;
  wire gt0_data_valid_in;
  wire gt0_rx_fsm_reset_done_out;
  wire [3:0]out;
  wire reset_time_out_reg;
  wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_3_n_0;
  wire rx_fsm_reset_done_int_reg;
  wire rx_state1;
  wire rx_state16_out;
  wire sysclk_in;
  wire time_out_100us_reg;
  wire time_out_1us_reg;
  wire time_out_2ms_reg;
  wire time_out_2ms_reg_0;
  wire time_out_wait_bypass_s3;

  LUT6 #(
    .INIT(64'hFFFFFFFF00540044)) 
    \FSM_sequential_rx_state[0]_i_1 
       (.I0(time_out_2ms_reg),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(time_out_2ms_reg_0),
        .I5(\FSM_sequential_rx_state[0]_i_3_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h005500D5)) 
    \FSM_sequential_rx_state[0]_i_3 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(rx_state1),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_sequential_rx_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h001A005A001A505A)) 
    \FSM_sequential_rx_state[1]_i_1 
       (.I0(out[1]),
        .I1(rx_state16_out),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(rx_state1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_rx_state[1]_i_2 
       (.I0(dont_reset_on_data_error_in),
        .I1(time_out_100us_reg),
        .I2(data_out),
        .I3(reset_time_out_reg),
        .O(rx_state1));
  LUT4 #(
    .INIT(16'h6066)) 
    \FSM_sequential_rx_state[3]_i_2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(\FSM_sequential_rx_state_reg[0]_0 ),
        .I3(\FSM_sequential_rx_state[3]_i_8_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0505044405000444)) 
    \FSM_sequential_rx_state[3]_i_6 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(data_out),
        .I4(out[0]),
        .I5(rx_state1),
        .O(\FSM_sequential_rx_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCCCCF0FFEEEE)) 
    \FSM_sequential_rx_state[3]_i_8 
       (.I0(time_out_wait_bypass_s3),
        .I1(out[2]),
        .I2(rx_state1),
        .I3(out[3]),
        .I4(out[0]),
        .I5(out[1]),
        .O(\FSM_sequential_rx_state[3]_i_8_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_data_valid_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    rx_fsm_reset_done_int_i_1
       (.I0(rx_fsm_reset_done_int),
        .I1(out[2]),
        .I2(out[3]),
        .I3(rx_fsm_reset_done_int_i_3_n_0),
        .I4(gt0_rx_fsm_reset_done_out),
        .O(rx_fsm_reset_done_int_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    rx_fsm_reset_done_int_i_2
       (.I0(data_out),
        .I1(time_out_1us_reg),
        .I2(reset_time_out_reg),
        .I3(out[0]),
        .I4(out[2]),
        .O(rx_fsm_reset_done_int));
  LUT6 #(
    .INIT(64'hCDCDCDCDF3F333F3)) 
    rx_fsm_reset_done_int_i_3
       (.I0(rx_state1),
        .I1(out[1]),
        .I2(data_out),
        .I3(time_out_1us_reg),
        .I4(reset_time_out_reg),
        .I5(out[0]),
        .O(rx_fsm_reset_done_int_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_76
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[7] ,
    gt0_rx_mmcm_lock_in,
    sysclk_in);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[7] ;
  input gt0_rx_mmcm_lock_in;
  input sysclk_in;

  wire [1:0]Q;
  wire [0:0]SR;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rx_mmcm_lock_in;
  wire \mmcm_lock_count_reg[7] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_rx_mmcm_lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[9]_i_1__3 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mmcm_lock_reclocked_i_1__3
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(\mmcm_lock_count_reg[7] ),
        .I3(Q[0]),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_77
   (reset_time_out_reg,
    E,
    out,
    data_valid_sync,
    \FSM_sequential_rx_state_reg[0] ,
    reset_time_out_reg_0,
    \FSM_sequential_rx_state_reg[1] ,
    init_wait_done_reg,
    \FSM_sequential_rx_state_reg[2] ,
    time_out_2ms_reg,
    time_tlock_max_reg,
    \FSM_sequential_rx_state_reg[2]_0 ,
    \FSM_sequential_rx_state_reg[0]_0 ,
    rxresetdone_s3,
    gt0_pll0lock_in,
    sysclk_in);
  output reset_time_out_reg;
  output [0:0]E;
  input [3:0]out;
  input data_valid_sync;
  input \FSM_sequential_rx_state_reg[0] ;
  input reset_time_out_reg_0;
  input \FSM_sequential_rx_state_reg[1] ;
  input init_wait_done_reg;
  input \FSM_sequential_rx_state_reg[2] ;
  input time_out_2ms_reg;
  input time_tlock_max_reg;
  input \FSM_sequential_rx_state_reg[2]_0 ;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input rxresetdone_s3;
  input gt0_pll0lock_in;
  input sysclk_in;

  wire [0:0]E;
  wire \FSM_sequential_rx_state[3]_i_5_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire \FSM_sequential_rx_state_reg[2] ;
  wire \FSM_sequential_rx_state_reg[2]_0 ;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire gt0_pll0lock_in;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll0lock_sync;
  wire reset_time_out;
  wire reset_time_out_i_4_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire rxresetdone_s3;
  wire sysclk_in;
  wire time_out_2ms_reg;
  wire time_tlock_max_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF030B0F0B)) 
    \FSM_sequential_rx_state[3]_i_1 
       (.I0(\FSM_sequential_rx_state_reg[1] ),
        .I1(init_wait_done_reg),
        .I2(out[3]),
        .I3(out[0]),
        .I4(\FSM_sequential_rx_state[3]_i_5_n_0 ),
        .I5(\FSM_sequential_rx_state_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h000000F1F1F100F1)) 
    \FSM_sequential_rx_state[3]_i_5 
       (.I0(pll0lock_sync),
        .I1(time_out_2ms_reg),
        .I2(out[2]),
        .I3(time_tlock_max_reg),
        .I4(out[1]),
        .I5(\FSM_sequential_rx_state_reg[2]_0 ),
        .O(\FSM_sequential_rx_state[3]_i_5_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(gt0_pll0lock_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(pll0lock_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1__3
       (.I0(reset_time_out),
        .I1(\FSM_sequential_rx_state_reg[0] ),
        .I2(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    reset_time_out_i_2__3
       (.I0(reset_time_out_i_4_n_0),
        .I1(\FSM_sequential_rx_state_reg[0]_0 ),
        .I2(out[3]),
        .I3(out[1]),
        .I4(rxresetdone_s3),
        .I5(out[2]),
        .O(reset_time_out));
  LUT6 #(
    .INIT(64'h1055101010555555)) 
    reset_time_out_i_4
       (.I0(out[2]),
        .I1(out[3]),
        .I2(pll0lock_sync),
        .I3(out[1]),
        .I4(data_valid_sync),
        .I5(out[0]),
        .O(reset_time_out_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_78
   (data_out,
    data_in,
    gt0_rxusrclk_in);
  output data_out;
  input data_in;
  input gt0_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_79
   (data_out,
    gt0_rx_fsm_reset_done_out,
    gt0_rxusrclk_in);
  output data_out;
  input gt0_rx_fsm_reset_done_out;
  input gt0_rxusrclk_in;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rx_fsm_reset_done_out;
  wire gt0_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(gt0_rx_fsm_reset_done_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_80
   (data_out,
    data_in,
    sysclk_in);
  output data_out;
  input data_in;
  input sysclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire sysclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(sysclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_81
   (data_out,
    gt0_txpmaresetdone_out,
    gt0_txoutclk_i2);
  output data_out;
  input gt0_txpmaresetdone_out;
  input gt0_txoutclk_i2;

  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txoutclk_i2;
  wire gt0_txpmaresetdone_out;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(gt0_txpmaresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txoutclk_i2),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtp_sync_block" *) 
module gtp_gtp_sync_block_9
   (\FSM_sequential_state_reg[0] ,
    data_out,
    rxpmaresetdone_sss,
    data_in,
    gt3_drpclk_in);
  output \FSM_sequential_state_reg[0] ;
  output data_out;
  input rxpmaresetdone_sss;
  input data_in;
  input gt3_drpclk_in;

  wire \FSM_sequential_state_reg[0] ;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_drpclk_in;
  wire rxpmaresetdone_sss;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[0]_i_2__6 
       (.I0(rxpmaresetdone_sss),
        .I1(data_out),
        .O(\FSM_sequential_state_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt3_drpclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
