
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001772  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00001772  000017e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  00001804  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00001ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  00001f55  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001de  00000000  00000000  000020b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002136  00000000  00000000  00002293  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f0e  00000000  00000000  000043c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001755  00000000  00000000  000052d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e0  00000000  00000000  00006a2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003c2  00000000  00000000  00006c0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a79  00000000  00000000  00006fce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 00000588  00000000  00000000  00007a47  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000060  00000000  00000000  00007fcf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e7       	ldi	r30, 0x72	; 114
      68:	f7 e1       	ldi	r31, 0x17	; 23
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
      76:	0e 94 59 05 	call	0xab2	; 0xab2 <main>
      7a:	0c 94 b7 0b 	jmp	0x176e	; 0x176e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <lcd_command>:
void lcd_command(unsigned char cmd)
{
      82:	0f 93       	push	r16
      84:	1f 93       	push	r17
      86:	df 93       	push	r29
      88:	cf 93       	push	r28
      8a:	cd b7       	in	r28, 0x3d	; 61
      8c:	de b7       	in	r29, 0x3e	; 62
      8e:	e9 97       	sbiw	r28, 0x39	; 57
      90:	0f b6       	in	r0, 0x3f	; 63
      92:	f8 94       	cli
      94:	de bf       	out	0x3e, r29	; 62
      96:	0f be       	out	0x3f, r0	; 63
      98:	cd bf       	out	0x3d, r28	; 61
      9a:	89 af       	std	Y+57, r24	; 0x39
lcd=cmd&0xF0;
      9c:	88 e3       	ldi	r24, 0x38	; 56
      9e:	90 e0       	ldi	r25, 0x00	; 0
      a0:	29 ad       	ldd	r18, Y+57	; 0x39
      a2:	20 7f       	andi	r18, 0xF0	; 240
      a4:	fc 01       	movw	r30, r24
      a6:	20 83       	st	Z, r18
lcd|=0x04;
      a8:	88 e3       	ldi	r24, 0x38	; 56
      aa:	90 e0       	ldi	r25, 0x00	; 0
      ac:	28 e3       	ldi	r18, 0x38	; 56
      ae:	30 e0       	ldi	r19, 0x00	; 0
      b0:	f9 01       	movw	r30, r18
      b2:	20 81       	ld	r18, Z
      b4:	24 60       	ori	r18, 0x04	; 4
      b6:	fc 01       	movw	r30, r24
      b8:	20 83       	st	Z, r18
      ba:	80 e0       	ldi	r24, 0x00	; 0
      bc:	90 e0       	ldi	r25, 0x00	; 0
      be:	a0 e8       	ldi	r26, 0x80	; 128
      c0:	bf e3       	ldi	r27, 0x3F	; 63
      c2:	89 83       	std	Y+1, r24	; 0x01
      c4:	9a 83       	std	Y+2, r25	; 0x02
      c6:	ab 83       	std	Y+3, r26	; 0x03
      c8:	bc 83       	std	Y+4, r27	; 0x04
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
      ca:	69 81       	ldd	r22, Y+1	; 0x01
      cc:	7a 81       	ldd	r23, Y+2	; 0x02
      ce:	8b 81       	ldd	r24, Y+3	; 0x03
      d0:	9c 81       	ldd	r25, Y+4	; 0x04
      d2:	20 e0       	ldi	r18, 0x00	; 0
      d4:	30 e0       	ldi	r19, 0x00	; 0
      d6:	4a e7       	ldi	r20, 0x7A	; 122
      d8:	55 e4       	ldi	r21, 0x45	; 69
      da:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
      de:	dc 01       	movw	r26, r24
      e0:	cb 01       	movw	r24, r22
      e2:	8d 83       	std	Y+5, r24	; 0x05
      e4:	9e 83       	std	Y+6, r25	; 0x06
      e6:	af 83       	std	Y+7, r26	; 0x07
      e8:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
      ea:	11 e0       	ldi	r17, 0x01	; 1
      ec:	6d 81       	ldd	r22, Y+5	; 0x05
      ee:	7e 81       	ldd	r23, Y+6	; 0x06
      f0:	8f 81       	ldd	r24, Y+7	; 0x07
      f2:	98 85       	ldd	r25, Y+8	; 0x08
      f4:	20 e0       	ldi	r18, 0x00	; 0
      f6:	30 e0       	ldi	r19, 0x00	; 0
      f8:	40 e8       	ldi	r20, 0x80	; 128
      fa:	5f e3       	ldi	r21, 0x3F	; 63
      fc:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     100:	88 23       	and	r24, r24
     102:	0c f0       	brlt	.+2      	; 0x106 <lcd_command+0x84>
     104:	10 e0       	ldi	r17, 0x00	; 0
     106:	11 23       	and	r17, r17
     108:	29 f0       	breq	.+10     	; 0x114 <lcd_command+0x92>
		__ticks = 1;
     10a:	81 e0       	ldi	r24, 0x01	; 1
     10c:	90 e0       	ldi	r25, 0x00	; 0
     10e:	9a 87       	std	Y+10, r25	; 0x0a
     110:	89 87       	std	Y+9, r24	; 0x09
     112:	46 c0       	rjmp	.+140    	; 0x1a0 <lcd_command+0x11e>
	else if (__tmp > 65535)
     114:	11 e0       	ldi	r17, 0x01	; 1
     116:	6d 81       	ldd	r22, Y+5	; 0x05
     118:	7e 81       	ldd	r23, Y+6	; 0x06
     11a:	8f 81       	ldd	r24, Y+7	; 0x07
     11c:	98 85       	ldd	r25, Y+8	; 0x08
     11e:	20 e0       	ldi	r18, 0x00	; 0
     120:	3f ef       	ldi	r19, 0xFF	; 255
     122:	4f e7       	ldi	r20, 0x7F	; 127
     124:	57 e4       	ldi	r21, 0x47	; 71
     126:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     12a:	18 16       	cp	r1, r24
     12c:	0c f0       	brlt	.+2      	; 0x130 <lcd_command+0xae>
     12e:	10 e0       	ldi	r17, 0x00	; 0
     130:	11 23       	and	r17, r17
     132:	61 f1       	breq	.+88     	; 0x18c <lcd_command+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     134:	69 81       	ldd	r22, Y+1	; 0x01
     136:	7a 81       	ldd	r23, Y+2	; 0x02
     138:	8b 81       	ldd	r24, Y+3	; 0x03
     13a:	9c 81       	ldd	r25, Y+4	; 0x04
     13c:	20 e0       	ldi	r18, 0x00	; 0
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	40 e2       	ldi	r20, 0x20	; 32
     142:	51 e4       	ldi	r21, 0x41	; 65
     144:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     148:	dc 01       	movw	r26, r24
     14a:	cb 01       	movw	r24, r22
     14c:	bc 01       	movw	r22, r24
     14e:	cd 01       	movw	r24, r26
     150:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     154:	dc 01       	movw	r26, r24
     156:	cb 01       	movw	r24, r22
     158:	9a 87       	std	Y+10, r25	; 0x0a
     15a:	89 87       	std	Y+9, r24	; 0x09
     15c:	12 c0       	rjmp	.+36     	; 0x182 <lcd_command+0x100>
     15e:	80 e9       	ldi	r24, 0x90	; 144
     160:	91 e0       	ldi	r25, 0x01	; 1
     162:	9c 87       	std	Y+12, r25	; 0x0c
     164:	8b 87       	std	Y+11, r24	; 0x0b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     166:	8b 85       	ldd	r24, Y+11	; 0x0b
     168:	9c 85       	ldd	r25, Y+12	; 0x0c
     16a:	8c 01       	movw	r16, r24
     16c:	c8 01       	movw	r24, r16
     16e:	01 97       	sbiw	r24, 0x01	; 1
     170:	f1 f7       	brne	.-4      	; 0x16e <lcd_command+0xec>
     172:	8c 01       	movw	r16, r24
     174:	1c 87       	std	Y+12, r17	; 0x0c
     176:	0b 87       	std	Y+11, r16	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     178:	89 85       	ldd	r24, Y+9	; 0x09
     17a:	9a 85       	ldd	r25, Y+10	; 0x0a
     17c:	01 97       	sbiw	r24, 0x01	; 1
     17e:	9a 87       	std	Y+10, r25	; 0x0a
     180:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     182:	89 85       	ldd	r24, Y+9	; 0x09
     184:	9a 85       	ldd	r25, Y+10	; 0x0a
     186:	00 97       	sbiw	r24, 0x00	; 0
     188:	51 f7       	brne	.-44     	; 0x15e <lcd_command+0xdc>
     18a:	17 c0       	rjmp	.+46     	; 0x1ba <lcd_command+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     18c:	6d 81       	ldd	r22, Y+5	; 0x05
     18e:	7e 81       	ldd	r23, Y+6	; 0x06
     190:	8f 81       	ldd	r24, Y+7	; 0x07
     192:	98 85       	ldd	r25, Y+8	; 0x08
     194:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     198:	dc 01       	movw	r26, r24
     19a:	cb 01       	movw	r24, r22
     19c:	9a 87       	std	Y+10, r25	; 0x0a
     19e:	89 87       	std	Y+9, r24	; 0x09
     1a0:	89 85       	ldd	r24, Y+9	; 0x09
     1a2:	9a 85       	ldd	r25, Y+10	; 0x0a
     1a4:	9e 87       	std	Y+14, r25	; 0x0e
     1a6:	8d 87       	std	Y+13, r24	; 0x0d
     1a8:	8d 85       	ldd	r24, Y+13	; 0x0d
     1aa:	9e 85       	ldd	r25, Y+14	; 0x0e
     1ac:	8c 01       	movw	r16, r24
     1ae:	f8 01       	movw	r30, r16
     1b0:	31 97       	sbiw	r30, 0x01	; 1
     1b2:	f1 f7       	brne	.-4      	; 0x1b0 <lcd_command+0x12e>
     1b4:	8f 01       	movw	r16, r30
     1b6:	1e 87       	std	Y+14, r17	; 0x0e
     1b8:	0d 87       	std	Y+13, r16	; 0x0d
_delay_ms(1);
lcd&=0xF0;
     1ba:	88 e3       	ldi	r24, 0x38	; 56
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	28 e3       	ldi	r18, 0x38	; 56
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	f9 01       	movw	r30, r18
     1c4:	20 81       	ld	r18, Z
     1c6:	20 7f       	andi	r18, 0xF0	; 240
     1c8:	fc 01       	movw	r30, r24
     1ca:	20 83       	st	Z, r18
     1cc:	80 e0       	ldi	r24, 0x00	; 0
     1ce:	90 e0       	ldi	r25, 0x00	; 0
     1d0:	a0 e8       	ldi	r26, 0x80	; 128
     1d2:	bf e3       	ldi	r27, 0x3F	; 63
     1d4:	8f 87       	std	Y+15, r24	; 0x0f
     1d6:	98 8b       	std	Y+16, r25	; 0x10
     1d8:	a9 8b       	std	Y+17, r26	; 0x11
     1da:	ba 8b       	std	Y+18, r27	; 0x12
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     1dc:	6f 85       	ldd	r22, Y+15	; 0x0f
     1de:	78 89       	ldd	r23, Y+16	; 0x10
     1e0:	89 89       	ldd	r24, Y+17	; 0x11
     1e2:	9a 89       	ldd	r25, Y+18	; 0x12
     1e4:	20 e0       	ldi	r18, 0x00	; 0
     1e6:	30 e0       	ldi	r19, 0x00	; 0
     1e8:	4a e7       	ldi	r20, 0x7A	; 122
     1ea:	55 e4       	ldi	r21, 0x45	; 69
     1ec:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     1f0:	dc 01       	movw	r26, r24
     1f2:	cb 01       	movw	r24, r22
     1f4:	8b 8b       	std	Y+19, r24	; 0x13
     1f6:	9c 8b       	std	Y+20, r25	; 0x14
     1f8:	ad 8b       	std	Y+21, r26	; 0x15
     1fa:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
     1fc:	11 e0       	ldi	r17, 0x01	; 1
     1fe:	6b 89       	ldd	r22, Y+19	; 0x13
     200:	7c 89       	ldd	r23, Y+20	; 0x14
     202:	8d 89       	ldd	r24, Y+21	; 0x15
     204:	9e 89       	ldd	r25, Y+22	; 0x16
     206:	20 e0       	ldi	r18, 0x00	; 0
     208:	30 e0       	ldi	r19, 0x00	; 0
     20a:	40 e8       	ldi	r20, 0x80	; 128
     20c:	5f e3       	ldi	r21, 0x3F	; 63
     20e:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     212:	88 23       	and	r24, r24
     214:	0c f0       	brlt	.+2      	; 0x218 <lcd_command+0x196>
     216:	10 e0       	ldi	r17, 0x00	; 0
     218:	11 23       	and	r17, r17
     21a:	29 f0       	breq	.+10     	; 0x226 <lcd_command+0x1a4>
		__ticks = 1;
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	98 8f       	std	Y+24, r25	; 0x18
     222:	8f 8b       	std	Y+23, r24	; 0x17
     224:	46 c0       	rjmp	.+140    	; 0x2b2 <lcd_command+0x230>
	else if (__tmp > 65535)
     226:	11 e0       	ldi	r17, 0x01	; 1
     228:	6b 89       	ldd	r22, Y+19	; 0x13
     22a:	7c 89       	ldd	r23, Y+20	; 0x14
     22c:	8d 89       	ldd	r24, Y+21	; 0x15
     22e:	9e 89       	ldd	r25, Y+22	; 0x16
     230:	20 e0       	ldi	r18, 0x00	; 0
     232:	3f ef       	ldi	r19, 0xFF	; 255
     234:	4f e7       	ldi	r20, 0x7F	; 127
     236:	57 e4       	ldi	r21, 0x47	; 71
     238:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     23c:	18 16       	cp	r1, r24
     23e:	0c f0       	brlt	.+2      	; 0x242 <lcd_command+0x1c0>
     240:	10 e0       	ldi	r17, 0x00	; 0
     242:	11 23       	and	r17, r17
     244:	61 f1       	breq	.+88     	; 0x29e <lcd_command+0x21c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     246:	6f 85       	ldd	r22, Y+15	; 0x0f
     248:	78 89       	ldd	r23, Y+16	; 0x10
     24a:	89 89       	ldd	r24, Y+17	; 0x11
     24c:	9a 89       	ldd	r25, Y+18	; 0x12
     24e:	20 e0       	ldi	r18, 0x00	; 0
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	40 e2       	ldi	r20, 0x20	; 32
     254:	51 e4       	ldi	r21, 0x41	; 65
     256:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     25a:	dc 01       	movw	r26, r24
     25c:	cb 01       	movw	r24, r22
     25e:	bc 01       	movw	r22, r24
     260:	cd 01       	movw	r24, r26
     262:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     266:	dc 01       	movw	r26, r24
     268:	cb 01       	movw	r24, r22
     26a:	98 8f       	std	Y+24, r25	; 0x18
     26c:	8f 8b       	std	Y+23, r24	; 0x17
     26e:	12 c0       	rjmp	.+36     	; 0x294 <lcd_command+0x212>
     270:	80 e9       	ldi	r24, 0x90	; 144
     272:	91 e0       	ldi	r25, 0x01	; 1
     274:	9a 8f       	std	Y+26, r25	; 0x1a
     276:	89 8f       	std	Y+25, r24	; 0x19
     278:	89 8d       	ldd	r24, Y+25	; 0x19
     27a:	9a 8d       	ldd	r25, Y+26	; 0x1a
     27c:	8c 01       	movw	r16, r24
     27e:	c8 01       	movw	r24, r16
     280:	01 97       	sbiw	r24, 0x01	; 1
     282:	f1 f7       	brne	.-4      	; 0x280 <lcd_command+0x1fe>
     284:	8c 01       	movw	r16, r24
     286:	1a 8f       	std	Y+26, r17	; 0x1a
     288:	09 8f       	std	Y+25, r16	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     28a:	8f 89       	ldd	r24, Y+23	; 0x17
     28c:	98 8d       	ldd	r25, Y+24	; 0x18
     28e:	01 97       	sbiw	r24, 0x01	; 1
     290:	98 8f       	std	Y+24, r25	; 0x18
     292:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     294:	8f 89       	ldd	r24, Y+23	; 0x17
     296:	98 8d       	ldd	r25, Y+24	; 0x18
     298:	00 97       	sbiw	r24, 0x00	; 0
     29a:	51 f7       	brne	.-44     	; 0x270 <lcd_command+0x1ee>
     29c:	17 c0       	rjmp	.+46     	; 0x2cc <lcd_command+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     29e:	6b 89       	ldd	r22, Y+19	; 0x13
     2a0:	7c 89       	ldd	r23, Y+20	; 0x14
     2a2:	8d 89       	ldd	r24, Y+21	; 0x15
     2a4:	9e 89       	ldd	r25, Y+22	; 0x16
     2a6:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     2aa:	dc 01       	movw	r26, r24
     2ac:	cb 01       	movw	r24, r22
     2ae:	98 8f       	std	Y+24, r25	; 0x18
     2b0:	8f 8b       	std	Y+23, r24	; 0x17
     2b2:	8f 89       	ldd	r24, Y+23	; 0x17
     2b4:	98 8d       	ldd	r25, Y+24	; 0x18
     2b6:	9c 8f       	std	Y+28, r25	; 0x1c
     2b8:	8b 8f       	std	Y+27, r24	; 0x1b
     2ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
     2bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     2be:	8c 01       	movw	r16, r24
     2c0:	f8 01       	movw	r30, r16
     2c2:	31 97       	sbiw	r30, 0x01	; 1
     2c4:	f1 f7       	brne	.-4      	; 0x2c2 <lcd_command+0x240>
     2c6:	8f 01       	movw	r16, r30
     2c8:	1c 8f       	std	Y+28, r17	; 0x1c
     2ca:	0b 8f       	std	Y+27, r16	; 0x1b
_delay_ms(1);
lcd=(cmd<<4)&0xF0;
     2cc:	88 e3       	ldi	r24, 0x38	; 56
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	29 ad       	ldd	r18, Y+57	; 0x39
     2d2:	22 2f       	mov	r18, r18
     2d4:	30 e0       	ldi	r19, 0x00	; 0
     2d6:	22 95       	swap	r18
     2d8:	32 95       	swap	r19
     2da:	30 7f       	andi	r19, 0xF0	; 240
     2dc:	32 27       	eor	r19, r18
     2de:	20 7f       	andi	r18, 0xF0	; 240
     2e0:	32 27       	eor	r19, r18
     2e2:	fc 01       	movw	r30, r24
     2e4:	20 83       	st	Z, r18
lcd|=0x04;
     2e6:	88 e3       	ldi	r24, 0x38	; 56
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	28 e3       	ldi	r18, 0x38	; 56
     2ec:	30 e0       	ldi	r19, 0x00	; 0
     2ee:	f9 01       	movw	r30, r18
     2f0:	20 81       	ld	r18, Z
     2f2:	24 60       	ori	r18, 0x04	; 4
     2f4:	fc 01       	movw	r30, r24
     2f6:	20 83       	st	Z, r18
     2f8:	80 e0       	ldi	r24, 0x00	; 0
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	a0 e8       	ldi	r26, 0x80	; 128
     2fe:	bf e3       	ldi	r27, 0x3F	; 63
     300:	8d 8f       	std	Y+29, r24	; 0x1d
     302:	9e 8f       	std	Y+30, r25	; 0x1e
     304:	af 8f       	std	Y+31, r26	; 0x1f
     306:	b8 a3       	std	Y+32, r27	; 0x20
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     308:	6d 8d       	ldd	r22, Y+29	; 0x1d
     30a:	7e 8d       	ldd	r23, Y+30	; 0x1e
     30c:	8f 8d       	ldd	r24, Y+31	; 0x1f
     30e:	98 a1       	ldd	r25, Y+32	; 0x20
     310:	20 e0       	ldi	r18, 0x00	; 0
     312:	30 e0       	ldi	r19, 0x00	; 0
     314:	4a e7       	ldi	r20, 0x7A	; 122
     316:	55 e4       	ldi	r21, 0x45	; 69
     318:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     31c:	dc 01       	movw	r26, r24
     31e:	cb 01       	movw	r24, r22
     320:	89 a3       	std	Y+33, r24	; 0x21
     322:	9a a3       	std	Y+34, r25	; 0x22
     324:	ab a3       	std	Y+35, r26	; 0x23
     326:	bc a3       	std	Y+36, r27	; 0x24
	if (__tmp < 1.0)
     328:	11 e0       	ldi	r17, 0x01	; 1
     32a:	69 a1       	ldd	r22, Y+33	; 0x21
     32c:	7a a1       	ldd	r23, Y+34	; 0x22
     32e:	8b a1       	ldd	r24, Y+35	; 0x23
     330:	9c a1       	ldd	r25, Y+36	; 0x24
     332:	20 e0       	ldi	r18, 0x00	; 0
     334:	30 e0       	ldi	r19, 0x00	; 0
     336:	40 e8       	ldi	r20, 0x80	; 128
     338:	5f e3       	ldi	r21, 0x3F	; 63
     33a:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     33e:	88 23       	and	r24, r24
     340:	0c f0       	brlt	.+2      	; 0x344 <lcd_command+0x2c2>
     342:	10 e0       	ldi	r17, 0x00	; 0
     344:	11 23       	and	r17, r17
     346:	29 f0       	breq	.+10     	; 0x352 <lcd_command+0x2d0>
		__ticks = 1;
     348:	81 e0       	ldi	r24, 0x01	; 1
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	9e a3       	std	Y+38, r25	; 0x26
     34e:	8d a3       	std	Y+37, r24	; 0x25
     350:	46 c0       	rjmp	.+140    	; 0x3de <lcd_command+0x35c>
	else if (__tmp > 65535)
     352:	11 e0       	ldi	r17, 0x01	; 1
     354:	69 a1       	ldd	r22, Y+33	; 0x21
     356:	7a a1       	ldd	r23, Y+34	; 0x22
     358:	8b a1       	ldd	r24, Y+35	; 0x23
     35a:	9c a1       	ldd	r25, Y+36	; 0x24
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	3f ef       	ldi	r19, 0xFF	; 255
     360:	4f e7       	ldi	r20, 0x7F	; 127
     362:	57 e4       	ldi	r21, 0x47	; 71
     364:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     368:	18 16       	cp	r1, r24
     36a:	0c f0       	brlt	.+2      	; 0x36e <lcd_command+0x2ec>
     36c:	10 e0       	ldi	r17, 0x00	; 0
     36e:	11 23       	and	r17, r17
     370:	61 f1       	breq	.+88     	; 0x3ca <lcd_command+0x348>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     372:	6d 8d       	ldd	r22, Y+29	; 0x1d
     374:	7e 8d       	ldd	r23, Y+30	; 0x1e
     376:	8f 8d       	ldd	r24, Y+31	; 0x1f
     378:	98 a1       	ldd	r25, Y+32	; 0x20
     37a:	20 e0       	ldi	r18, 0x00	; 0
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	40 e2       	ldi	r20, 0x20	; 32
     380:	51 e4       	ldi	r21, 0x41	; 65
     382:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     386:	dc 01       	movw	r26, r24
     388:	cb 01       	movw	r24, r22
     38a:	bc 01       	movw	r22, r24
     38c:	cd 01       	movw	r24, r26
     38e:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     392:	dc 01       	movw	r26, r24
     394:	cb 01       	movw	r24, r22
     396:	9e a3       	std	Y+38, r25	; 0x26
     398:	8d a3       	std	Y+37, r24	; 0x25
     39a:	12 c0       	rjmp	.+36     	; 0x3c0 <lcd_command+0x33e>
     39c:	80 e9       	ldi	r24, 0x90	; 144
     39e:	91 e0       	ldi	r25, 0x01	; 1
     3a0:	98 a7       	std	Y+40, r25	; 0x28
     3a2:	8f a3       	std	Y+39, r24	; 0x27
     3a4:	8f a1       	ldd	r24, Y+39	; 0x27
     3a6:	98 a5       	ldd	r25, Y+40	; 0x28
     3a8:	8c 01       	movw	r16, r24
     3aa:	c8 01       	movw	r24, r16
     3ac:	01 97       	sbiw	r24, 0x01	; 1
     3ae:	f1 f7       	brne	.-4      	; 0x3ac <lcd_command+0x32a>
     3b0:	8c 01       	movw	r16, r24
     3b2:	18 a7       	std	Y+40, r17	; 0x28
     3b4:	0f a3       	std	Y+39, r16	; 0x27
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     3b6:	8d a1       	ldd	r24, Y+37	; 0x25
     3b8:	9e a1       	ldd	r25, Y+38	; 0x26
     3ba:	01 97       	sbiw	r24, 0x01	; 1
     3bc:	9e a3       	std	Y+38, r25	; 0x26
     3be:	8d a3       	std	Y+37, r24	; 0x25
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     3c0:	8d a1       	ldd	r24, Y+37	; 0x25
     3c2:	9e a1       	ldd	r25, Y+38	; 0x26
     3c4:	00 97       	sbiw	r24, 0x00	; 0
     3c6:	51 f7       	brne	.-44     	; 0x39c <lcd_command+0x31a>
     3c8:	17 c0       	rjmp	.+46     	; 0x3f8 <lcd_command+0x376>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     3ca:	69 a1       	ldd	r22, Y+33	; 0x21
     3cc:	7a a1       	ldd	r23, Y+34	; 0x22
     3ce:	8b a1       	ldd	r24, Y+35	; 0x23
     3d0:	9c a1       	ldd	r25, Y+36	; 0x24
     3d2:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     3d6:	dc 01       	movw	r26, r24
     3d8:	cb 01       	movw	r24, r22
     3da:	9e a3       	std	Y+38, r25	; 0x26
     3dc:	8d a3       	std	Y+37, r24	; 0x25
     3de:	8d a1       	ldd	r24, Y+37	; 0x25
     3e0:	9e a1       	ldd	r25, Y+38	; 0x26
     3e2:	9a a7       	std	Y+42, r25	; 0x2a
     3e4:	89 a7       	std	Y+41, r24	; 0x29
     3e6:	89 a5       	ldd	r24, Y+41	; 0x29
     3e8:	9a a5       	ldd	r25, Y+42	; 0x2a
     3ea:	8c 01       	movw	r16, r24
     3ec:	f8 01       	movw	r30, r16
     3ee:	31 97       	sbiw	r30, 0x01	; 1
     3f0:	f1 f7       	brne	.-4      	; 0x3ee <lcd_command+0x36c>
     3f2:	8f 01       	movw	r16, r30
     3f4:	1a a7       	std	Y+42, r17	; 0x2a
     3f6:	09 a7       	std	Y+41, r16	; 0x29
_delay_ms(1);
lcd&=0xF0;
     3f8:	88 e3       	ldi	r24, 0x38	; 56
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	28 e3       	ldi	r18, 0x38	; 56
     3fe:	30 e0       	ldi	r19, 0x00	; 0
     400:	f9 01       	movw	r30, r18
     402:	20 81       	ld	r18, Z
     404:	20 7f       	andi	r18, 0xF0	; 240
     406:	fc 01       	movw	r30, r24
     408:	20 83       	st	Z, r18
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	a0 e8       	ldi	r26, 0x80	; 128
     410:	bf e3       	ldi	r27, 0x3F	; 63
     412:	8b a7       	std	Y+43, r24	; 0x2b
     414:	9c a7       	std	Y+44, r25	; 0x2c
     416:	ad a7       	std	Y+45, r26	; 0x2d
     418:	be a7       	std	Y+46, r27	; 0x2e
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     41a:	6b a5       	ldd	r22, Y+43	; 0x2b
     41c:	7c a5       	ldd	r23, Y+44	; 0x2c
     41e:	8d a5       	ldd	r24, Y+45	; 0x2d
     420:	9e a5       	ldd	r25, Y+46	; 0x2e
     422:	20 e0       	ldi	r18, 0x00	; 0
     424:	30 e0       	ldi	r19, 0x00	; 0
     426:	4a e7       	ldi	r20, 0x7A	; 122
     428:	55 e4       	ldi	r21, 0x45	; 69
     42a:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     42e:	dc 01       	movw	r26, r24
     430:	cb 01       	movw	r24, r22
     432:	8f a7       	std	Y+47, r24	; 0x2f
     434:	98 ab       	std	Y+48, r25	; 0x30
     436:	a9 ab       	std	Y+49, r26	; 0x31
     438:	ba ab       	std	Y+50, r27	; 0x32
	if (__tmp < 1.0)
     43a:	11 e0       	ldi	r17, 0x01	; 1
     43c:	6f a5       	ldd	r22, Y+47	; 0x2f
     43e:	78 a9       	ldd	r23, Y+48	; 0x30
     440:	89 a9       	ldd	r24, Y+49	; 0x31
     442:	9a a9       	ldd	r25, Y+50	; 0x32
     444:	20 e0       	ldi	r18, 0x00	; 0
     446:	30 e0       	ldi	r19, 0x00	; 0
     448:	40 e8       	ldi	r20, 0x80	; 128
     44a:	5f e3       	ldi	r21, 0x3F	; 63
     44c:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     450:	88 23       	and	r24, r24
     452:	0c f0       	brlt	.+2      	; 0x456 <lcd_command+0x3d4>
     454:	10 e0       	ldi	r17, 0x00	; 0
     456:	11 23       	and	r17, r17
     458:	29 f0       	breq	.+10     	; 0x464 <__stack+0x5>
		__ticks = 1;
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	9c ab       	std	Y+52, r25	; 0x34
     460:	8b ab       	std	Y+51, r24	; 0x33
     462:	46 c0       	rjmp	.+140    	; 0x4f0 <__stack+0x91>
	else if (__tmp > 65535)
     464:	11 e0       	ldi	r17, 0x01	; 1
     466:	6f a5       	ldd	r22, Y+47	; 0x2f
     468:	78 a9       	ldd	r23, Y+48	; 0x30
     46a:	89 a9       	ldd	r24, Y+49	; 0x31
     46c:	9a a9       	ldd	r25, Y+50	; 0x32
     46e:	20 e0       	ldi	r18, 0x00	; 0
     470:	3f ef       	ldi	r19, 0xFF	; 255
     472:	4f e7       	ldi	r20, 0x7F	; 127
     474:	57 e4       	ldi	r21, 0x47	; 71
     476:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     47a:	18 16       	cp	r1, r24
     47c:	0c f0       	brlt	.+2      	; 0x480 <__stack+0x21>
     47e:	10 e0       	ldi	r17, 0x00	; 0
     480:	11 23       	and	r17, r17
     482:	61 f1       	breq	.+88     	; 0x4dc <__stack+0x7d>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     484:	6b a5       	ldd	r22, Y+43	; 0x2b
     486:	7c a5       	ldd	r23, Y+44	; 0x2c
     488:	8d a5       	ldd	r24, Y+45	; 0x2d
     48a:	9e a5       	ldd	r25, Y+46	; 0x2e
     48c:	20 e0       	ldi	r18, 0x00	; 0
     48e:	30 e0       	ldi	r19, 0x00	; 0
     490:	40 e2       	ldi	r20, 0x20	; 32
     492:	51 e4       	ldi	r21, 0x41	; 65
     494:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     498:	dc 01       	movw	r26, r24
     49a:	cb 01       	movw	r24, r22
     49c:	bc 01       	movw	r22, r24
     49e:	cd 01       	movw	r24, r26
     4a0:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     4a4:	dc 01       	movw	r26, r24
     4a6:	cb 01       	movw	r24, r22
     4a8:	9c ab       	std	Y+52, r25	; 0x34
     4aa:	8b ab       	std	Y+51, r24	; 0x33
     4ac:	12 c0       	rjmp	.+36     	; 0x4d2 <__stack+0x73>
     4ae:	80 e9       	ldi	r24, 0x90	; 144
     4b0:	91 e0       	ldi	r25, 0x01	; 1
     4b2:	9e ab       	std	Y+54, r25	; 0x36
     4b4:	8d ab       	std	Y+53, r24	; 0x35
     4b6:	8d a9       	ldd	r24, Y+53	; 0x35
     4b8:	9e a9       	ldd	r25, Y+54	; 0x36
     4ba:	8c 01       	movw	r16, r24
     4bc:	c8 01       	movw	r24, r16
     4be:	01 97       	sbiw	r24, 0x01	; 1
     4c0:	f1 f7       	brne	.-4      	; 0x4be <__stack+0x5f>
     4c2:	8c 01       	movw	r16, r24
     4c4:	1e ab       	std	Y+54, r17	; 0x36
     4c6:	0d ab       	std	Y+53, r16	; 0x35
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     4c8:	8b a9       	ldd	r24, Y+51	; 0x33
     4ca:	9c a9       	ldd	r25, Y+52	; 0x34
     4cc:	01 97       	sbiw	r24, 0x01	; 1
     4ce:	9c ab       	std	Y+52, r25	; 0x34
     4d0:	8b ab       	std	Y+51, r24	; 0x33
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     4d2:	8b a9       	ldd	r24, Y+51	; 0x33
     4d4:	9c a9       	ldd	r25, Y+52	; 0x34
     4d6:	00 97       	sbiw	r24, 0x00	; 0
     4d8:	51 f7       	brne	.-44     	; 0x4ae <__stack+0x4f>
     4da:	17 c0       	rjmp	.+46     	; 0x50a <__stack+0xab>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     4dc:	6f a5       	ldd	r22, Y+47	; 0x2f
     4de:	78 a9       	ldd	r23, Y+48	; 0x30
     4e0:	89 a9       	ldd	r24, Y+49	; 0x31
     4e2:	9a a9       	ldd	r25, Y+50	; 0x32
     4e4:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     4e8:	dc 01       	movw	r26, r24
     4ea:	cb 01       	movw	r24, r22
     4ec:	9c ab       	std	Y+52, r25	; 0x34
     4ee:	8b ab       	std	Y+51, r24	; 0x33
     4f0:	8b a9       	ldd	r24, Y+51	; 0x33
     4f2:	9c a9       	ldd	r25, Y+52	; 0x34
     4f4:	98 af       	std	Y+56, r25	; 0x38
     4f6:	8f ab       	std	Y+55, r24	; 0x37
     4f8:	8f a9       	ldd	r24, Y+55	; 0x37
     4fa:	98 ad       	ldd	r25, Y+56	; 0x38
     4fc:	8c 01       	movw	r16, r24
     4fe:	f8 01       	movw	r30, r16
     500:	31 97       	sbiw	r30, 0x01	; 1
     502:	f1 f7       	brne	.-4      	; 0x500 <__stack+0xa1>
     504:	8f 01       	movw	r16, r30
     506:	18 af       	std	Y+56, r17	; 0x38
     508:	0f ab       	std	Y+55, r16	; 0x37
_delay_ms(1);
}
     50a:	e9 96       	adiw	r28, 0x39	; 57
     50c:	0f b6       	in	r0, 0x3f	; 63
     50e:	f8 94       	cli
     510:	de bf       	out	0x3e, r29	; 62
     512:	0f be       	out	0x3f, r0	; 63
     514:	cd bf       	out	0x3d, r28	; 61
     516:	cf 91       	pop	r28
     518:	df 91       	pop	r29
     51a:	1f 91       	pop	r17
     51c:	0f 91       	pop	r16
     51e:	08 95       	ret

00000520 <lcd_data>:


void lcd_data(unsigned char da)
{
     520:	0f 93       	push	r16
     522:	1f 93       	push	r17
     524:	df 93       	push	r29
     526:	cf 93       	push	r28
     528:	cd b7       	in	r28, 0x3d	; 61
     52a:	de b7       	in	r29, 0x3e	; 62
     52c:	e9 97       	sbiw	r28, 0x39	; 57
     52e:	0f b6       	in	r0, 0x3f	; 63
     530:	f8 94       	cli
     532:	de bf       	out	0x3e, r29	; 62
     534:	0f be       	out	0x3f, r0	; 63
     536:	cd bf       	out	0x3d, r28	; 61
     538:	89 af       	std	Y+57, r24	; 0x39
lcd=da&0xF0;
     53a:	88 e3       	ldi	r24, 0x38	; 56
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	29 ad       	ldd	r18, Y+57	; 0x39
     540:	20 7f       	andi	r18, 0xF0	; 240
     542:	fc 01       	movw	r30, r24
     544:	20 83       	st	Z, r18
lcd|=0x05;
     546:	88 e3       	ldi	r24, 0x38	; 56
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	28 e3       	ldi	r18, 0x38	; 56
     54c:	30 e0       	ldi	r19, 0x00	; 0
     54e:	f9 01       	movw	r30, r18
     550:	20 81       	ld	r18, Z
     552:	25 60       	ori	r18, 0x05	; 5
     554:	fc 01       	movw	r30, r24
     556:	20 83       	st	Z, r18
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	a0 e8       	ldi	r26, 0x80	; 128
     55e:	bf e3       	ldi	r27, 0x3F	; 63
     560:	89 83       	std	Y+1, r24	; 0x01
     562:	9a 83       	std	Y+2, r25	; 0x02
     564:	ab 83       	std	Y+3, r26	; 0x03
     566:	bc 83       	std	Y+4, r27	; 0x04
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     568:	69 81       	ldd	r22, Y+1	; 0x01
     56a:	7a 81       	ldd	r23, Y+2	; 0x02
     56c:	8b 81       	ldd	r24, Y+3	; 0x03
     56e:	9c 81       	ldd	r25, Y+4	; 0x04
     570:	20 e0       	ldi	r18, 0x00	; 0
     572:	30 e0       	ldi	r19, 0x00	; 0
     574:	4a e7       	ldi	r20, 0x7A	; 122
     576:	55 e4       	ldi	r21, 0x45	; 69
     578:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     57c:	dc 01       	movw	r26, r24
     57e:	cb 01       	movw	r24, r22
     580:	8d 83       	std	Y+5, r24	; 0x05
     582:	9e 83       	std	Y+6, r25	; 0x06
     584:	af 83       	std	Y+7, r26	; 0x07
     586:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     588:	11 e0       	ldi	r17, 0x01	; 1
     58a:	6d 81       	ldd	r22, Y+5	; 0x05
     58c:	7e 81       	ldd	r23, Y+6	; 0x06
     58e:	8f 81       	ldd	r24, Y+7	; 0x07
     590:	98 85       	ldd	r25, Y+8	; 0x08
     592:	20 e0       	ldi	r18, 0x00	; 0
     594:	30 e0       	ldi	r19, 0x00	; 0
     596:	40 e8       	ldi	r20, 0x80	; 128
     598:	5f e3       	ldi	r21, 0x3F	; 63
     59a:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     59e:	88 23       	and	r24, r24
     5a0:	0c f0       	brlt	.+2      	; 0x5a4 <lcd_data+0x84>
     5a2:	10 e0       	ldi	r17, 0x00	; 0
     5a4:	11 23       	and	r17, r17
     5a6:	29 f0       	breq	.+10     	; 0x5b2 <lcd_data+0x92>
		__ticks = 1;
     5a8:	81 e0       	ldi	r24, 0x01	; 1
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	9a 87       	std	Y+10, r25	; 0x0a
     5ae:	89 87       	std	Y+9, r24	; 0x09
     5b0:	46 c0       	rjmp	.+140    	; 0x63e <lcd_data+0x11e>
	else if (__tmp > 65535)
     5b2:	11 e0       	ldi	r17, 0x01	; 1
     5b4:	6d 81       	ldd	r22, Y+5	; 0x05
     5b6:	7e 81       	ldd	r23, Y+6	; 0x06
     5b8:	8f 81       	ldd	r24, Y+7	; 0x07
     5ba:	98 85       	ldd	r25, Y+8	; 0x08
     5bc:	20 e0       	ldi	r18, 0x00	; 0
     5be:	3f ef       	ldi	r19, 0xFF	; 255
     5c0:	4f e7       	ldi	r20, 0x7F	; 127
     5c2:	57 e4       	ldi	r21, 0x47	; 71
     5c4:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     5c8:	18 16       	cp	r1, r24
     5ca:	0c f0       	brlt	.+2      	; 0x5ce <lcd_data+0xae>
     5cc:	10 e0       	ldi	r17, 0x00	; 0
     5ce:	11 23       	and	r17, r17
     5d0:	61 f1       	breq	.+88     	; 0x62a <lcd_data+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     5d2:	69 81       	ldd	r22, Y+1	; 0x01
     5d4:	7a 81       	ldd	r23, Y+2	; 0x02
     5d6:	8b 81       	ldd	r24, Y+3	; 0x03
     5d8:	9c 81       	ldd	r25, Y+4	; 0x04
     5da:	20 e0       	ldi	r18, 0x00	; 0
     5dc:	30 e0       	ldi	r19, 0x00	; 0
     5de:	40 e2       	ldi	r20, 0x20	; 32
     5e0:	51 e4       	ldi	r21, 0x41	; 65
     5e2:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     5e6:	dc 01       	movw	r26, r24
     5e8:	cb 01       	movw	r24, r22
     5ea:	bc 01       	movw	r22, r24
     5ec:	cd 01       	movw	r24, r26
     5ee:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     5f2:	dc 01       	movw	r26, r24
     5f4:	cb 01       	movw	r24, r22
     5f6:	9a 87       	std	Y+10, r25	; 0x0a
     5f8:	89 87       	std	Y+9, r24	; 0x09
     5fa:	12 c0       	rjmp	.+36     	; 0x620 <lcd_data+0x100>
     5fc:	80 e9       	ldi	r24, 0x90	; 144
     5fe:	91 e0       	ldi	r25, 0x01	; 1
     600:	9c 87       	std	Y+12, r25	; 0x0c
     602:	8b 87       	std	Y+11, r24	; 0x0b
     604:	8b 85       	ldd	r24, Y+11	; 0x0b
     606:	9c 85       	ldd	r25, Y+12	; 0x0c
     608:	8c 01       	movw	r16, r24
     60a:	c8 01       	movw	r24, r16
     60c:	01 97       	sbiw	r24, 0x01	; 1
     60e:	f1 f7       	brne	.-4      	; 0x60c <lcd_data+0xec>
     610:	8c 01       	movw	r16, r24
     612:	1c 87       	std	Y+12, r17	; 0x0c
     614:	0b 87       	std	Y+11, r16	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     616:	89 85       	ldd	r24, Y+9	; 0x09
     618:	9a 85       	ldd	r25, Y+10	; 0x0a
     61a:	01 97       	sbiw	r24, 0x01	; 1
     61c:	9a 87       	std	Y+10, r25	; 0x0a
     61e:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     620:	89 85       	ldd	r24, Y+9	; 0x09
     622:	9a 85       	ldd	r25, Y+10	; 0x0a
     624:	00 97       	sbiw	r24, 0x00	; 0
     626:	51 f7       	brne	.-44     	; 0x5fc <lcd_data+0xdc>
     628:	17 c0       	rjmp	.+46     	; 0x658 <lcd_data+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     62a:	6d 81       	ldd	r22, Y+5	; 0x05
     62c:	7e 81       	ldd	r23, Y+6	; 0x06
     62e:	8f 81       	ldd	r24, Y+7	; 0x07
     630:	98 85       	ldd	r25, Y+8	; 0x08
     632:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     636:	dc 01       	movw	r26, r24
     638:	cb 01       	movw	r24, r22
     63a:	9a 87       	std	Y+10, r25	; 0x0a
     63c:	89 87       	std	Y+9, r24	; 0x09
     63e:	89 85       	ldd	r24, Y+9	; 0x09
     640:	9a 85       	ldd	r25, Y+10	; 0x0a
     642:	9e 87       	std	Y+14, r25	; 0x0e
     644:	8d 87       	std	Y+13, r24	; 0x0d
     646:	8d 85       	ldd	r24, Y+13	; 0x0d
     648:	9e 85       	ldd	r25, Y+14	; 0x0e
     64a:	8c 01       	movw	r16, r24
     64c:	f8 01       	movw	r30, r16
     64e:	31 97       	sbiw	r30, 0x01	; 1
     650:	f1 f7       	brne	.-4      	; 0x64e <lcd_data+0x12e>
     652:	8f 01       	movw	r16, r30
     654:	1e 87       	std	Y+14, r17	; 0x0e
     656:	0d 87       	std	Y+13, r16	; 0x0d
_delay_ms(1);
lcd&=0xF1;
     658:	88 e3       	ldi	r24, 0x38	; 56
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	28 e3       	ldi	r18, 0x38	; 56
     65e:	30 e0       	ldi	r19, 0x00	; 0
     660:	f9 01       	movw	r30, r18
     662:	20 81       	ld	r18, Z
     664:	21 7f       	andi	r18, 0xF1	; 241
     666:	fc 01       	movw	r30, r24
     668:	20 83       	st	Z, r18
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	a0 e8       	ldi	r26, 0x80	; 128
     670:	bf e3       	ldi	r27, 0x3F	; 63
     672:	8f 87       	std	Y+15, r24	; 0x0f
     674:	98 8b       	std	Y+16, r25	; 0x10
     676:	a9 8b       	std	Y+17, r26	; 0x11
     678:	ba 8b       	std	Y+18, r27	; 0x12
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     67a:	6f 85       	ldd	r22, Y+15	; 0x0f
     67c:	78 89       	ldd	r23, Y+16	; 0x10
     67e:	89 89       	ldd	r24, Y+17	; 0x11
     680:	9a 89       	ldd	r25, Y+18	; 0x12
     682:	20 e0       	ldi	r18, 0x00	; 0
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	4a e7       	ldi	r20, 0x7A	; 122
     688:	55 e4       	ldi	r21, 0x45	; 69
     68a:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     68e:	dc 01       	movw	r26, r24
     690:	cb 01       	movw	r24, r22
     692:	8b 8b       	std	Y+19, r24	; 0x13
     694:	9c 8b       	std	Y+20, r25	; 0x14
     696:	ad 8b       	std	Y+21, r26	; 0x15
     698:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
     69a:	11 e0       	ldi	r17, 0x01	; 1
     69c:	6b 89       	ldd	r22, Y+19	; 0x13
     69e:	7c 89       	ldd	r23, Y+20	; 0x14
     6a0:	8d 89       	ldd	r24, Y+21	; 0x15
     6a2:	9e 89       	ldd	r25, Y+22	; 0x16
     6a4:	20 e0       	ldi	r18, 0x00	; 0
     6a6:	30 e0       	ldi	r19, 0x00	; 0
     6a8:	40 e8       	ldi	r20, 0x80	; 128
     6aa:	5f e3       	ldi	r21, 0x3F	; 63
     6ac:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     6b0:	88 23       	and	r24, r24
     6b2:	0c f0       	brlt	.+2      	; 0x6b6 <lcd_data+0x196>
     6b4:	10 e0       	ldi	r17, 0x00	; 0
     6b6:	11 23       	and	r17, r17
     6b8:	29 f0       	breq	.+10     	; 0x6c4 <lcd_data+0x1a4>
		__ticks = 1;
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	98 8f       	std	Y+24, r25	; 0x18
     6c0:	8f 8b       	std	Y+23, r24	; 0x17
     6c2:	46 c0       	rjmp	.+140    	; 0x750 <lcd_data+0x230>
	else if (__tmp > 65535)
     6c4:	11 e0       	ldi	r17, 0x01	; 1
     6c6:	6b 89       	ldd	r22, Y+19	; 0x13
     6c8:	7c 89       	ldd	r23, Y+20	; 0x14
     6ca:	8d 89       	ldd	r24, Y+21	; 0x15
     6cc:	9e 89       	ldd	r25, Y+22	; 0x16
     6ce:	20 e0       	ldi	r18, 0x00	; 0
     6d0:	3f ef       	ldi	r19, 0xFF	; 255
     6d2:	4f e7       	ldi	r20, 0x7F	; 127
     6d4:	57 e4       	ldi	r21, 0x47	; 71
     6d6:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     6da:	18 16       	cp	r1, r24
     6dc:	0c f0       	brlt	.+2      	; 0x6e0 <lcd_data+0x1c0>
     6de:	10 e0       	ldi	r17, 0x00	; 0
     6e0:	11 23       	and	r17, r17
     6e2:	61 f1       	breq	.+88     	; 0x73c <lcd_data+0x21c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6e4:	6f 85       	ldd	r22, Y+15	; 0x0f
     6e6:	78 89       	ldd	r23, Y+16	; 0x10
     6e8:	89 89       	ldd	r24, Y+17	; 0x11
     6ea:	9a 89       	ldd	r25, Y+18	; 0x12
     6ec:	20 e0       	ldi	r18, 0x00	; 0
     6ee:	30 e0       	ldi	r19, 0x00	; 0
     6f0:	40 e2       	ldi	r20, 0x20	; 32
     6f2:	51 e4       	ldi	r21, 0x41	; 65
     6f4:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     6f8:	dc 01       	movw	r26, r24
     6fa:	cb 01       	movw	r24, r22
     6fc:	bc 01       	movw	r22, r24
     6fe:	cd 01       	movw	r24, r26
     700:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     704:	dc 01       	movw	r26, r24
     706:	cb 01       	movw	r24, r22
     708:	98 8f       	std	Y+24, r25	; 0x18
     70a:	8f 8b       	std	Y+23, r24	; 0x17
     70c:	12 c0       	rjmp	.+36     	; 0x732 <lcd_data+0x212>
     70e:	80 e9       	ldi	r24, 0x90	; 144
     710:	91 e0       	ldi	r25, 0x01	; 1
     712:	9a 8f       	std	Y+26, r25	; 0x1a
     714:	89 8f       	std	Y+25, r24	; 0x19
     716:	89 8d       	ldd	r24, Y+25	; 0x19
     718:	9a 8d       	ldd	r25, Y+26	; 0x1a
     71a:	8c 01       	movw	r16, r24
     71c:	c8 01       	movw	r24, r16
     71e:	01 97       	sbiw	r24, 0x01	; 1
     720:	f1 f7       	brne	.-4      	; 0x71e <lcd_data+0x1fe>
     722:	8c 01       	movw	r16, r24
     724:	1a 8f       	std	Y+26, r17	; 0x1a
     726:	09 8f       	std	Y+25, r16	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     728:	8f 89       	ldd	r24, Y+23	; 0x17
     72a:	98 8d       	ldd	r25, Y+24	; 0x18
     72c:	01 97       	sbiw	r24, 0x01	; 1
     72e:	98 8f       	std	Y+24, r25	; 0x18
     730:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     732:	8f 89       	ldd	r24, Y+23	; 0x17
     734:	98 8d       	ldd	r25, Y+24	; 0x18
     736:	00 97       	sbiw	r24, 0x00	; 0
     738:	51 f7       	brne	.-44     	; 0x70e <lcd_data+0x1ee>
     73a:	17 c0       	rjmp	.+46     	; 0x76a <lcd_data+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     73c:	6b 89       	ldd	r22, Y+19	; 0x13
     73e:	7c 89       	ldd	r23, Y+20	; 0x14
     740:	8d 89       	ldd	r24, Y+21	; 0x15
     742:	9e 89       	ldd	r25, Y+22	; 0x16
     744:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     748:	dc 01       	movw	r26, r24
     74a:	cb 01       	movw	r24, r22
     74c:	98 8f       	std	Y+24, r25	; 0x18
     74e:	8f 8b       	std	Y+23, r24	; 0x17
     750:	8f 89       	ldd	r24, Y+23	; 0x17
     752:	98 8d       	ldd	r25, Y+24	; 0x18
     754:	9c 8f       	std	Y+28, r25	; 0x1c
     756:	8b 8f       	std	Y+27, r24	; 0x1b
     758:	8b 8d       	ldd	r24, Y+27	; 0x1b
     75a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     75c:	8c 01       	movw	r16, r24
     75e:	f8 01       	movw	r30, r16
     760:	31 97       	sbiw	r30, 0x01	; 1
     762:	f1 f7       	brne	.-4      	; 0x760 <lcd_data+0x240>
     764:	8f 01       	movw	r16, r30
     766:	1c 8f       	std	Y+28, r17	; 0x1c
     768:	0b 8f       	std	Y+27, r16	; 0x1b
_delay_ms(1);
lcd=(da<<4)&0xF0;
     76a:	88 e3       	ldi	r24, 0x38	; 56
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	29 ad       	ldd	r18, Y+57	; 0x39
     770:	22 2f       	mov	r18, r18
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	22 95       	swap	r18
     776:	32 95       	swap	r19
     778:	30 7f       	andi	r19, 0xF0	; 240
     77a:	32 27       	eor	r19, r18
     77c:	20 7f       	andi	r18, 0xF0	; 240
     77e:	32 27       	eor	r19, r18
     780:	fc 01       	movw	r30, r24
     782:	20 83       	st	Z, r18
lcd|=0x05;
     784:	88 e3       	ldi	r24, 0x38	; 56
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	28 e3       	ldi	r18, 0x38	; 56
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	f9 01       	movw	r30, r18
     78e:	20 81       	ld	r18, Z
     790:	25 60       	ori	r18, 0x05	; 5
     792:	fc 01       	movw	r30, r24
     794:	20 83       	st	Z, r18
     796:	80 e0       	ldi	r24, 0x00	; 0
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	a0 e8       	ldi	r26, 0x80	; 128
     79c:	bf e3       	ldi	r27, 0x3F	; 63
     79e:	8d 8f       	std	Y+29, r24	; 0x1d
     7a0:	9e 8f       	std	Y+30, r25	; 0x1e
     7a2:	af 8f       	std	Y+31, r26	; 0x1f
     7a4:	b8 a3       	std	Y+32, r27	; 0x20
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     7a6:	6d 8d       	ldd	r22, Y+29	; 0x1d
     7a8:	7e 8d       	ldd	r23, Y+30	; 0x1e
     7aa:	8f 8d       	ldd	r24, Y+31	; 0x1f
     7ac:	98 a1       	ldd	r25, Y+32	; 0x20
     7ae:	20 e0       	ldi	r18, 0x00	; 0
     7b0:	30 e0       	ldi	r19, 0x00	; 0
     7b2:	4a e7       	ldi	r20, 0x7A	; 122
     7b4:	55 e4       	ldi	r21, 0x45	; 69
     7b6:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     7ba:	dc 01       	movw	r26, r24
     7bc:	cb 01       	movw	r24, r22
     7be:	89 a3       	std	Y+33, r24	; 0x21
     7c0:	9a a3       	std	Y+34, r25	; 0x22
     7c2:	ab a3       	std	Y+35, r26	; 0x23
     7c4:	bc a3       	std	Y+36, r27	; 0x24
	if (__tmp < 1.0)
     7c6:	11 e0       	ldi	r17, 0x01	; 1
     7c8:	69 a1       	ldd	r22, Y+33	; 0x21
     7ca:	7a a1       	ldd	r23, Y+34	; 0x22
     7cc:	8b a1       	ldd	r24, Y+35	; 0x23
     7ce:	9c a1       	ldd	r25, Y+36	; 0x24
     7d0:	20 e0       	ldi	r18, 0x00	; 0
     7d2:	30 e0       	ldi	r19, 0x00	; 0
     7d4:	40 e8       	ldi	r20, 0x80	; 128
     7d6:	5f e3       	ldi	r21, 0x3F	; 63
     7d8:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     7dc:	88 23       	and	r24, r24
     7de:	0c f0       	brlt	.+2      	; 0x7e2 <lcd_data+0x2c2>
     7e0:	10 e0       	ldi	r17, 0x00	; 0
     7e2:	11 23       	and	r17, r17
     7e4:	29 f0       	breq	.+10     	; 0x7f0 <lcd_data+0x2d0>
		__ticks = 1;
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	9e a3       	std	Y+38, r25	; 0x26
     7ec:	8d a3       	std	Y+37, r24	; 0x25
     7ee:	46 c0       	rjmp	.+140    	; 0x87c <lcd_data+0x35c>
	else if (__tmp > 65535)
     7f0:	11 e0       	ldi	r17, 0x01	; 1
     7f2:	69 a1       	ldd	r22, Y+33	; 0x21
     7f4:	7a a1       	ldd	r23, Y+34	; 0x22
     7f6:	8b a1       	ldd	r24, Y+35	; 0x23
     7f8:	9c a1       	ldd	r25, Y+36	; 0x24
     7fa:	20 e0       	ldi	r18, 0x00	; 0
     7fc:	3f ef       	ldi	r19, 0xFF	; 255
     7fe:	4f e7       	ldi	r20, 0x7F	; 127
     800:	57 e4       	ldi	r21, 0x47	; 71
     802:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     806:	18 16       	cp	r1, r24
     808:	0c f0       	brlt	.+2      	; 0x80c <lcd_data+0x2ec>
     80a:	10 e0       	ldi	r17, 0x00	; 0
     80c:	11 23       	and	r17, r17
     80e:	61 f1       	breq	.+88     	; 0x868 <lcd_data+0x348>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     810:	6d 8d       	ldd	r22, Y+29	; 0x1d
     812:	7e 8d       	ldd	r23, Y+30	; 0x1e
     814:	8f 8d       	ldd	r24, Y+31	; 0x1f
     816:	98 a1       	ldd	r25, Y+32	; 0x20
     818:	20 e0       	ldi	r18, 0x00	; 0
     81a:	30 e0       	ldi	r19, 0x00	; 0
     81c:	40 e2       	ldi	r20, 0x20	; 32
     81e:	51 e4       	ldi	r21, 0x41	; 65
     820:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     824:	dc 01       	movw	r26, r24
     826:	cb 01       	movw	r24, r22
     828:	bc 01       	movw	r22, r24
     82a:	cd 01       	movw	r24, r26
     82c:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     830:	dc 01       	movw	r26, r24
     832:	cb 01       	movw	r24, r22
     834:	9e a3       	std	Y+38, r25	; 0x26
     836:	8d a3       	std	Y+37, r24	; 0x25
     838:	12 c0       	rjmp	.+36     	; 0x85e <lcd_data+0x33e>
     83a:	80 e9       	ldi	r24, 0x90	; 144
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	98 a7       	std	Y+40, r25	; 0x28
     840:	8f a3       	std	Y+39, r24	; 0x27
     842:	8f a1       	ldd	r24, Y+39	; 0x27
     844:	98 a5       	ldd	r25, Y+40	; 0x28
     846:	8c 01       	movw	r16, r24
     848:	c8 01       	movw	r24, r16
     84a:	01 97       	sbiw	r24, 0x01	; 1
     84c:	f1 f7       	brne	.-4      	; 0x84a <lcd_data+0x32a>
     84e:	8c 01       	movw	r16, r24
     850:	18 a7       	std	Y+40, r17	; 0x28
     852:	0f a3       	std	Y+39, r16	; 0x27
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     854:	8d a1       	ldd	r24, Y+37	; 0x25
     856:	9e a1       	ldd	r25, Y+38	; 0x26
     858:	01 97       	sbiw	r24, 0x01	; 1
     85a:	9e a3       	std	Y+38, r25	; 0x26
     85c:	8d a3       	std	Y+37, r24	; 0x25
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     85e:	8d a1       	ldd	r24, Y+37	; 0x25
     860:	9e a1       	ldd	r25, Y+38	; 0x26
     862:	00 97       	sbiw	r24, 0x00	; 0
     864:	51 f7       	brne	.-44     	; 0x83a <lcd_data+0x31a>
     866:	17 c0       	rjmp	.+46     	; 0x896 <lcd_data+0x376>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     868:	69 a1       	ldd	r22, Y+33	; 0x21
     86a:	7a a1       	ldd	r23, Y+34	; 0x22
     86c:	8b a1       	ldd	r24, Y+35	; 0x23
     86e:	9c a1       	ldd	r25, Y+36	; 0x24
     870:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     874:	dc 01       	movw	r26, r24
     876:	cb 01       	movw	r24, r22
     878:	9e a3       	std	Y+38, r25	; 0x26
     87a:	8d a3       	std	Y+37, r24	; 0x25
     87c:	8d a1       	ldd	r24, Y+37	; 0x25
     87e:	9e a1       	ldd	r25, Y+38	; 0x26
     880:	9a a7       	std	Y+42, r25	; 0x2a
     882:	89 a7       	std	Y+41, r24	; 0x29
     884:	89 a5       	ldd	r24, Y+41	; 0x29
     886:	9a a5       	ldd	r25, Y+42	; 0x2a
     888:	8c 01       	movw	r16, r24
     88a:	f8 01       	movw	r30, r16
     88c:	31 97       	sbiw	r30, 0x01	; 1
     88e:	f1 f7       	brne	.-4      	; 0x88c <lcd_data+0x36c>
     890:	8f 01       	movw	r16, r30
     892:	1a a7       	std	Y+42, r17	; 0x2a
     894:	09 a7       	std	Y+41, r16	; 0x29
_delay_ms(1);
lcd&=0xF1;
     896:	88 e3       	ldi	r24, 0x38	; 56
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	28 e3       	ldi	r18, 0x38	; 56
     89c:	30 e0       	ldi	r19, 0x00	; 0
     89e:	f9 01       	movw	r30, r18
     8a0:	20 81       	ld	r18, Z
     8a2:	21 7f       	andi	r18, 0xF1	; 241
     8a4:	fc 01       	movw	r30, r24
     8a6:	20 83       	st	Z, r18
     8a8:	80 e0       	ldi	r24, 0x00	; 0
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	a0 e8       	ldi	r26, 0x80	; 128
     8ae:	bf e3       	ldi	r27, 0x3F	; 63
     8b0:	8b a7       	std	Y+43, r24	; 0x2b
     8b2:	9c a7       	std	Y+44, r25	; 0x2c
     8b4:	ad a7       	std	Y+45, r26	; 0x2d
     8b6:	be a7       	std	Y+46, r27	; 0x2e
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     8b8:	6b a5       	ldd	r22, Y+43	; 0x2b
     8ba:	7c a5       	ldd	r23, Y+44	; 0x2c
     8bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     8be:	9e a5       	ldd	r25, Y+46	; 0x2e
     8c0:	20 e0       	ldi	r18, 0x00	; 0
     8c2:	30 e0       	ldi	r19, 0x00	; 0
     8c4:	4a e7       	ldi	r20, 0x7A	; 122
     8c6:	55 e4       	ldi	r21, 0x45	; 69
     8c8:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     8cc:	dc 01       	movw	r26, r24
     8ce:	cb 01       	movw	r24, r22
     8d0:	8f a7       	std	Y+47, r24	; 0x2f
     8d2:	98 ab       	std	Y+48, r25	; 0x30
     8d4:	a9 ab       	std	Y+49, r26	; 0x31
     8d6:	ba ab       	std	Y+50, r27	; 0x32
	if (__tmp < 1.0)
     8d8:	11 e0       	ldi	r17, 0x01	; 1
     8da:	6f a5       	ldd	r22, Y+47	; 0x2f
     8dc:	78 a9       	ldd	r23, Y+48	; 0x30
     8de:	89 a9       	ldd	r24, Y+49	; 0x31
     8e0:	9a a9       	ldd	r25, Y+50	; 0x32
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	40 e8       	ldi	r20, 0x80	; 128
     8e8:	5f e3       	ldi	r21, 0x3F	; 63
     8ea:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     8ee:	88 23       	and	r24, r24
     8f0:	0c f0       	brlt	.+2      	; 0x8f4 <lcd_data+0x3d4>
     8f2:	10 e0       	ldi	r17, 0x00	; 0
     8f4:	11 23       	and	r17, r17
     8f6:	29 f0       	breq	.+10     	; 0x902 <lcd_data+0x3e2>
		__ticks = 1;
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	9c ab       	std	Y+52, r25	; 0x34
     8fe:	8b ab       	std	Y+51, r24	; 0x33
     900:	46 c0       	rjmp	.+140    	; 0x98e <lcd_data+0x46e>
	else if (__tmp > 65535)
     902:	11 e0       	ldi	r17, 0x01	; 1
     904:	6f a5       	ldd	r22, Y+47	; 0x2f
     906:	78 a9       	ldd	r23, Y+48	; 0x30
     908:	89 a9       	ldd	r24, Y+49	; 0x31
     90a:	9a a9       	ldd	r25, Y+50	; 0x32
     90c:	20 e0       	ldi	r18, 0x00	; 0
     90e:	3f ef       	ldi	r19, 0xFF	; 255
     910:	4f e7       	ldi	r20, 0x7F	; 127
     912:	57 e4       	ldi	r21, 0x47	; 71
     914:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     918:	18 16       	cp	r1, r24
     91a:	0c f0       	brlt	.+2      	; 0x91e <lcd_data+0x3fe>
     91c:	10 e0       	ldi	r17, 0x00	; 0
     91e:	11 23       	and	r17, r17
     920:	61 f1       	breq	.+88     	; 0x97a <lcd_data+0x45a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     922:	6b a5       	ldd	r22, Y+43	; 0x2b
     924:	7c a5       	ldd	r23, Y+44	; 0x2c
     926:	8d a5       	ldd	r24, Y+45	; 0x2d
     928:	9e a5       	ldd	r25, Y+46	; 0x2e
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e2       	ldi	r20, 0x20	; 32
     930:	51 e4       	ldi	r21, 0x41	; 65
     932:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     936:	dc 01       	movw	r26, r24
     938:	cb 01       	movw	r24, r22
     93a:	bc 01       	movw	r22, r24
     93c:	cd 01       	movw	r24, r26
     93e:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     942:	dc 01       	movw	r26, r24
     944:	cb 01       	movw	r24, r22
     946:	9c ab       	std	Y+52, r25	; 0x34
     948:	8b ab       	std	Y+51, r24	; 0x33
     94a:	12 c0       	rjmp	.+36     	; 0x970 <lcd_data+0x450>
     94c:	80 e9       	ldi	r24, 0x90	; 144
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	9e ab       	std	Y+54, r25	; 0x36
     952:	8d ab       	std	Y+53, r24	; 0x35
     954:	8d a9       	ldd	r24, Y+53	; 0x35
     956:	9e a9       	ldd	r25, Y+54	; 0x36
     958:	8c 01       	movw	r16, r24
     95a:	c8 01       	movw	r24, r16
     95c:	01 97       	sbiw	r24, 0x01	; 1
     95e:	f1 f7       	brne	.-4      	; 0x95c <lcd_data+0x43c>
     960:	8c 01       	movw	r16, r24
     962:	1e ab       	std	Y+54, r17	; 0x36
     964:	0d ab       	std	Y+53, r16	; 0x35
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     966:	8b a9       	ldd	r24, Y+51	; 0x33
     968:	9c a9       	ldd	r25, Y+52	; 0x34
     96a:	01 97       	sbiw	r24, 0x01	; 1
     96c:	9c ab       	std	Y+52, r25	; 0x34
     96e:	8b ab       	std	Y+51, r24	; 0x33
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     970:	8b a9       	ldd	r24, Y+51	; 0x33
     972:	9c a9       	ldd	r25, Y+52	; 0x34
     974:	00 97       	sbiw	r24, 0x00	; 0
     976:	51 f7       	brne	.-44     	; 0x94c <lcd_data+0x42c>
     978:	17 c0       	rjmp	.+46     	; 0x9a8 <lcd_data+0x488>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     97a:	6f a5       	ldd	r22, Y+47	; 0x2f
     97c:	78 a9       	ldd	r23, Y+48	; 0x30
     97e:	89 a9       	ldd	r24, Y+49	; 0x31
     980:	9a a9       	ldd	r25, Y+50	; 0x32
     982:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     986:	dc 01       	movw	r26, r24
     988:	cb 01       	movw	r24, r22
     98a:	9c ab       	std	Y+52, r25	; 0x34
     98c:	8b ab       	std	Y+51, r24	; 0x33
     98e:	8b a9       	ldd	r24, Y+51	; 0x33
     990:	9c a9       	ldd	r25, Y+52	; 0x34
     992:	98 af       	std	Y+56, r25	; 0x38
     994:	8f ab       	std	Y+55, r24	; 0x37
     996:	8f a9       	ldd	r24, Y+55	; 0x37
     998:	98 ad       	ldd	r25, Y+56	; 0x38
     99a:	8c 01       	movw	r16, r24
     99c:	f8 01       	movw	r30, r16
     99e:	31 97       	sbiw	r30, 0x01	; 1
     9a0:	f1 f7       	brne	.-4      	; 0x99e <lcd_data+0x47e>
     9a2:	8f 01       	movw	r16, r30
     9a4:	18 af       	std	Y+56, r17	; 0x38
     9a6:	0f ab       	std	Y+55, r16	; 0x37
_delay_ms(1);
}
     9a8:	e9 96       	adiw	r28, 0x39	; 57
     9aa:	0f b6       	in	r0, 0x3f	; 63
     9ac:	f8 94       	cli
     9ae:	de bf       	out	0x3e, r29	; 62
     9b0:	0f be       	out	0x3f, r0	; 63
     9b2:	cd bf       	out	0x3d, r28	; 61
     9b4:	cf 91       	pop	r28
     9b6:	df 91       	pop	r29
     9b8:	1f 91       	pop	r17
     9ba:	0f 91       	pop	r16
     9bc:	08 95       	ret

000009be <lcd_init>:

void lcd_init()
{lcd_command(0x02);//home position
     9be:	df 93       	push	r29
     9c0:	cf 93       	push	r28
     9c2:	cd b7       	in	r28, 0x3d	; 61
     9c4:	de b7       	in	r29, 0x3e	; 62
     9c6:	82 e0       	ldi	r24, 0x02	; 2
     9c8:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
lcd_command(0x28);//enable 4 bit mode
     9cc:	88 e2       	ldi	r24, 0x28	; 40
     9ce:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
lcd_command(0x0c);//display on cursor off
     9d2:	8c e0       	ldi	r24, 0x0C	; 12
     9d4:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
//lcd_command(0x0e);//display off cursor on
lcd_command(0x06);//auto increment
     9d8:	86 e0       	ldi	r24, 0x06	; 6
     9da:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
}
     9de:	cf 91       	pop	r28
     9e0:	df 91       	pop	r29
     9e2:	08 95       	ret

000009e4 <lcd_string>:

void lcd_string(char *str)
{
     9e4:	df 93       	push	r29
     9e6:	cf 93       	push	r28
     9e8:	00 d0       	rcall	.+0      	; 0x9ea <lcd_string+0x6>
     9ea:	0f 92       	push	r0
     9ec:	cd b7       	in	r28, 0x3d	; 61
     9ee:	de b7       	in	r29, 0x3e	; 62
     9f0:	9b 83       	std	Y+3, r25	; 0x03
     9f2:	8a 83       	std	Y+2, r24	; 0x02
	char i = 0;
     9f4:	19 82       	std	Y+1, r1	; 0x01
	while (str[i]!='\0')
     9f6:	0e c0       	rjmp	.+28     	; 0xa14 <lcd_string+0x30>
	{
		lcd_data(str[i]);
     9f8:	89 81       	ldd	r24, Y+1	; 0x01
     9fa:	88 2f       	mov	r24, r24
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	2a 81       	ldd	r18, Y+2	; 0x02
     a00:	3b 81       	ldd	r19, Y+3	; 0x03
     a02:	82 0f       	add	r24, r18
     a04:	93 1f       	adc	r25, r19
     a06:	fc 01       	movw	r30, r24
     a08:	80 81       	ld	r24, Z
     a0a:	0e 94 90 02 	call	0x520	; 0x520 <lcd_data>
		i++;
     a0e:	89 81       	ldd	r24, Y+1	; 0x01
     a10:	8f 5f       	subi	r24, 0xFF	; 255
     a12:	89 83       	std	Y+1, r24	; 0x01
}

void lcd_string(char *str)
{
	char i = 0;
	while (str[i]!='\0')
     a14:	89 81       	ldd	r24, Y+1	; 0x01
     a16:	88 2f       	mov	r24, r24
     a18:	90 e0       	ldi	r25, 0x00	; 0
     a1a:	2a 81       	ldd	r18, Y+2	; 0x02
     a1c:	3b 81       	ldd	r19, Y+3	; 0x03
     a1e:	82 0f       	add	r24, r18
     a20:	93 1f       	adc	r25, r19
     a22:	fc 01       	movw	r30, r24
     a24:	80 81       	ld	r24, Z
     a26:	88 23       	and	r24, r24
     a28:	39 f7       	brne	.-50     	; 0x9f8 <lcd_string+0x14>
	{
		lcd_data(str[i]);
		i++;
	}
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0f 90       	pop	r0
     a30:	cf 91       	pop	r28
     a32:	df 91       	pop	r29
     a34:	08 95       	ret

00000a36 <ADC_init>:
#include<util/delay.h>
#define lcd PORTB
#include <lib/lcd.h>

void ADC_init()
{
     a36:	df 93       	push	r29
     a38:	cf 93       	push	r28
     a3a:	cd b7       	in	r28, 0x3d	; 61
     a3c:	de b7       	in	r29, 0x3e	; 62
	ADMUX=(1<<REFS0)|(1<<MUX0);
     a3e:	87 e2       	ldi	r24, 0x27	; 39
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	21 e4       	ldi	r18, 0x41	; 65
     a44:	fc 01       	movw	r30, r24
     a46:	20 83       	st	Z, r18
	ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); // ADEN adc ckt ko enable kr ra h and ADPS0,1,2
     a48:	86 e2       	ldi	r24, 0x26	; 38
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	27 e8       	ldi	r18, 0x87	; 135
     a4e:	fc 01       	movw	r30, r24
     a50:	20 83       	st	Z, r18
}
     a52:	cf 91       	pop	r28
     a54:	df 91       	pop	r29
     a56:	08 95       	ret

00000a58 <ADC_read>:

unsigned int ADC_read(unsigned char ch)

{
     a58:	df 93       	push	r29
     a5a:	cf 93       	push	r28
     a5c:	0f 92       	push	r0
     a5e:	cd b7       	in	r28, 0x3d	; 61
     a60:	de b7       	in	r29, 0x3e	; 62
     a62:	89 83       	std	Y+1, r24	; 0x01
	ADMUX|=ch;
     a64:	87 e2       	ldi	r24, 0x27	; 39
     a66:	90 e0       	ldi	r25, 0x00	; 0
     a68:	27 e2       	ldi	r18, 0x27	; 39
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	f9 01       	movw	r30, r18
     a6e:	30 81       	ld	r19, Z
     a70:	29 81       	ldd	r18, Y+1	; 0x01
     a72:	23 2b       	or	r18, r19
     a74:	fc 01       	movw	r30, r24
     a76:	20 83       	st	Z, r18
	ADCSRA|=(1<<ADSC);
     a78:	86 e2       	ldi	r24, 0x26	; 38
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	26 e2       	ldi	r18, 0x26	; 38
     a7e:	30 e0       	ldi	r19, 0x00	; 0
     a80:	f9 01       	movw	r30, r18
     a82:	20 81       	ld	r18, Z
     a84:	20 64       	ori	r18, 0x40	; 64
     a86:	fc 01       	movw	r30, r24
     a88:	20 83       	st	Z, r18
	while(!(ADCSRA&(1<<ADIF)));
     a8a:	00 00       	nop
     a8c:	86 e2       	ldi	r24, 0x26	; 38
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	fc 01       	movw	r30, r24
     a92:	80 81       	ld	r24, Z
     a94:	88 2f       	mov	r24, r24
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	80 71       	andi	r24, 0x10	; 16
     a9a:	90 70       	andi	r25, 0x00	; 0
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	b1 f3       	breq	.-20     	; 0xa8c <ADC_read+0x34>
	return ADC;
     aa0:	84 e2       	ldi	r24, 0x24	; 36
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	fc 01       	movw	r30, r24
     aa6:	80 81       	ld	r24, Z
     aa8:	91 81       	ldd	r25, Z+1	; 0x01
}
     aaa:	0f 90       	pop	r0
     aac:	cf 91       	pop	r28
     aae:	df 91       	pop	r29
     ab0:	08 95       	ret

00000ab2 <main>:

void main()
{
     ab2:	0f 93       	push	r16
     ab4:	1f 93       	push	r17
     ab6:	df 93       	push	r29
     ab8:	cf 93       	push	r28
     aba:	cd b7       	in	r28, 0x3d	; 61
     abc:	de b7       	in	r29, 0x3e	; 62
     abe:	60 97       	sbiw	r28, 0x10	; 16
     ac0:	0f b6       	in	r0, 0x3f	; 63
     ac2:	f8 94       	cli
     ac4:	de bf       	out	0x3e, r29	; 62
     ac6:	0f be       	out	0x3f, r0	; 63
     ac8:	cd bf       	out	0x3d, r28	; 61
	DDRA=0x00;
     aca:	8a e3       	ldi	r24, 0x3A	; 58
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	fc 01       	movw	r30, r24
     ad0:	10 82       	st	Z, r1
	DDRB=0xff;
     ad2:	87 e3       	ldi	r24, 0x37	; 55
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	2f ef       	ldi	r18, 0xFF	; 255
     ad8:	fc 01       	movw	r30, r24
     ada:	20 83       	st	Z, r18
	DDRD=0xff;
     adc:	81 e3       	ldi	r24, 0x31	; 49
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	2f ef       	ldi	r18, 0xFF	; 255
     ae2:	fc 01       	movw	r30, r24
     ae4:	20 83       	st	Z, r18
	lcd_init();
     ae6:	0e 94 df 04 	call	0x9be	; 0x9be <lcd_init>
	ADC_init();
     aea:	0e 94 1b 05 	call	0xa36	; 0xa36 <ADC_init>
	unsigned int x = 0;
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	19 82       	std	Y+1, r1	; 0x01
	lcd_command(0x80);
     af2:	80 e8       	ldi	r24, 0x80	; 128
     af4:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
	lcd_string("ADC Values");
     af8:	80 e6       	ldi	r24, 0x60	; 96
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <lcd_string>
	while (1)
	{
		x=ADC_read(7);
     b00:	87 e0       	ldi	r24, 0x07	; 7
     b02:	0e 94 2c 05 	call	0xa58	; 0xa58 <ADC_read>
     b06:	9a 83       	std	Y+2, r25	; 0x02
     b08:	89 83       	std	Y+1, r24	; 0x01
		lcd_command(0x8d);
     b0a:	8d e8       	ldi	r24, 0x8D	; 141
     b0c:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
		lcd_data(x);
     b10:	89 81       	ldd	r24, Y+1	; 0x01
     b12:	0e 94 90 02 	call	0x520	; 0x520 <lcd_data>
		lcd_command(0xc0);
     b16:	80 ec       	ldi	r24, 0xC0	; 192
     b18:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
		lcd_string("Temp.");
     b1c:	8b e6       	ldi	r24, 0x6B	; 107
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <lcd_string>
		lcd_command(0xcc);
     b24:	8c ec       	ldi	r24, 0xCC	; 204
     b26:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
		lcd_data((x*4)/10);
     b2a:	89 81       	ldd	r24, Y+1	; 0x01
     b2c:	9a 81       	ldd	r25, Y+2	; 0x02
     b2e:	88 0f       	add	r24, r24
     b30:	99 1f       	adc	r25, r25
     b32:	88 0f       	add	r24, r24
     b34:	99 1f       	adc	r25, r25
     b36:	2a e0       	ldi	r18, 0x0A	; 10
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	b9 01       	movw	r22, r18
     b3c:	0e 94 6c 0b 	call	0x16d8	; 0x16d8 <__udivmodhi4>
     b40:	9b 01       	movw	r18, r22
     b42:	c9 01       	movw	r24, r18
     b44:	0e 94 90 02 	call	0x520	; 0x520 <lcd_data>
		lcd_command(0xce);
     b48:	8e ec       	ldi	r24, 0xCE	; 206
     b4a:	0e 94 41 00 	call	0x82	; 0x82 <lcd_command>
		lcd_string("*C");
     b4e:	81 e7       	ldi	r24, 0x71	; 113
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <lcd_string>
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	a8 e4       	ldi	r26, 0x48	; 72
     b5c:	b3 e4       	ldi	r27, 0x43	; 67
     b5e:	8b 83       	std	Y+3, r24	; 0x03
     b60:	9c 83       	std	Y+4, r25	; 0x04
     b62:	ad 83       	std	Y+5, r26	; 0x05
     b64:	be 83       	std	Y+6, r27	; 0x06
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     b66:	6b 81       	ldd	r22, Y+3	; 0x03
     b68:	7c 81       	ldd	r23, Y+4	; 0x04
     b6a:	8d 81       	ldd	r24, Y+5	; 0x05
     b6c:	9e 81       	ldd	r25, Y+6	; 0x06
     b6e:	20 e0       	ldi	r18, 0x00	; 0
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	4a e7       	ldi	r20, 0x7A	; 122
     b74:	55 e4       	ldi	r21, 0x45	; 69
     b76:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     b7a:	dc 01       	movw	r26, r24
     b7c:	cb 01       	movw	r24, r22
     b7e:	8f 83       	std	Y+7, r24	; 0x07
     b80:	98 87       	std	Y+8, r25	; 0x08
     b82:	a9 87       	std	Y+9, r26	; 0x09
     b84:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     b86:	11 e0       	ldi	r17, 0x01	; 1
     b88:	6f 81       	ldd	r22, Y+7	; 0x07
     b8a:	78 85       	ldd	r23, Y+8	; 0x08
     b8c:	89 85       	ldd	r24, Y+9	; 0x09
     b8e:	9a 85       	ldd	r25, Y+10	; 0x0a
     b90:	20 e0       	ldi	r18, 0x00	; 0
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	40 e8       	ldi	r20, 0x80	; 128
     b96:	5f e3       	ldi	r21, 0x3F	; 63
     b98:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__ltsf2>
     b9c:	88 23       	and	r24, r24
     b9e:	0c f0       	brlt	.+2      	; 0xba2 <main+0xf0>
     ba0:	10 e0       	ldi	r17, 0x00	; 0
     ba2:	11 23       	and	r17, r17
     ba4:	29 f0       	breq	.+10     	; 0xbb0 <main+0xfe>
		__ticks = 1;
     ba6:	81 e0       	ldi	r24, 0x01	; 1
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	9c 87       	std	Y+12, r25	; 0x0c
     bac:	8b 87       	std	Y+11, r24	; 0x0b
     bae:	46 c0       	rjmp	.+140    	; 0xc3c <main+0x18a>
	else if (__tmp > 65535)
     bb0:	11 e0       	ldi	r17, 0x01	; 1
     bb2:	6f 81       	ldd	r22, Y+7	; 0x07
     bb4:	78 85       	ldd	r23, Y+8	; 0x08
     bb6:	89 85       	ldd	r24, Y+9	; 0x09
     bb8:	9a 85       	ldd	r25, Y+10	; 0x0a
     bba:	20 e0       	ldi	r18, 0x00	; 0
     bbc:	3f ef       	ldi	r19, 0xFF	; 255
     bbe:	4f e7       	ldi	r20, 0x7F	; 127
     bc0:	57 e4       	ldi	r21, 0x47	; 71
     bc2:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__gtsf2>
     bc6:	18 16       	cp	r1, r24
     bc8:	0c f0       	brlt	.+2      	; 0xbcc <main+0x11a>
     bca:	10 e0       	ldi	r17, 0x00	; 0
     bcc:	11 23       	and	r17, r17
     bce:	61 f1       	breq	.+88     	; 0xc28 <main+0x176>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     bd0:	6b 81       	ldd	r22, Y+3	; 0x03
     bd2:	7c 81       	ldd	r23, Y+4	; 0x04
     bd4:	8d 81       	ldd	r24, Y+5	; 0x05
     bd6:	9e 81       	ldd	r25, Y+6	; 0x06
     bd8:	20 e0       	ldi	r18, 0x00	; 0
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	40 e2       	ldi	r20, 0x20	; 32
     bde:	51 e4       	ldi	r21, 0x41	; 65
     be0:	0e 94 00 08 	call	0x1000	; 0x1000 <__mulsf3>
     be4:	dc 01       	movw	r26, r24
     be6:	cb 01       	movw	r24, r22
     be8:	bc 01       	movw	r22, r24
     bea:	cd 01       	movw	r24, r26
     bec:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     bf0:	dc 01       	movw	r26, r24
     bf2:	cb 01       	movw	r24, r22
     bf4:	9c 87       	std	Y+12, r25	; 0x0c
     bf6:	8b 87       	std	Y+11, r24	; 0x0b
     bf8:	12 c0       	rjmp	.+36     	; 0xc1e <main+0x16c>
     bfa:	80 e9       	ldi	r24, 0x90	; 144
     bfc:	91 e0       	ldi	r25, 0x01	; 1
     bfe:	9e 87       	std	Y+14, r25	; 0x0e
     c00:	8d 87       	std	Y+13, r24	; 0x0d
     c02:	8d 85       	ldd	r24, Y+13	; 0x0d
     c04:	9e 85       	ldd	r25, Y+14	; 0x0e
     c06:	8c 01       	movw	r16, r24
     c08:	c8 01       	movw	r24, r16
     c0a:	01 97       	sbiw	r24, 0x01	; 1
     c0c:	f1 f7       	brne	.-4      	; 0xc0a <main+0x158>
     c0e:	8c 01       	movw	r16, r24
     c10:	1e 87       	std	Y+14, r17	; 0x0e
     c12:	0d 87       	std	Y+13, r16	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c14:	8b 85       	ldd	r24, Y+11	; 0x0b
     c16:	9c 85       	ldd	r25, Y+12	; 0x0c
     c18:	01 97       	sbiw	r24, 0x01	; 1
     c1a:	9c 87       	std	Y+12, r25	; 0x0c
     c1c:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c1e:	8b 85       	ldd	r24, Y+11	; 0x0b
     c20:	9c 85       	ldd	r25, Y+12	; 0x0c
     c22:	00 97       	sbiw	r24, 0x00	; 0
     c24:	51 f7       	brne	.-44     	; 0xbfa <main+0x148>
		_delay_ms(200);
	}
     c26:	6c cf       	rjmp	.-296    	; 0xb00 <main+0x4e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c28:	6f 81       	ldd	r22, Y+7	; 0x07
     c2a:	78 85       	ldd	r23, Y+8	; 0x08
     c2c:	89 85       	ldd	r24, Y+9	; 0x09
     c2e:	9a 85       	ldd	r25, Y+10	; 0x0a
     c30:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fixunssfsi>
     c34:	dc 01       	movw	r26, r24
     c36:	cb 01       	movw	r24, r22
     c38:	9c 87       	std	Y+12, r25	; 0x0c
     c3a:	8b 87       	std	Y+11, r24	; 0x0b
     c3c:	8b 85       	ldd	r24, Y+11	; 0x0b
     c3e:	9c 85       	ldd	r25, Y+12	; 0x0c
     c40:	98 8b       	std	Y+16, r25	; 0x10
     c42:	8f 87       	std	Y+15, r24	; 0x0f
     c44:	8f 85       	ldd	r24, Y+15	; 0x0f
     c46:	98 89       	ldd	r25, Y+16	; 0x10
     c48:	8c 01       	movw	r16, r24
     c4a:	f8 01       	movw	r30, r16
     c4c:	31 97       	sbiw	r30, 0x01	; 1
     c4e:	f1 f7       	brne	.-4      	; 0xc4c <main+0x19a>
     c50:	8f 01       	movw	r16, r30
     c52:	18 8b       	std	Y+16, r17	; 0x10
     c54:	0f 87       	std	Y+15, r16	; 0x0f
     c56:	54 cf       	rjmp	.-344    	; 0xb00 <main+0x4e>

00000c58 <__fixunssfsi>:
     c58:	ef 92       	push	r14
     c5a:	ff 92       	push	r15
     c5c:	0f 93       	push	r16
     c5e:	1f 93       	push	r17
     c60:	7b 01       	movw	r14, r22
     c62:	8c 01       	movw	r16, r24
     c64:	20 e0       	ldi	r18, 0x00	; 0
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	40 e0       	ldi	r20, 0x00	; 0
     c6a:	5f e4       	ldi	r21, 0x4F	; 79
     c6c:	0e 94 2a 09 	call	0x1254	; 0x1254 <__gesf2>
     c70:	87 fd       	sbrc	r24, 7
     c72:	11 c0       	rjmp	.+34     	; 0xc96 <__fixunssfsi+0x3e>
     c74:	c8 01       	movw	r24, r16
     c76:	b7 01       	movw	r22, r14
     c78:	20 e0       	ldi	r18, 0x00	; 0
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	40 e0       	ldi	r20, 0x00	; 0
     c7e:	5f e4       	ldi	r21, 0x4F	; 79
     c80:	0e 94 cf 07 	call	0xf9e	; 0xf9e <__subsf3>
     c84:	0e 94 8a 09 	call	0x1314	; 0x1314 <__fixsfsi>
     c88:	9b 01       	movw	r18, r22
     c8a:	ac 01       	movw	r20, r24
     c8c:	20 50       	subi	r18, 0x00	; 0
     c8e:	30 40       	sbci	r19, 0x00	; 0
     c90:	40 40       	sbci	r20, 0x00	; 0
     c92:	50 48       	sbci	r21, 0x80	; 128
     c94:	06 c0       	rjmp	.+12     	; 0xca2 <__fixunssfsi+0x4a>
     c96:	c8 01       	movw	r24, r16
     c98:	b7 01       	movw	r22, r14
     c9a:	0e 94 8a 09 	call	0x1314	; 0x1314 <__fixsfsi>
     c9e:	9b 01       	movw	r18, r22
     ca0:	ac 01       	movw	r20, r24
     ca2:	b9 01       	movw	r22, r18
     ca4:	ca 01       	movw	r24, r20
     ca6:	1f 91       	pop	r17
     ca8:	0f 91       	pop	r16
     caa:	ff 90       	pop	r15
     cac:	ef 90       	pop	r14
     cae:	08 95       	ret

00000cb0 <_fpadd_parts>:
     cb0:	a0 e0       	ldi	r26, 0x00	; 0
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	ee e5       	ldi	r30, 0x5E	; 94
     cb6:	f6 e0       	ldi	r31, 0x06	; 6
     cb8:	0c 94 84 0b 	jmp	0x1708	; 0x1708 <__prologue_saves__+0x8>
     cbc:	fc 01       	movw	r30, r24
     cbe:	ea 01       	movw	r28, r20
     cc0:	80 81       	ld	r24, Z
     cc2:	82 30       	cpi	r24, 0x02	; 2
     cc4:	08 f4       	brcc	.+2      	; 0xcc8 <_fpadd_parts+0x18>
     cc6:	38 c1       	rjmp	.+624    	; 0xf38 <_fpadd_parts+0x288>
     cc8:	db 01       	movw	r26, r22
     cca:	9c 91       	ld	r25, X
     ccc:	92 30       	cpi	r25, 0x02	; 2
     cce:	08 f4       	brcc	.+2      	; 0xcd2 <_fpadd_parts+0x22>
     cd0:	30 c1       	rjmp	.+608    	; 0xf32 <_fpadd_parts+0x282>
     cd2:	84 30       	cpi	r24, 0x04	; 4
     cd4:	59 f4       	brne	.+22     	; 0xcec <_fpadd_parts+0x3c>
     cd6:	94 30       	cpi	r25, 0x04	; 4
     cd8:	09 f0       	breq	.+2      	; 0xcdc <_fpadd_parts+0x2c>
     cda:	2e c1       	rjmp	.+604    	; 0xf38 <_fpadd_parts+0x288>
     cdc:	91 81       	ldd	r25, Z+1	; 0x01
     cde:	11 96       	adiw	r26, 0x01	; 1
     ce0:	8c 91       	ld	r24, X
     ce2:	11 97       	sbiw	r26, 0x01	; 1
     ce4:	98 17       	cp	r25, r24
     ce6:	09 f0       	breq	.+2      	; 0xcea <_fpadd_parts+0x3a>
     ce8:	21 c1       	rjmp	.+578    	; 0xf2c <_fpadd_parts+0x27c>
     cea:	26 c1       	rjmp	.+588    	; 0xf38 <_fpadd_parts+0x288>
     cec:	94 30       	cpi	r25, 0x04	; 4
     cee:	09 f4       	brne	.+2      	; 0xcf2 <_fpadd_parts+0x42>
     cf0:	20 c1       	rjmp	.+576    	; 0xf32 <_fpadd_parts+0x282>
     cf2:	92 30       	cpi	r25, 0x02	; 2
     cf4:	b1 f4       	brne	.+44     	; 0xd22 <_fpadd_parts+0x72>
     cf6:	82 30       	cpi	r24, 0x02	; 2
     cf8:	09 f0       	breq	.+2      	; 0xcfc <_fpadd_parts+0x4c>
     cfa:	1e c1       	rjmp	.+572    	; 0xf38 <_fpadd_parts+0x288>
     cfc:	ca 01       	movw	r24, r20
     cfe:	af 01       	movw	r20, r30
     d00:	28 e0       	ldi	r18, 0x08	; 8
     d02:	da 01       	movw	r26, r20
     d04:	0d 90       	ld	r0, X+
     d06:	ad 01       	movw	r20, r26
     d08:	dc 01       	movw	r26, r24
     d0a:	0d 92       	st	X+, r0
     d0c:	cd 01       	movw	r24, r26
     d0e:	21 50       	subi	r18, 0x01	; 1
     d10:	c1 f7       	brne	.-16     	; 0xd02 <_fpadd_parts+0x52>
     d12:	db 01       	movw	r26, r22
     d14:	11 96       	adiw	r26, 0x01	; 1
     d16:	8c 91       	ld	r24, X
     d18:	11 97       	sbiw	r26, 0x01	; 1
     d1a:	91 81       	ldd	r25, Z+1	; 0x01
     d1c:	89 23       	and	r24, r25
     d1e:	89 83       	std	Y+1, r24	; 0x01
     d20:	0a c1       	rjmp	.+532    	; 0xf36 <_fpadd_parts+0x286>
     d22:	82 30       	cpi	r24, 0x02	; 2
     d24:	09 f4       	brne	.+2      	; 0xd28 <_fpadd_parts+0x78>
     d26:	05 c1       	rjmp	.+522    	; 0xf32 <_fpadd_parts+0x282>
     d28:	c2 80       	ldd	r12, Z+2	; 0x02
     d2a:	d3 80       	ldd	r13, Z+3	; 0x03
     d2c:	db 01       	movw	r26, r22
     d2e:	12 96       	adiw	r26, 0x02	; 2
     d30:	6d 90       	ld	r6, X+
     d32:	7c 90       	ld	r7, X
     d34:	13 97       	sbiw	r26, 0x03	; 3
     d36:	24 81       	ldd	r18, Z+4	; 0x04
     d38:	35 81       	ldd	r19, Z+5	; 0x05
     d3a:	46 81       	ldd	r20, Z+6	; 0x06
     d3c:	57 81       	ldd	r21, Z+7	; 0x07
     d3e:	14 96       	adiw	r26, 0x04	; 4
     d40:	ed 90       	ld	r14, X+
     d42:	fd 90       	ld	r15, X+
     d44:	0d 91       	ld	r16, X+
     d46:	1c 91       	ld	r17, X
     d48:	17 97       	sbiw	r26, 0x07	; 7
     d4a:	c6 01       	movw	r24, r12
     d4c:	86 19       	sub	r24, r6
     d4e:	97 09       	sbc	r25, r7
     d50:	5c 01       	movw	r10, r24
     d52:	97 ff       	sbrs	r25, 7
     d54:	04 c0       	rjmp	.+8      	; 0xd5e <_fpadd_parts+0xae>
     d56:	aa 24       	eor	r10, r10
     d58:	bb 24       	eor	r11, r11
     d5a:	a8 1a       	sub	r10, r24
     d5c:	b9 0a       	sbc	r11, r25
     d5e:	b0 e2       	ldi	r27, 0x20	; 32
     d60:	ab 16       	cp	r10, r27
     d62:	b1 04       	cpc	r11, r1
     d64:	0c f0       	brlt	.+2      	; 0xd68 <_fpadd_parts+0xb8>
     d66:	61 c0       	rjmp	.+194    	; 0xe2a <_fpadd_parts+0x17a>
     d68:	18 16       	cp	r1, r24
     d6a:	19 06       	cpc	r1, r25
     d6c:	6c f5       	brge	.+90     	; 0xdc8 <_fpadd_parts+0x118>
     d6e:	37 01       	movw	r6, r14
     d70:	48 01       	movw	r8, r16
     d72:	0a 2c       	mov	r0, r10
     d74:	04 c0       	rjmp	.+8      	; 0xd7e <_fpadd_parts+0xce>
     d76:	96 94       	lsr	r9
     d78:	87 94       	ror	r8
     d7a:	77 94       	ror	r7
     d7c:	67 94       	ror	r6
     d7e:	0a 94       	dec	r0
     d80:	d2 f7       	brpl	.-12     	; 0xd76 <_fpadd_parts+0xc6>
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	a0 e0       	ldi	r26, 0x00	; 0
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	0a 2c       	mov	r0, r10
     d8c:	04 c0       	rjmp	.+8      	; 0xd96 <_fpadd_parts+0xe6>
     d8e:	88 0f       	add	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	aa 1f       	adc	r26, r26
     d94:	bb 1f       	adc	r27, r27
     d96:	0a 94       	dec	r0
     d98:	d2 f7       	brpl	.-12     	; 0xd8e <_fpadd_parts+0xde>
     d9a:	01 97       	sbiw	r24, 0x01	; 1
     d9c:	a1 09       	sbc	r26, r1
     d9e:	b1 09       	sbc	r27, r1
     da0:	8e 21       	and	r24, r14
     da2:	9f 21       	and	r25, r15
     da4:	a0 23       	and	r26, r16
     da6:	b1 23       	and	r27, r17
     da8:	ee 24       	eor	r14, r14
     daa:	ff 24       	eor	r15, r15
     dac:	87 01       	movw	r16, r14
     dae:	e3 94       	inc	r14
     db0:	00 97       	sbiw	r24, 0x00	; 0
     db2:	a1 05       	cpc	r26, r1
     db4:	b1 05       	cpc	r27, r1
     db6:	19 f4       	brne	.+6      	; 0xdbe <_fpadd_parts+0x10e>
     db8:	ee 24       	eor	r14, r14
     dba:	ff 24       	eor	r15, r15
     dbc:	87 01       	movw	r16, r14
     dbe:	e6 28       	or	r14, r6
     dc0:	f7 28       	or	r15, r7
     dc2:	08 29       	or	r16, r8
     dc4:	19 29       	or	r17, r9
     dc6:	3c c0       	rjmp	.+120    	; 0xe40 <_fpadd_parts+0x190>
     dc8:	00 97       	sbiw	r24, 0x00	; 0
     dca:	d1 f1       	breq	.+116    	; 0xe40 <_fpadd_parts+0x190>
     dcc:	ca 0c       	add	r12, r10
     dce:	db 1c       	adc	r13, r11
     dd0:	39 01       	movw	r6, r18
     dd2:	4a 01       	movw	r8, r20
     dd4:	0a 2c       	mov	r0, r10
     dd6:	04 c0       	rjmp	.+8      	; 0xde0 <_fpadd_parts+0x130>
     dd8:	96 94       	lsr	r9
     dda:	87 94       	ror	r8
     ddc:	77 94       	ror	r7
     dde:	67 94       	ror	r6
     de0:	0a 94       	dec	r0
     de2:	d2 f7       	brpl	.-12     	; 0xdd8 <_fpadd_parts+0x128>
     de4:	81 e0       	ldi	r24, 0x01	; 1
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	a0 e0       	ldi	r26, 0x00	; 0
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	0a 2c       	mov	r0, r10
     dee:	04 c0       	rjmp	.+8      	; 0xdf8 <_fpadd_parts+0x148>
     df0:	88 0f       	add	r24, r24
     df2:	99 1f       	adc	r25, r25
     df4:	aa 1f       	adc	r26, r26
     df6:	bb 1f       	adc	r27, r27
     df8:	0a 94       	dec	r0
     dfa:	d2 f7       	brpl	.-12     	; 0xdf0 <_fpadd_parts+0x140>
     dfc:	01 97       	sbiw	r24, 0x01	; 1
     dfe:	a1 09       	sbc	r26, r1
     e00:	b1 09       	sbc	r27, r1
     e02:	82 23       	and	r24, r18
     e04:	93 23       	and	r25, r19
     e06:	a4 23       	and	r26, r20
     e08:	b5 23       	and	r27, r21
     e0a:	21 e0       	ldi	r18, 0x01	; 1
     e0c:	30 e0       	ldi	r19, 0x00	; 0
     e0e:	40 e0       	ldi	r20, 0x00	; 0
     e10:	50 e0       	ldi	r21, 0x00	; 0
     e12:	00 97       	sbiw	r24, 0x00	; 0
     e14:	a1 05       	cpc	r26, r1
     e16:	b1 05       	cpc	r27, r1
     e18:	19 f4       	brne	.+6      	; 0xe20 <_fpadd_parts+0x170>
     e1a:	20 e0       	ldi	r18, 0x00	; 0
     e1c:	30 e0       	ldi	r19, 0x00	; 0
     e1e:	a9 01       	movw	r20, r18
     e20:	26 29       	or	r18, r6
     e22:	37 29       	or	r19, r7
     e24:	48 29       	or	r20, r8
     e26:	59 29       	or	r21, r9
     e28:	0b c0       	rjmp	.+22     	; 0xe40 <_fpadd_parts+0x190>
     e2a:	6c 14       	cp	r6, r12
     e2c:	7d 04       	cpc	r7, r13
     e2e:	24 f4       	brge	.+8      	; 0xe38 <_fpadd_parts+0x188>
     e30:	ee 24       	eor	r14, r14
     e32:	ff 24       	eor	r15, r15
     e34:	87 01       	movw	r16, r14
     e36:	04 c0       	rjmp	.+8      	; 0xe40 <_fpadd_parts+0x190>
     e38:	63 01       	movw	r12, r6
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	a9 01       	movw	r20, r18
     e40:	81 81       	ldd	r24, Z+1	; 0x01
     e42:	fb 01       	movw	r30, r22
     e44:	91 81       	ldd	r25, Z+1	; 0x01
     e46:	89 17       	cp	r24, r25
     e48:	09 f4       	brne	.+2      	; 0xe4c <_fpadd_parts+0x19c>
     e4a:	45 c0       	rjmp	.+138    	; 0xed6 <_fpadd_parts+0x226>
     e4c:	88 23       	and	r24, r24
     e4e:	49 f0       	breq	.+18     	; 0xe62 <_fpadd_parts+0x1b2>
     e50:	d8 01       	movw	r26, r16
     e52:	c7 01       	movw	r24, r14
     e54:	82 1b       	sub	r24, r18
     e56:	93 0b       	sbc	r25, r19
     e58:	a4 0b       	sbc	r26, r20
     e5a:	b5 0b       	sbc	r27, r21
     e5c:	9c 01       	movw	r18, r24
     e5e:	ad 01       	movw	r20, r26
     e60:	04 c0       	rjmp	.+8      	; 0xe6a <_fpadd_parts+0x1ba>
     e62:	2e 19       	sub	r18, r14
     e64:	3f 09       	sbc	r19, r15
     e66:	40 0b       	sbc	r20, r16
     e68:	51 0b       	sbc	r21, r17
     e6a:	57 fd       	sbrc	r21, 7
     e6c:	04 c0       	rjmp	.+8      	; 0xe76 <_fpadd_parts+0x1c6>
     e6e:	19 82       	std	Y+1, r1	; 0x01
     e70:	db 82       	std	Y+3, r13	; 0x03
     e72:	ca 82       	std	Y+2, r12	; 0x02
     e74:	0b c0       	rjmp	.+22     	; 0xe8c <_fpadd_parts+0x1dc>
     e76:	81 e0       	ldi	r24, 0x01	; 1
     e78:	89 83       	std	Y+1, r24	; 0x01
     e7a:	db 82       	std	Y+3, r13	; 0x03
     e7c:	ca 82       	std	Y+2, r12	; 0x02
     e7e:	50 95       	com	r21
     e80:	40 95       	com	r20
     e82:	30 95       	com	r19
     e84:	21 95       	neg	r18
     e86:	3f 4f       	sbci	r19, 0xFF	; 255
     e88:	4f 4f       	sbci	r20, 0xFF	; 255
     e8a:	5f 4f       	sbci	r21, 0xFF	; 255
     e8c:	2c 83       	std	Y+4, r18	; 0x04
     e8e:	3d 83       	std	Y+5, r19	; 0x05
     e90:	4e 83       	std	Y+6, r20	; 0x06
     e92:	5f 83       	std	Y+7, r21	; 0x07
     e94:	0d c0       	rjmp	.+26     	; 0xeb0 <_fpadd_parts+0x200>
     e96:	88 0f       	add	r24, r24
     e98:	99 1f       	adc	r25, r25
     e9a:	aa 1f       	adc	r26, r26
     e9c:	bb 1f       	adc	r27, r27
     e9e:	8c 83       	std	Y+4, r24	; 0x04
     ea0:	9d 83       	std	Y+5, r25	; 0x05
     ea2:	ae 83       	std	Y+6, r26	; 0x06
     ea4:	bf 83       	std	Y+7, r27	; 0x07
     ea6:	8a 81       	ldd	r24, Y+2	; 0x02
     ea8:	9b 81       	ldd	r25, Y+3	; 0x03
     eaa:	01 97       	sbiw	r24, 0x01	; 1
     eac:	9b 83       	std	Y+3, r25	; 0x03
     eae:	8a 83       	std	Y+2, r24	; 0x02
     eb0:	8c 81       	ldd	r24, Y+4	; 0x04
     eb2:	9d 81       	ldd	r25, Y+5	; 0x05
     eb4:	ae 81       	ldd	r26, Y+6	; 0x06
     eb6:	bf 81       	ldd	r27, Y+7	; 0x07
     eb8:	9c 01       	movw	r18, r24
     eba:	ad 01       	movw	r20, r26
     ebc:	21 50       	subi	r18, 0x01	; 1
     ebe:	30 40       	sbci	r19, 0x00	; 0
     ec0:	40 40       	sbci	r20, 0x00	; 0
     ec2:	50 40       	sbci	r21, 0x00	; 0
     ec4:	2f 3f       	cpi	r18, 0xFF	; 255
     ec6:	ef ef       	ldi	r30, 0xFF	; 255
     ec8:	3e 07       	cpc	r19, r30
     eca:	ef ef       	ldi	r30, 0xFF	; 255
     ecc:	4e 07       	cpc	r20, r30
     ece:	ef e3       	ldi	r30, 0x3F	; 63
     ed0:	5e 07       	cpc	r21, r30
     ed2:	08 f3       	brcs	.-62     	; 0xe96 <_fpadd_parts+0x1e6>
     ed4:	0b c0       	rjmp	.+22     	; 0xeec <_fpadd_parts+0x23c>
     ed6:	89 83       	std	Y+1, r24	; 0x01
     ed8:	db 82       	std	Y+3, r13	; 0x03
     eda:	ca 82       	std	Y+2, r12	; 0x02
     edc:	2e 0d       	add	r18, r14
     ede:	3f 1d       	adc	r19, r15
     ee0:	40 1f       	adc	r20, r16
     ee2:	51 1f       	adc	r21, r17
     ee4:	2c 83       	std	Y+4, r18	; 0x04
     ee6:	3d 83       	std	Y+5, r19	; 0x05
     ee8:	4e 83       	std	Y+6, r20	; 0x06
     eea:	5f 83       	std	Y+7, r21	; 0x07
     eec:	83 e0       	ldi	r24, 0x03	; 3
     eee:	88 83       	st	Y, r24
     ef0:	2c 81       	ldd	r18, Y+4	; 0x04
     ef2:	3d 81       	ldd	r19, Y+5	; 0x05
     ef4:	4e 81       	ldd	r20, Y+6	; 0x06
     ef6:	5f 81       	ldd	r21, Y+7	; 0x07
     ef8:	57 ff       	sbrs	r21, 7
     efa:	1d c0       	rjmp	.+58     	; 0xf36 <_fpadd_parts+0x286>
     efc:	da 01       	movw	r26, r20
     efe:	c9 01       	movw	r24, r18
     f00:	81 70       	andi	r24, 0x01	; 1
     f02:	90 70       	andi	r25, 0x00	; 0
     f04:	a0 70       	andi	r26, 0x00	; 0
     f06:	b0 70       	andi	r27, 0x00	; 0
     f08:	56 95       	lsr	r21
     f0a:	47 95       	ror	r20
     f0c:	37 95       	ror	r19
     f0e:	27 95       	ror	r18
     f10:	82 2b       	or	r24, r18
     f12:	93 2b       	or	r25, r19
     f14:	a4 2b       	or	r26, r20
     f16:	b5 2b       	or	r27, r21
     f18:	8c 83       	std	Y+4, r24	; 0x04
     f1a:	9d 83       	std	Y+5, r25	; 0x05
     f1c:	ae 83       	std	Y+6, r26	; 0x06
     f1e:	bf 83       	std	Y+7, r27	; 0x07
     f20:	8a 81       	ldd	r24, Y+2	; 0x02
     f22:	9b 81       	ldd	r25, Y+3	; 0x03
     f24:	01 96       	adiw	r24, 0x01	; 1
     f26:	9b 83       	std	Y+3, r25	; 0x03
     f28:	8a 83       	std	Y+2, r24	; 0x02
     f2a:	05 c0       	rjmp	.+10     	; 0xf36 <_fpadd_parts+0x286>
     f2c:	e4 e7       	ldi	r30, 0x74	; 116
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	03 c0       	rjmp	.+6      	; 0xf38 <_fpadd_parts+0x288>
     f32:	fb 01       	movw	r30, r22
     f34:	01 c0       	rjmp	.+2      	; 0xf38 <_fpadd_parts+0x288>
     f36:	fe 01       	movw	r30, r28
     f38:	cf 01       	movw	r24, r30
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62
     f3e:	ee e0       	ldi	r30, 0x0E	; 14
     f40:	0c 94 a0 0b 	jmp	0x1740	; 0x1740 <__epilogue_restores__+0x8>

00000f44 <__addsf3>:
     f44:	a0 e2       	ldi	r26, 0x20	; 32
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e8 ea       	ldi	r30, 0xA8	; 168
     f4a:	f7 e0       	ldi	r31, 0x07	; 7
     f4c:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <__prologue_saves__+0x18>
     f50:	69 83       	std	Y+1, r22	; 0x01
     f52:	7a 83       	std	Y+2, r23	; 0x02
     f54:	8b 83       	std	Y+3, r24	; 0x03
     f56:	9c 83       	std	Y+4, r25	; 0x04
     f58:	2d 83       	std	Y+5, r18	; 0x05
     f5a:	3e 83       	std	Y+6, r19	; 0x06
     f5c:	4f 83       	std	Y+7, r20	; 0x07
     f5e:	58 87       	std	Y+8, r21	; 0x08
     f60:	89 e0       	ldi	r24, 0x09	; 9
     f62:	e8 2e       	mov	r14, r24
     f64:	f1 2c       	mov	r15, r1
     f66:	ec 0e       	add	r14, r28
     f68:	fd 1e       	adc	r15, r29
     f6a:	ce 01       	movw	r24, r28
     f6c:	01 96       	adiw	r24, 0x01	; 1
     f6e:	b7 01       	movw	r22, r14
     f70:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
     f74:	8e 01       	movw	r16, r28
     f76:	0f 5e       	subi	r16, 0xEF	; 239
     f78:	1f 4f       	sbci	r17, 0xFF	; 255
     f7a:	ce 01       	movw	r24, r28
     f7c:	05 96       	adiw	r24, 0x05	; 5
     f7e:	b8 01       	movw	r22, r16
     f80:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
     f84:	c7 01       	movw	r24, r14
     f86:	b8 01       	movw	r22, r16
     f88:	ae 01       	movw	r20, r28
     f8a:	47 5e       	subi	r20, 0xE7	; 231
     f8c:	5f 4f       	sbci	r21, 0xFF	; 255
     f8e:	0e 94 58 06 	call	0xcb0	; 0xcb0 <_fpadd_parts>
     f92:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__pack_f>
     f96:	a0 96       	adiw	r28, 0x20	; 32
     f98:	e6 e0       	ldi	r30, 0x06	; 6
     f9a:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

00000f9e <__subsf3>:
     f9e:	a0 e2       	ldi	r26, 0x20	; 32
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e5 ed       	ldi	r30, 0xD5	; 213
     fa4:	f7 e0       	ldi	r31, 0x07	; 7
     fa6:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <__prologue_saves__+0x18>
     faa:	69 83       	std	Y+1, r22	; 0x01
     fac:	7a 83       	std	Y+2, r23	; 0x02
     fae:	8b 83       	std	Y+3, r24	; 0x03
     fb0:	9c 83       	std	Y+4, r25	; 0x04
     fb2:	2d 83       	std	Y+5, r18	; 0x05
     fb4:	3e 83       	std	Y+6, r19	; 0x06
     fb6:	4f 83       	std	Y+7, r20	; 0x07
     fb8:	58 87       	std	Y+8, r21	; 0x08
     fba:	8e 01       	movw	r16, r28
     fbc:	07 5f       	subi	r16, 0xF7	; 247
     fbe:	1f 4f       	sbci	r17, 0xFF	; 255
     fc0:	ce 01       	movw	r24, r28
     fc2:	01 96       	adiw	r24, 0x01	; 1
     fc4:	b8 01       	movw	r22, r16
     fc6:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
     fca:	91 e1       	ldi	r25, 0x11	; 17
     fcc:	e9 2e       	mov	r14, r25
     fce:	f1 2c       	mov	r15, r1
     fd0:	ec 0e       	add	r14, r28
     fd2:	fd 1e       	adc	r15, r29
     fd4:	ce 01       	movw	r24, r28
     fd6:	05 96       	adiw	r24, 0x05	; 5
     fd8:	b7 01       	movw	r22, r14
     fda:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
     fde:	8a 89       	ldd	r24, Y+18	; 0x12
     fe0:	91 e0       	ldi	r25, 0x01	; 1
     fe2:	89 27       	eor	r24, r25
     fe4:	8a 8b       	std	Y+18, r24	; 0x12
     fe6:	c8 01       	movw	r24, r16
     fe8:	b7 01       	movw	r22, r14
     fea:	ae 01       	movw	r20, r28
     fec:	47 5e       	subi	r20, 0xE7	; 231
     fee:	5f 4f       	sbci	r21, 0xFF	; 255
     ff0:	0e 94 58 06 	call	0xcb0	; 0xcb0 <_fpadd_parts>
     ff4:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__pack_f>
     ff8:	a0 96       	adiw	r28, 0x20	; 32
     ffa:	e6 e0       	ldi	r30, 0x06	; 6
     ffc:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

00001000 <__mulsf3>:
    1000:	a0 e2       	ldi	r26, 0x20	; 32
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	e6 e0       	ldi	r30, 0x06	; 6
    1006:	f8 e0       	ldi	r31, 0x08	; 8
    1008:	0c 94 80 0b 	jmp	0x1700	; 0x1700 <__prologue_saves__>
    100c:	69 83       	std	Y+1, r22	; 0x01
    100e:	7a 83       	std	Y+2, r23	; 0x02
    1010:	8b 83       	std	Y+3, r24	; 0x03
    1012:	9c 83       	std	Y+4, r25	; 0x04
    1014:	2d 83       	std	Y+5, r18	; 0x05
    1016:	3e 83       	std	Y+6, r19	; 0x06
    1018:	4f 83       	std	Y+7, r20	; 0x07
    101a:	58 87       	std	Y+8, r21	; 0x08
    101c:	ce 01       	movw	r24, r28
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	be 01       	movw	r22, r28
    1022:	67 5f       	subi	r22, 0xF7	; 247
    1024:	7f 4f       	sbci	r23, 0xFF	; 255
    1026:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    102a:	ce 01       	movw	r24, r28
    102c:	05 96       	adiw	r24, 0x05	; 5
    102e:	be 01       	movw	r22, r28
    1030:	6f 5e       	subi	r22, 0xEF	; 239
    1032:	7f 4f       	sbci	r23, 0xFF	; 255
    1034:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1038:	99 85       	ldd	r25, Y+9	; 0x09
    103a:	92 30       	cpi	r25, 0x02	; 2
    103c:	78 f0       	brcs	.+30     	; 0x105c <__mulsf3+0x5c>
    103e:	89 89       	ldd	r24, Y+17	; 0x11
    1040:	82 30       	cpi	r24, 0x02	; 2
    1042:	c0 f0       	brcs	.+48     	; 0x1074 <__mulsf3+0x74>
    1044:	94 30       	cpi	r25, 0x04	; 4
    1046:	19 f4       	brne	.+6      	; 0x104e <__mulsf3+0x4e>
    1048:	82 30       	cpi	r24, 0x02	; 2
    104a:	41 f4       	brne	.+16     	; 0x105c <__mulsf3+0x5c>
    104c:	cb c0       	rjmp	.+406    	; 0x11e4 <__mulsf3+0x1e4>
    104e:	84 30       	cpi	r24, 0x04	; 4
    1050:	19 f4       	brne	.+6      	; 0x1058 <__mulsf3+0x58>
    1052:	92 30       	cpi	r25, 0x02	; 2
    1054:	79 f4       	brne	.+30     	; 0x1074 <__mulsf3+0x74>
    1056:	c6 c0       	rjmp	.+396    	; 0x11e4 <__mulsf3+0x1e4>
    1058:	92 30       	cpi	r25, 0x02	; 2
    105a:	51 f4       	brne	.+20     	; 0x1070 <__mulsf3+0x70>
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1060:	9a 89       	ldd	r25, Y+18	; 0x12
    1062:	29 17       	cp	r18, r25
    1064:	09 f4       	brne	.+2      	; 0x1068 <__mulsf3+0x68>
    1066:	80 e0       	ldi	r24, 0x00	; 0
    1068:	8a 87       	std	Y+10, r24	; 0x0a
    106a:	ce 01       	movw	r24, r28
    106c:	09 96       	adiw	r24, 0x09	; 9
    106e:	bc c0       	rjmp	.+376    	; 0x11e8 <__mulsf3+0x1e8>
    1070:	82 30       	cpi	r24, 0x02	; 2
    1072:	51 f4       	brne	.+20     	; 0x1088 <__mulsf3+0x88>
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	2a 85       	ldd	r18, Y+10	; 0x0a
    1078:	9a 89       	ldd	r25, Y+18	; 0x12
    107a:	29 17       	cp	r18, r25
    107c:	09 f4       	brne	.+2      	; 0x1080 <__mulsf3+0x80>
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	8a 8b       	std	Y+18, r24	; 0x12
    1082:	ce 01       	movw	r24, r28
    1084:	41 96       	adiw	r24, 0x11	; 17
    1086:	b0 c0       	rjmp	.+352    	; 0x11e8 <__mulsf3+0x1e8>
    1088:	6d 84       	ldd	r6, Y+13	; 0x0d
    108a:	7e 84       	ldd	r7, Y+14	; 0x0e
    108c:	8f 84       	ldd	r8, Y+15	; 0x0f
    108e:	98 88       	ldd	r9, Y+16	; 0x10
    1090:	ed 88       	ldd	r14, Y+21	; 0x15
    1092:	fe 88       	ldd	r15, Y+22	; 0x16
    1094:	0f 89       	ldd	r16, Y+23	; 0x17
    1096:	18 8d       	ldd	r17, Y+24	; 0x18
    1098:	e0 e2       	ldi	r30, 0x20	; 32
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 e0       	ldi	r24, 0x00	; 0
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	dc 01       	movw	r26, r24
    10a2:	aa 24       	eor	r10, r10
    10a4:	bb 24       	eor	r11, r11
    10a6:	65 01       	movw	r12, r10
    10a8:	20 e0       	ldi	r18, 0x00	; 0
    10aa:	30 e0       	ldi	r19, 0x00	; 0
    10ac:	a9 01       	movw	r20, r18
    10ae:	b3 01       	movw	r22, r6
    10b0:	61 70       	andi	r22, 0x01	; 1
    10b2:	70 70       	andi	r23, 0x00	; 0
    10b4:	61 15       	cp	r22, r1
    10b6:	71 05       	cpc	r23, r1
    10b8:	d1 f0       	breq	.+52     	; 0x10ee <__mulsf3+0xee>
    10ba:	2e 0d       	add	r18, r14
    10bc:	3f 1d       	adc	r19, r15
    10be:	40 1f       	adc	r20, r16
    10c0:	51 1f       	adc	r21, r17
    10c2:	15 01       	movw	r2, r10
    10c4:	26 01       	movw	r4, r12
    10c6:	28 0e       	add	r2, r24
    10c8:	39 1e       	adc	r3, r25
    10ca:	4a 1e       	adc	r4, r26
    10cc:	5b 1e       	adc	r5, r27
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	a0 e0       	ldi	r26, 0x00	; 0
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	2e 15       	cp	r18, r14
    10d8:	3f 05       	cpc	r19, r15
    10da:	40 07       	cpc	r20, r16
    10dc:	51 07       	cpc	r21, r17
    10de:	18 f0       	brcs	.+6      	; 0x10e6 <__mulsf3+0xe6>
    10e0:	80 e0       	ldi	r24, 0x00	; 0
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	dc 01       	movw	r26, r24
    10e6:	82 0d       	add	r24, r2
    10e8:	93 1d       	adc	r25, r3
    10ea:	a4 1d       	adc	r26, r4
    10ec:	b5 1d       	adc	r27, r5
    10ee:	aa 0c       	add	r10, r10
    10f0:	bb 1c       	adc	r11, r11
    10f2:	cc 1c       	adc	r12, r12
    10f4:	dd 1c       	adc	r13, r13
    10f6:	17 ff       	sbrs	r17, 7
    10f8:	09 c0       	rjmp	.+18     	; 0x110c <__mulsf3+0x10c>
    10fa:	61 e0       	ldi	r22, 0x01	; 1
    10fc:	26 2e       	mov	r2, r22
    10fe:	31 2c       	mov	r3, r1
    1100:	41 2c       	mov	r4, r1
    1102:	51 2c       	mov	r5, r1
    1104:	a2 28       	or	r10, r2
    1106:	b3 28       	or	r11, r3
    1108:	c4 28       	or	r12, r4
    110a:	d5 28       	or	r13, r5
    110c:	31 97       	sbiw	r30, 0x01	; 1
    110e:	49 f0       	breq	.+18     	; 0x1122 <__mulsf3+0x122>
    1110:	ee 0c       	add	r14, r14
    1112:	ff 1c       	adc	r15, r15
    1114:	00 1f       	adc	r16, r16
    1116:	11 1f       	adc	r17, r17
    1118:	96 94       	lsr	r9
    111a:	87 94       	ror	r8
    111c:	77 94       	ror	r7
    111e:	67 94       	ror	r6
    1120:	c6 cf       	rjmp	.-116    	; 0x10ae <__mulsf3+0xae>
    1122:	6b 89       	ldd	r22, Y+19	; 0x13
    1124:	7c 89       	ldd	r23, Y+20	; 0x14
    1126:	eb 85       	ldd	r30, Y+11	; 0x0b
    1128:	fc 85       	ldd	r31, Y+12	; 0x0c
    112a:	6e 0f       	add	r22, r30
    112c:	7f 1f       	adc	r23, r31
    112e:	6e 5f       	subi	r22, 0xFE	; 254
    1130:	7f 4f       	sbci	r23, 0xFF	; 255
    1132:	7c 8f       	std	Y+28, r23	; 0x1c
    1134:	6b 8f       	std	Y+27, r22	; 0x1b
    1136:	61 e0       	ldi	r22, 0x01	; 1
    1138:	ea 85       	ldd	r30, Y+10	; 0x0a
    113a:	7a 89       	ldd	r23, Y+18	; 0x12
    113c:	e7 17       	cp	r30, r23
    113e:	09 f4       	brne	.+2      	; 0x1142 <__mulsf3+0x142>
    1140:	60 e0       	ldi	r22, 0x00	; 0
    1142:	6a 8f       	std	Y+26, r22	; 0x1a
    1144:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1146:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1148:	10 c0       	rjmp	.+32     	; 0x116a <__mulsf3+0x16a>
    114a:	fc 01       	movw	r30, r24
    114c:	e1 70       	andi	r30, 0x01	; 1
    114e:	f0 70       	andi	r31, 0x00	; 0
    1150:	30 97       	sbiw	r30, 0x00	; 0
    1152:	29 f0       	breq	.+10     	; 0x115e <__mulsf3+0x15e>
    1154:	56 95       	lsr	r21
    1156:	47 95       	ror	r20
    1158:	37 95       	ror	r19
    115a:	27 95       	ror	r18
    115c:	50 68       	ori	r21, 0x80	; 128
    115e:	b6 95       	lsr	r27
    1160:	a7 95       	ror	r26
    1162:	97 95       	ror	r25
    1164:	87 95       	ror	r24
    1166:	6f 5f       	subi	r22, 0xFF	; 255
    1168:	7f 4f       	sbci	r23, 0xFF	; 255
    116a:	b7 fd       	sbrc	r27, 7
    116c:	ee cf       	rjmp	.-36     	; 0x114a <__mulsf3+0x14a>
    116e:	0c c0       	rjmp	.+24     	; 0x1188 <__mulsf3+0x188>
    1170:	88 0f       	add	r24, r24
    1172:	99 1f       	adc	r25, r25
    1174:	aa 1f       	adc	r26, r26
    1176:	bb 1f       	adc	r27, r27
    1178:	57 fd       	sbrc	r21, 7
    117a:	81 60       	ori	r24, 0x01	; 1
    117c:	22 0f       	add	r18, r18
    117e:	33 1f       	adc	r19, r19
    1180:	44 1f       	adc	r20, r20
    1182:	55 1f       	adc	r21, r21
    1184:	61 50       	subi	r22, 0x01	; 1
    1186:	70 40       	sbci	r23, 0x00	; 0
    1188:	80 30       	cpi	r24, 0x00	; 0
    118a:	e0 e0       	ldi	r30, 0x00	; 0
    118c:	9e 07       	cpc	r25, r30
    118e:	e0 e0       	ldi	r30, 0x00	; 0
    1190:	ae 07       	cpc	r26, r30
    1192:	e0 e4       	ldi	r30, 0x40	; 64
    1194:	be 07       	cpc	r27, r30
    1196:	60 f3       	brcs	.-40     	; 0x1170 <__mulsf3+0x170>
    1198:	6b 8f       	std	Y+27, r22	; 0x1b
    119a:	7c 8f       	std	Y+28, r23	; 0x1c
    119c:	6f e7       	ldi	r22, 0x7F	; 127
    119e:	e6 2e       	mov	r14, r22
    11a0:	f1 2c       	mov	r15, r1
    11a2:	01 2d       	mov	r16, r1
    11a4:	11 2d       	mov	r17, r1
    11a6:	e8 22       	and	r14, r24
    11a8:	f9 22       	and	r15, r25
    11aa:	0a 23       	and	r16, r26
    11ac:	1b 23       	and	r17, r27
    11ae:	60 e4       	ldi	r22, 0x40	; 64
    11b0:	e6 16       	cp	r14, r22
    11b2:	f1 04       	cpc	r15, r1
    11b4:	01 05       	cpc	r16, r1
    11b6:	11 05       	cpc	r17, r1
    11b8:	61 f4       	brne	.+24     	; 0x11d2 <__mulsf3+0x1d2>
    11ba:	87 fd       	sbrc	r24, 7
    11bc:	0a c0       	rjmp	.+20     	; 0x11d2 <__mulsf3+0x1d2>
    11be:	21 15       	cp	r18, r1
    11c0:	31 05       	cpc	r19, r1
    11c2:	41 05       	cpc	r20, r1
    11c4:	51 05       	cpc	r21, r1
    11c6:	29 f0       	breq	.+10     	; 0x11d2 <__mulsf3+0x1d2>
    11c8:	80 5c       	subi	r24, 0xC0	; 192
    11ca:	9f 4f       	sbci	r25, 0xFF	; 255
    11cc:	af 4f       	sbci	r26, 0xFF	; 255
    11ce:	bf 4f       	sbci	r27, 0xFF	; 255
    11d0:	80 78       	andi	r24, 0x80	; 128
    11d2:	8d 8f       	std	Y+29, r24	; 0x1d
    11d4:	9e 8f       	std	Y+30, r25	; 0x1e
    11d6:	af 8f       	std	Y+31, r26	; 0x1f
    11d8:	b8 a3       	std	Y+32, r27	; 0x20
    11da:	83 e0       	ldi	r24, 0x03	; 3
    11dc:	89 8f       	std	Y+25, r24	; 0x19
    11de:	ce 01       	movw	r24, r28
    11e0:	49 96       	adiw	r24, 0x19	; 25
    11e2:	02 c0       	rjmp	.+4      	; 0x11e8 <__mulsf3+0x1e8>
    11e4:	84 e7       	ldi	r24, 0x74	; 116
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__pack_f>
    11ec:	a0 96       	adiw	r28, 0x20	; 32
    11ee:	e2 e1       	ldi	r30, 0x12	; 18
    11f0:	0c 94 9c 0b 	jmp	0x1738	; 0x1738 <__epilogue_restores__>

000011f4 <__gtsf2>:
    11f4:	a8 e1       	ldi	r26, 0x18	; 24
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	e0 e0       	ldi	r30, 0x00	; 0
    11fa:	f9 e0       	ldi	r31, 0x09	; 9
    11fc:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <__prologue_saves__+0x18>
    1200:	69 83       	std	Y+1, r22	; 0x01
    1202:	7a 83       	std	Y+2, r23	; 0x02
    1204:	8b 83       	std	Y+3, r24	; 0x03
    1206:	9c 83       	std	Y+4, r25	; 0x04
    1208:	2d 83       	std	Y+5, r18	; 0x05
    120a:	3e 83       	std	Y+6, r19	; 0x06
    120c:	4f 83       	std	Y+7, r20	; 0x07
    120e:	58 87       	std	Y+8, r21	; 0x08
    1210:	8e 01       	movw	r16, r28
    1212:	07 5f       	subi	r16, 0xF7	; 247
    1214:	1f 4f       	sbci	r17, 0xFF	; 255
    1216:	ce 01       	movw	r24, r28
    1218:	01 96       	adiw	r24, 0x01	; 1
    121a:	b8 01       	movw	r22, r16
    121c:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1220:	81 e1       	ldi	r24, 0x11	; 17
    1222:	e8 2e       	mov	r14, r24
    1224:	f1 2c       	mov	r15, r1
    1226:	ec 0e       	add	r14, r28
    1228:	fd 1e       	adc	r15, r29
    122a:	ce 01       	movw	r24, r28
    122c:	05 96       	adiw	r24, 0x05	; 5
    122e:	b7 01       	movw	r22, r14
    1230:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1234:	89 85       	ldd	r24, Y+9	; 0x09
    1236:	82 30       	cpi	r24, 0x02	; 2
    1238:	40 f0       	brcs	.+16     	; 0x124a <__gtsf2+0x56>
    123a:	89 89       	ldd	r24, Y+17	; 0x11
    123c:	82 30       	cpi	r24, 0x02	; 2
    123e:	28 f0       	brcs	.+10     	; 0x124a <__gtsf2+0x56>
    1240:	c8 01       	movw	r24, r16
    1242:	b7 01       	movw	r22, r14
    1244:	0e 94 13 0b 	call	0x1626	; 0x1626 <__fpcmp_parts_f>
    1248:	01 c0       	rjmp	.+2      	; 0x124c <__gtsf2+0x58>
    124a:	8f ef       	ldi	r24, 0xFF	; 255
    124c:	68 96       	adiw	r28, 0x18	; 24
    124e:	e6 e0       	ldi	r30, 0x06	; 6
    1250:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

00001254 <__gesf2>:
    1254:	a8 e1       	ldi	r26, 0x18	; 24
    1256:	b0 e0       	ldi	r27, 0x00	; 0
    1258:	e0 e3       	ldi	r30, 0x30	; 48
    125a:	f9 e0       	ldi	r31, 0x09	; 9
    125c:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <__prologue_saves__+0x18>
    1260:	69 83       	std	Y+1, r22	; 0x01
    1262:	7a 83       	std	Y+2, r23	; 0x02
    1264:	8b 83       	std	Y+3, r24	; 0x03
    1266:	9c 83       	std	Y+4, r25	; 0x04
    1268:	2d 83       	std	Y+5, r18	; 0x05
    126a:	3e 83       	std	Y+6, r19	; 0x06
    126c:	4f 83       	std	Y+7, r20	; 0x07
    126e:	58 87       	std	Y+8, r21	; 0x08
    1270:	8e 01       	movw	r16, r28
    1272:	07 5f       	subi	r16, 0xF7	; 247
    1274:	1f 4f       	sbci	r17, 0xFF	; 255
    1276:	ce 01       	movw	r24, r28
    1278:	01 96       	adiw	r24, 0x01	; 1
    127a:	b8 01       	movw	r22, r16
    127c:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1280:	81 e1       	ldi	r24, 0x11	; 17
    1282:	e8 2e       	mov	r14, r24
    1284:	f1 2c       	mov	r15, r1
    1286:	ec 0e       	add	r14, r28
    1288:	fd 1e       	adc	r15, r29
    128a:	ce 01       	movw	r24, r28
    128c:	05 96       	adiw	r24, 0x05	; 5
    128e:	b7 01       	movw	r22, r14
    1290:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1294:	89 85       	ldd	r24, Y+9	; 0x09
    1296:	82 30       	cpi	r24, 0x02	; 2
    1298:	40 f0       	brcs	.+16     	; 0x12aa <__gesf2+0x56>
    129a:	89 89       	ldd	r24, Y+17	; 0x11
    129c:	82 30       	cpi	r24, 0x02	; 2
    129e:	28 f0       	brcs	.+10     	; 0x12aa <__gesf2+0x56>
    12a0:	c8 01       	movw	r24, r16
    12a2:	b7 01       	movw	r22, r14
    12a4:	0e 94 13 0b 	call	0x1626	; 0x1626 <__fpcmp_parts_f>
    12a8:	01 c0       	rjmp	.+2      	; 0x12ac <__gesf2+0x58>
    12aa:	8f ef       	ldi	r24, 0xFF	; 255
    12ac:	68 96       	adiw	r28, 0x18	; 24
    12ae:	e6 e0       	ldi	r30, 0x06	; 6
    12b0:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

000012b4 <__ltsf2>:
    12b4:	a8 e1       	ldi	r26, 0x18	; 24
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	e0 e6       	ldi	r30, 0x60	; 96
    12ba:	f9 e0       	ldi	r31, 0x09	; 9
    12bc:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <__prologue_saves__+0x18>
    12c0:	69 83       	std	Y+1, r22	; 0x01
    12c2:	7a 83       	std	Y+2, r23	; 0x02
    12c4:	8b 83       	std	Y+3, r24	; 0x03
    12c6:	9c 83       	std	Y+4, r25	; 0x04
    12c8:	2d 83       	std	Y+5, r18	; 0x05
    12ca:	3e 83       	std	Y+6, r19	; 0x06
    12cc:	4f 83       	std	Y+7, r20	; 0x07
    12ce:	58 87       	std	Y+8, r21	; 0x08
    12d0:	8e 01       	movw	r16, r28
    12d2:	07 5f       	subi	r16, 0xF7	; 247
    12d4:	1f 4f       	sbci	r17, 0xFF	; 255
    12d6:	ce 01       	movw	r24, r28
    12d8:	01 96       	adiw	r24, 0x01	; 1
    12da:	b8 01       	movw	r22, r16
    12dc:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    12e0:	81 e1       	ldi	r24, 0x11	; 17
    12e2:	e8 2e       	mov	r14, r24
    12e4:	f1 2c       	mov	r15, r1
    12e6:	ec 0e       	add	r14, r28
    12e8:	fd 1e       	adc	r15, r29
    12ea:	ce 01       	movw	r24, r28
    12ec:	05 96       	adiw	r24, 0x05	; 5
    12ee:	b7 01       	movw	r22, r14
    12f0:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    12f4:	89 85       	ldd	r24, Y+9	; 0x09
    12f6:	82 30       	cpi	r24, 0x02	; 2
    12f8:	40 f0       	brcs	.+16     	; 0x130a <__ltsf2+0x56>
    12fa:	89 89       	ldd	r24, Y+17	; 0x11
    12fc:	82 30       	cpi	r24, 0x02	; 2
    12fe:	28 f0       	brcs	.+10     	; 0x130a <__ltsf2+0x56>
    1300:	c8 01       	movw	r24, r16
    1302:	b7 01       	movw	r22, r14
    1304:	0e 94 13 0b 	call	0x1626	; 0x1626 <__fpcmp_parts_f>
    1308:	01 c0       	rjmp	.+2      	; 0x130c <__ltsf2+0x58>
    130a:	81 e0       	ldi	r24, 0x01	; 1
    130c:	68 96       	adiw	r28, 0x18	; 24
    130e:	e6 e0       	ldi	r30, 0x06	; 6
    1310:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

00001314 <__fixsfsi>:
    1314:	ac e0       	ldi	r26, 0x0C	; 12
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	e0 e9       	ldi	r30, 0x90	; 144
    131a:	f9 e0       	ldi	r31, 0x09	; 9
    131c:	0c 94 90 0b 	jmp	0x1720	; 0x1720 <__prologue_saves__+0x20>
    1320:	69 83       	std	Y+1, r22	; 0x01
    1322:	7a 83       	std	Y+2, r23	; 0x02
    1324:	8b 83       	std	Y+3, r24	; 0x03
    1326:	9c 83       	std	Y+4, r25	; 0x04
    1328:	ce 01       	movw	r24, r28
    132a:	01 96       	adiw	r24, 0x01	; 1
    132c:	be 01       	movw	r22, r28
    132e:	6b 5f       	subi	r22, 0xFB	; 251
    1330:	7f 4f       	sbci	r23, 0xFF	; 255
    1332:	0e 94 aa 0a 	call	0x1554	; 0x1554 <__unpack_f>
    1336:	8d 81       	ldd	r24, Y+5	; 0x05
    1338:	82 30       	cpi	r24, 0x02	; 2
    133a:	81 f1       	breq	.+96     	; 0x139c <__fixsfsi+0x88>
    133c:	82 30       	cpi	r24, 0x02	; 2
    133e:	70 f1       	brcs	.+92     	; 0x139c <__fixsfsi+0x88>
    1340:	84 30       	cpi	r24, 0x04	; 4
    1342:	21 f4       	brne	.+8      	; 0x134c <__fixsfsi+0x38>
    1344:	8e 81       	ldd	r24, Y+6	; 0x06
    1346:	88 23       	and	r24, r24
    1348:	69 f1       	breq	.+90     	; 0x13a4 <__fixsfsi+0x90>
    134a:	0a c0       	rjmp	.+20     	; 0x1360 <__fixsfsi+0x4c>
    134c:	2f 81       	ldd	r18, Y+7	; 0x07
    134e:	38 85       	ldd	r19, Y+8	; 0x08
    1350:	37 fd       	sbrc	r19, 7
    1352:	24 c0       	rjmp	.+72     	; 0x139c <__fixsfsi+0x88>
    1354:	6e 81       	ldd	r22, Y+6	; 0x06
    1356:	2f 31       	cpi	r18, 0x1F	; 31
    1358:	31 05       	cpc	r19, r1
    135a:	3c f0       	brlt	.+14     	; 0x136a <__fixsfsi+0x56>
    135c:	66 23       	and	r22, r22
    135e:	11 f1       	breq	.+68     	; 0x13a4 <__fixsfsi+0x90>
    1360:	20 e0       	ldi	r18, 0x00	; 0
    1362:	30 e0       	ldi	r19, 0x00	; 0
    1364:	40 e0       	ldi	r20, 0x00	; 0
    1366:	50 e8       	ldi	r21, 0x80	; 128
    1368:	21 c0       	rjmp	.+66     	; 0x13ac <__fixsfsi+0x98>
    136a:	8e e1       	ldi	r24, 0x1E	; 30
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	82 1b       	sub	r24, r18
    1370:	93 0b       	sbc	r25, r19
    1372:	29 85       	ldd	r18, Y+9	; 0x09
    1374:	3a 85       	ldd	r19, Y+10	; 0x0a
    1376:	4b 85       	ldd	r20, Y+11	; 0x0b
    1378:	5c 85       	ldd	r21, Y+12	; 0x0c
    137a:	04 c0       	rjmp	.+8      	; 0x1384 <__fixsfsi+0x70>
    137c:	56 95       	lsr	r21
    137e:	47 95       	ror	r20
    1380:	37 95       	ror	r19
    1382:	27 95       	ror	r18
    1384:	8a 95       	dec	r24
    1386:	d2 f7       	brpl	.-12     	; 0x137c <__fixsfsi+0x68>
    1388:	66 23       	and	r22, r22
    138a:	81 f0       	breq	.+32     	; 0x13ac <__fixsfsi+0x98>
    138c:	50 95       	com	r21
    138e:	40 95       	com	r20
    1390:	30 95       	com	r19
    1392:	21 95       	neg	r18
    1394:	3f 4f       	sbci	r19, 0xFF	; 255
    1396:	4f 4f       	sbci	r20, 0xFF	; 255
    1398:	5f 4f       	sbci	r21, 0xFF	; 255
    139a:	08 c0       	rjmp	.+16     	; 0x13ac <__fixsfsi+0x98>
    139c:	20 e0       	ldi	r18, 0x00	; 0
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	a9 01       	movw	r20, r18
    13a2:	04 c0       	rjmp	.+8      	; 0x13ac <__fixsfsi+0x98>
    13a4:	2f ef       	ldi	r18, 0xFF	; 255
    13a6:	3f ef       	ldi	r19, 0xFF	; 255
    13a8:	4f ef       	ldi	r20, 0xFF	; 255
    13aa:	5f e7       	ldi	r21, 0x7F	; 127
    13ac:	b9 01       	movw	r22, r18
    13ae:	ca 01       	movw	r24, r20
    13b0:	2c 96       	adiw	r28, 0x0c	; 12
    13b2:	e2 e0       	ldi	r30, 0x02	; 2
    13b4:	0c 94 ac 0b 	jmp	0x1758	; 0x1758 <__epilogue_restores__+0x20>

000013b8 <__pack_f>:
    13b8:	ef 92       	push	r14
    13ba:	ff 92       	push	r15
    13bc:	0f 93       	push	r16
    13be:	1f 93       	push	r17
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	fc 01       	movw	r30, r24
    13c6:	24 81       	ldd	r18, Z+4	; 0x04
    13c8:	35 81       	ldd	r19, Z+5	; 0x05
    13ca:	46 81       	ldd	r20, Z+6	; 0x06
    13cc:	57 81       	ldd	r21, Z+7	; 0x07
    13ce:	61 81       	ldd	r22, Z+1	; 0x01
    13d0:	80 81       	ld	r24, Z
    13d2:	82 30       	cpi	r24, 0x02	; 2
    13d4:	20 f4       	brcc	.+8      	; 0x13de <__pack_f+0x26>
    13d6:	40 61       	ori	r20, 0x10	; 16
    13d8:	ef ef       	ldi	r30, 0xFF	; 255
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	a3 c0       	rjmp	.+326    	; 0x1524 <__pack_f+0x16c>
    13de:	84 30       	cpi	r24, 0x04	; 4
    13e0:	09 f4       	brne	.+2      	; 0x13e4 <__pack_f+0x2c>
    13e2:	9b c0       	rjmp	.+310    	; 0x151a <__pack_f+0x162>
    13e4:	82 30       	cpi	r24, 0x02	; 2
    13e6:	09 f4       	brne	.+2      	; 0x13ea <__pack_f+0x32>
    13e8:	92 c0       	rjmp	.+292    	; 0x150e <__pack_f+0x156>
    13ea:	21 15       	cp	r18, r1
    13ec:	31 05       	cpc	r19, r1
    13ee:	41 05       	cpc	r20, r1
    13f0:	51 05       	cpc	r21, r1
    13f2:	09 f4       	brne	.+2      	; 0x13f6 <__pack_f+0x3e>
    13f4:	8f c0       	rjmp	.+286    	; 0x1514 <__pack_f+0x15c>
    13f6:	02 80       	ldd	r0, Z+2	; 0x02
    13f8:	f3 81       	ldd	r31, Z+3	; 0x03
    13fa:	e0 2d       	mov	r30, r0
    13fc:	8f ef       	ldi	r24, 0xFF	; 255
    13fe:	e2 38       	cpi	r30, 0x82	; 130
    1400:	f8 07       	cpc	r31, r24
    1402:	0c f0       	brlt	.+2      	; 0x1406 <__pack_f+0x4e>
    1404:	5a c0       	rjmp	.+180    	; 0x14ba <__pack_f+0x102>
    1406:	c2 e8       	ldi	r28, 0x82	; 130
    1408:	df ef       	ldi	r29, 0xFF	; 255
    140a:	ce 1b       	sub	r28, r30
    140c:	df 0b       	sbc	r29, r31
    140e:	ca 31       	cpi	r28, 0x1A	; 26
    1410:	d1 05       	cpc	r29, r1
    1412:	6c f5       	brge	.+90     	; 0x146e <__pack_f+0xb6>
    1414:	79 01       	movw	r14, r18
    1416:	8a 01       	movw	r16, r20
    1418:	0c 2e       	mov	r0, r28
    141a:	04 c0       	rjmp	.+8      	; 0x1424 <__pack_f+0x6c>
    141c:	16 95       	lsr	r17
    141e:	07 95       	ror	r16
    1420:	f7 94       	ror	r15
    1422:	e7 94       	ror	r14
    1424:	0a 94       	dec	r0
    1426:	d2 f7       	brpl	.-12     	; 0x141c <__pack_f+0x64>
    1428:	81 e0       	ldi	r24, 0x01	; 1
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	a0 e0       	ldi	r26, 0x00	; 0
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	0c 2e       	mov	r0, r28
    1432:	04 c0       	rjmp	.+8      	; 0x143c <__pack_f+0x84>
    1434:	88 0f       	add	r24, r24
    1436:	99 1f       	adc	r25, r25
    1438:	aa 1f       	adc	r26, r26
    143a:	bb 1f       	adc	r27, r27
    143c:	0a 94       	dec	r0
    143e:	d2 f7       	brpl	.-12     	; 0x1434 <__pack_f+0x7c>
    1440:	01 97       	sbiw	r24, 0x01	; 1
    1442:	a1 09       	sbc	r26, r1
    1444:	b1 09       	sbc	r27, r1
    1446:	82 23       	and	r24, r18
    1448:	93 23       	and	r25, r19
    144a:	a4 23       	and	r26, r20
    144c:	b5 23       	and	r27, r21
    144e:	21 e0       	ldi	r18, 0x01	; 1
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	40 e0       	ldi	r20, 0x00	; 0
    1454:	50 e0       	ldi	r21, 0x00	; 0
    1456:	00 97       	sbiw	r24, 0x00	; 0
    1458:	a1 05       	cpc	r26, r1
    145a:	b1 05       	cpc	r27, r1
    145c:	19 f4       	brne	.+6      	; 0x1464 <__pack_f+0xac>
    145e:	20 e0       	ldi	r18, 0x00	; 0
    1460:	30 e0       	ldi	r19, 0x00	; 0
    1462:	a9 01       	movw	r20, r18
    1464:	2e 29       	or	r18, r14
    1466:	3f 29       	or	r19, r15
    1468:	40 2b       	or	r20, r16
    146a:	51 2b       	or	r21, r17
    146c:	03 c0       	rjmp	.+6      	; 0x1474 <__pack_f+0xbc>
    146e:	20 e0       	ldi	r18, 0x00	; 0
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	a9 01       	movw	r20, r18
    1474:	da 01       	movw	r26, r20
    1476:	c9 01       	movw	r24, r18
    1478:	8f 77       	andi	r24, 0x7F	; 127
    147a:	90 70       	andi	r25, 0x00	; 0
    147c:	a0 70       	andi	r26, 0x00	; 0
    147e:	b0 70       	andi	r27, 0x00	; 0
    1480:	80 34       	cpi	r24, 0x40	; 64
    1482:	91 05       	cpc	r25, r1
    1484:	a1 05       	cpc	r26, r1
    1486:	b1 05       	cpc	r27, r1
    1488:	39 f4       	brne	.+14     	; 0x1498 <__pack_f+0xe0>
    148a:	27 ff       	sbrs	r18, 7
    148c:	09 c0       	rjmp	.+18     	; 0x14a0 <__pack_f+0xe8>
    148e:	20 5c       	subi	r18, 0xC0	; 192
    1490:	3f 4f       	sbci	r19, 0xFF	; 255
    1492:	4f 4f       	sbci	r20, 0xFF	; 255
    1494:	5f 4f       	sbci	r21, 0xFF	; 255
    1496:	04 c0       	rjmp	.+8      	; 0x14a0 <__pack_f+0xe8>
    1498:	21 5c       	subi	r18, 0xC1	; 193
    149a:	3f 4f       	sbci	r19, 0xFF	; 255
    149c:	4f 4f       	sbci	r20, 0xFF	; 255
    149e:	5f 4f       	sbci	r21, 0xFF	; 255
    14a0:	e1 e0       	ldi	r30, 0x01	; 1
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	20 30       	cpi	r18, 0x00	; 0
    14a6:	80 e0       	ldi	r24, 0x00	; 0
    14a8:	38 07       	cpc	r19, r24
    14aa:	80 e0       	ldi	r24, 0x00	; 0
    14ac:	48 07       	cpc	r20, r24
    14ae:	80 e4       	ldi	r24, 0x40	; 64
    14b0:	58 07       	cpc	r21, r24
    14b2:	28 f5       	brcc	.+74     	; 0x14fe <__pack_f+0x146>
    14b4:	e0 e0       	ldi	r30, 0x00	; 0
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	22 c0       	rjmp	.+68     	; 0x14fe <__pack_f+0x146>
    14ba:	e0 38       	cpi	r30, 0x80	; 128
    14bc:	f1 05       	cpc	r31, r1
    14be:	6c f5       	brge	.+90     	; 0x151a <__pack_f+0x162>
    14c0:	e1 58       	subi	r30, 0x81	; 129
    14c2:	ff 4f       	sbci	r31, 0xFF	; 255
    14c4:	da 01       	movw	r26, r20
    14c6:	c9 01       	movw	r24, r18
    14c8:	8f 77       	andi	r24, 0x7F	; 127
    14ca:	90 70       	andi	r25, 0x00	; 0
    14cc:	a0 70       	andi	r26, 0x00	; 0
    14ce:	b0 70       	andi	r27, 0x00	; 0
    14d0:	80 34       	cpi	r24, 0x40	; 64
    14d2:	91 05       	cpc	r25, r1
    14d4:	a1 05       	cpc	r26, r1
    14d6:	b1 05       	cpc	r27, r1
    14d8:	39 f4       	brne	.+14     	; 0x14e8 <__pack_f+0x130>
    14da:	27 ff       	sbrs	r18, 7
    14dc:	09 c0       	rjmp	.+18     	; 0x14f0 <__pack_f+0x138>
    14de:	20 5c       	subi	r18, 0xC0	; 192
    14e0:	3f 4f       	sbci	r19, 0xFF	; 255
    14e2:	4f 4f       	sbci	r20, 0xFF	; 255
    14e4:	5f 4f       	sbci	r21, 0xFF	; 255
    14e6:	04 c0       	rjmp	.+8      	; 0x14f0 <__pack_f+0x138>
    14e8:	21 5c       	subi	r18, 0xC1	; 193
    14ea:	3f 4f       	sbci	r19, 0xFF	; 255
    14ec:	4f 4f       	sbci	r20, 0xFF	; 255
    14ee:	5f 4f       	sbci	r21, 0xFF	; 255
    14f0:	57 ff       	sbrs	r21, 7
    14f2:	05 c0       	rjmp	.+10     	; 0x14fe <__pack_f+0x146>
    14f4:	56 95       	lsr	r21
    14f6:	47 95       	ror	r20
    14f8:	37 95       	ror	r19
    14fa:	27 95       	ror	r18
    14fc:	31 96       	adiw	r30, 0x01	; 1
    14fe:	87 e0       	ldi	r24, 0x07	; 7
    1500:	56 95       	lsr	r21
    1502:	47 95       	ror	r20
    1504:	37 95       	ror	r19
    1506:	27 95       	ror	r18
    1508:	8a 95       	dec	r24
    150a:	d1 f7       	brne	.-12     	; 0x1500 <__pack_f+0x148>
    150c:	0b c0       	rjmp	.+22     	; 0x1524 <__pack_f+0x16c>
    150e:	e0 e0       	ldi	r30, 0x00	; 0
    1510:	f0 e0       	ldi	r31, 0x00	; 0
    1512:	05 c0       	rjmp	.+10     	; 0x151e <__pack_f+0x166>
    1514:	e0 e0       	ldi	r30, 0x00	; 0
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	05 c0       	rjmp	.+10     	; 0x1524 <__pack_f+0x16c>
    151a:	ef ef       	ldi	r30, 0xFF	; 255
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	20 e0       	ldi	r18, 0x00	; 0
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	a9 01       	movw	r20, r18
    1524:	8e 2f       	mov	r24, r30
    1526:	87 95       	ror	r24
    1528:	88 27       	eor	r24, r24
    152a:	87 95       	ror	r24
    152c:	94 2f       	mov	r25, r20
    152e:	9f 77       	andi	r25, 0x7F	; 127
    1530:	67 95       	ror	r22
    1532:	66 27       	eor	r22, r22
    1534:	67 95       	ror	r22
    1536:	e6 95       	lsr	r30
    1538:	e2 2e       	mov	r14, r18
    153a:	a9 2f       	mov	r26, r25
    153c:	a8 2b       	or	r26, r24
    153e:	fe 2f       	mov	r31, r30
    1540:	f6 2b       	or	r31, r22
    1542:	62 2f       	mov	r22, r18
    1544:	73 2f       	mov	r23, r19
    1546:	8a 2f       	mov	r24, r26
    1548:	9f 2f       	mov	r25, r31
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
    154e:	e6 e0       	ldi	r30, 0x06	; 6
    1550:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__epilogue_restores__+0x18>

00001554 <__unpack_f>:
    1554:	dc 01       	movw	r26, r24
    1556:	fb 01       	movw	r30, r22
    1558:	2c 91       	ld	r18, X
    155a:	11 96       	adiw	r26, 0x01	; 1
    155c:	3c 91       	ld	r19, X
    155e:	11 97       	sbiw	r26, 0x01	; 1
    1560:	12 96       	adiw	r26, 0x02	; 2
    1562:	8c 91       	ld	r24, X
    1564:	12 97       	sbiw	r26, 0x02	; 2
    1566:	48 2f       	mov	r20, r24
    1568:	4f 77       	andi	r20, 0x7F	; 127
    156a:	50 e0       	ldi	r21, 0x00	; 0
    156c:	98 2f       	mov	r25, r24
    156e:	99 1f       	adc	r25, r25
    1570:	99 27       	eor	r25, r25
    1572:	99 1f       	adc	r25, r25
    1574:	13 96       	adiw	r26, 0x03	; 3
    1576:	6c 91       	ld	r22, X
    1578:	13 97       	sbiw	r26, 0x03	; 3
    157a:	86 2f       	mov	r24, r22
    157c:	88 0f       	add	r24, r24
    157e:	89 2b       	or	r24, r25
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	66 1f       	adc	r22, r22
    1584:	66 27       	eor	r22, r22
    1586:	66 1f       	adc	r22, r22
    1588:	61 83       	std	Z+1, r22	; 0x01
    158a:	00 97       	sbiw	r24, 0x00	; 0
    158c:	39 f5       	brne	.+78     	; 0x15dc <__unpack_f+0x88>
    158e:	21 15       	cp	r18, r1
    1590:	31 05       	cpc	r19, r1
    1592:	41 05       	cpc	r20, r1
    1594:	51 05       	cpc	r21, r1
    1596:	11 f4       	brne	.+4      	; 0x159c <__unpack_f+0x48>
    1598:	82 e0       	ldi	r24, 0x02	; 2
    159a:	29 c0       	rjmp	.+82     	; 0x15ee <__unpack_f+0x9a>
    159c:	82 e8       	ldi	r24, 0x82	; 130
    159e:	9f ef       	ldi	r25, 0xFF	; 255
    15a0:	93 83       	std	Z+3, r25	; 0x03
    15a2:	82 83       	std	Z+2, r24	; 0x02
    15a4:	67 e0       	ldi	r22, 0x07	; 7
    15a6:	22 0f       	add	r18, r18
    15a8:	33 1f       	adc	r19, r19
    15aa:	44 1f       	adc	r20, r20
    15ac:	55 1f       	adc	r21, r21
    15ae:	6a 95       	dec	r22
    15b0:	d1 f7       	brne	.-12     	; 0x15a6 <__unpack_f+0x52>
    15b2:	83 e0       	ldi	r24, 0x03	; 3
    15b4:	80 83       	st	Z, r24
    15b6:	09 c0       	rjmp	.+18     	; 0x15ca <__unpack_f+0x76>
    15b8:	22 0f       	add	r18, r18
    15ba:	33 1f       	adc	r19, r19
    15bc:	44 1f       	adc	r20, r20
    15be:	55 1f       	adc	r21, r21
    15c0:	82 81       	ldd	r24, Z+2	; 0x02
    15c2:	93 81       	ldd	r25, Z+3	; 0x03
    15c4:	01 97       	sbiw	r24, 0x01	; 1
    15c6:	93 83       	std	Z+3, r25	; 0x03
    15c8:	82 83       	std	Z+2, r24	; 0x02
    15ca:	20 30       	cpi	r18, 0x00	; 0
    15cc:	80 e0       	ldi	r24, 0x00	; 0
    15ce:	38 07       	cpc	r19, r24
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	48 07       	cpc	r20, r24
    15d4:	80 e4       	ldi	r24, 0x40	; 64
    15d6:	58 07       	cpc	r21, r24
    15d8:	78 f3       	brcs	.-34     	; 0x15b8 <__unpack_f+0x64>
    15da:	20 c0       	rjmp	.+64     	; 0x161c <__unpack_f+0xc8>
    15dc:	8f 3f       	cpi	r24, 0xFF	; 255
    15de:	91 05       	cpc	r25, r1
    15e0:	79 f4       	brne	.+30     	; 0x1600 <__unpack_f+0xac>
    15e2:	21 15       	cp	r18, r1
    15e4:	31 05       	cpc	r19, r1
    15e6:	41 05       	cpc	r20, r1
    15e8:	51 05       	cpc	r21, r1
    15ea:	19 f4       	brne	.+6      	; 0x15f2 <__unpack_f+0x9e>
    15ec:	84 e0       	ldi	r24, 0x04	; 4
    15ee:	80 83       	st	Z, r24
    15f0:	08 95       	ret
    15f2:	44 ff       	sbrs	r20, 4
    15f4:	03 c0       	rjmp	.+6      	; 0x15fc <__unpack_f+0xa8>
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	80 83       	st	Z, r24
    15fa:	10 c0       	rjmp	.+32     	; 0x161c <__unpack_f+0xc8>
    15fc:	10 82       	st	Z, r1
    15fe:	0e c0       	rjmp	.+28     	; 0x161c <__unpack_f+0xc8>
    1600:	8f 57       	subi	r24, 0x7F	; 127
    1602:	90 40       	sbci	r25, 0x00	; 0
    1604:	93 83       	std	Z+3, r25	; 0x03
    1606:	82 83       	std	Z+2, r24	; 0x02
    1608:	83 e0       	ldi	r24, 0x03	; 3
    160a:	80 83       	st	Z, r24
    160c:	87 e0       	ldi	r24, 0x07	; 7
    160e:	22 0f       	add	r18, r18
    1610:	33 1f       	adc	r19, r19
    1612:	44 1f       	adc	r20, r20
    1614:	55 1f       	adc	r21, r21
    1616:	8a 95       	dec	r24
    1618:	d1 f7       	brne	.-12     	; 0x160e <__unpack_f+0xba>
    161a:	50 64       	ori	r21, 0x40	; 64
    161c:	24 83       	std	Z+4, r18	; 0x04
    161e:	35 83       	std	Z+5, r19	; 0x05
    1620:	46 83       	std	Z+6, r20	; 0x06
    1622:	57 83       	std	Z+7, r21	; 0x07
    1624:	08 95       	ret

00001626 <__fpcmp_parts_f>:
    1626:	fc 01       	movw	r30, r24
    1628:	db 01       	movw	r26, r22
    162a:	90 81       	ld	r25, Z
    162c:	92 30       	cpi	r25, 0x02	; 2
    162e:	08 f4       	brcc	.+2      	; 0x1632 <__fpcmp_parts_f+0xc>
    1630:	49 c0       	rjmp	.+146    	; 0x16c4 <__fpcmp_parts_f+0x9e>
    1632:	8c 91       	ld	r24, X
    1634:	82 30       	cpi	r24, 0x02	; 2
    1636:	08 f4       	brcc	.+2      	; 0x163a <__fpcmp_parts_f+0x14>
    1638:	45 c0       	rjmp	.+138    	; 0x16c4 <__fpcmp_parts_f+0x9e>
    163a:	94 30       	cpi	r25, 0x04	; 4
    163c:	51 f4       	brne	.+20     	; 0x1652 <__fpcmp_parts_f+0x2c>
    163e:	61 81       	ldd	r22, Z+1	; 0x01
    1640:	84 30       	cpi	r24, 0x04	; 4
    1642:	b1 f5       	brne	.+108    	; 0x16b0 <__fpcmp_parts_f+0x8a>
    1644:	11 96       	adiw	r26, 0x01	; 1
    1646:	2c 91       	ld	r18, X
    1648:	11 97       	sbiw	r26, 0x01	; 1
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	26 1b       	sub	r18, r22
    164e:	31 09       	sbc	r19, r1
    1650:	41 c0       	rjmp	.+130    	; 0x16d4 <__fpcmp_parts_f+0xae>
    1652:	84 30       	cpi	r24, 0x04	; 4
    1654:	21 f0       	breq	.+8      	; 0x165e <__fpcmp_parts_f+0x38>
    1656:	92 30       	cpi	r25, 0x02	; 2
    1658:	41 f4       	brne	.+16     	; 0x166a <__fpcmp_parts_f+0x44>
    165a:	82 30       	cpi	r24, 0x02	; 2
    165c:	b1 f1       	breq	.+108    	; 0x16ca <__fpcmp_parts_f+0xa4>
    165e:	11 96       	adiw	r26, 0x01	; 1
    1660:	8c 91       	ld	r24, X
    1662:	11 97       	sbiw	r26, 0x01	; 1
    1664:	88 23       	and	r24, r24
    1666:	a1 f1       	breq	.+104    	; 0x16d0 <__fpcmp_parts_f+0xaa>
    1668:	2d c0       	rjmp	.+90     	; 0x16c4 <__fpcmp_parts_f+0x9e>
    166a:	61 81       	ldd	r22, Z+1	; 0x01
    166c:	82 30       	cpi	r24, 0x02	; 2
    166e:	01 f1       	breq	.+64     	; 0x16b0 <__fpcmp_parts_f+0x8a>
    1670:	11 96       	adiw	r26, 0x01	; 1
    1672:	8c 91       	ld	r24, X
    1674:	11 97       	sbiw	r26, 0x01	; 1
    1676:	68 17       	cp	r22, r24
    1678:	d9 f4       	brne	.+54     	; 0x16b0 <__fpcmp_parts_f+0x8a>
    167a:	22 81       	ldd	r18, Z+2	; 0x02
    167c:	33 81       	ldd	r19, Z+3	; 0x03
    167e:	12 96       	adiw	r26, 0x02	; 2
    1680:	8d 91       	ld	r24, X+
    1682:	9c 91       	ld	r25, X
    1684:	13 97       	sbiw	r26, 0x03	; 3
    1686:	82 17       	cp	r24, r18
    1688:	93 07       	cpc	r25, r19
    168a:	94 f0       	brlt	.+36     	; 0x16b0 <__fpcmp_parts_f+0x8a>
    168c:	28 17       	cp	r18, r24
    168e:	39 07       	cpc	r19, r25
    1690:	bc f0       	brlt	.+46     	; 0x16c0 <__fpcmp_parts_f+0x9a>
    1692:	24 81       	ldd	r18, Z+4	; 0x04
    1694:	35 81       	ldd	r19, Z+5	; 0x05
    1696:	46 81       	ldd	r20, Z+6	; 0x06
    1698:	57 81       	ldd	r21, Z+7	; 0x07
    169a:	14 96       	adiw	r26, 0x04	; 4
    169c:	8d 91       	ld	r24, X+
    169e:	9d 91       	ld	r25, X+
    16a0:	0d 90       	ld	r0, X+
    16a2:	bc 91       	ld	r27, X
    16a4:	a0 2d       	mov	r26, r0
    16a6:	82 17       	cp	r24, r18
    16a8:	93 07       	cpc	r25, r19
    16aa:	a4 07       	cpc	r26, r20
    16ac:	b5 07       	cpc	r27, r21
    16ae:	18 f4       	brcc	.+6      	; 0x16b6 <__fpcmp_parts_f+0x90>
    16b0:	66 23       	and	r22, r22
    16b2:	41 f0       	breq	.+16     	; 0x16c4 <__fpcmp_parts_f+0x9e>
    16b4:	0d c0       	rjmp	.+26     	; 0x16d0 <__fpcmp_parts_f+0xaa>
    16b6:	28 17       	cp	r18, r24
    16b8:	39 07       	cpc	r19, r25
    16ba:	4a 07       	cpc	r20, r26
    16bc:	5b 07       	cpc	r21, r27
    16be:	28 f4       	brcc	.+10     	; 0x16ca <__fpcmp_parts_f+0xa4>
    16c0:	66 23       	and	r22, r22
    16c2:	31 f0       	breq	.+12     	; 0x16d0 <__fpcmp_parts_f+0xaa>
    16c4:	21 e0       	ldi	r18, 0x01	; 1
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	05 c0       	rjmp	.+10     	; 0x16d4 <__fpcmp_parts_f+0xae>
    16ca:	20 e0       	ldi	r18, 0x00	; 0
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <__fpcmp_parts_f+0xae>
    16d0:	2f ef       	ldi	r18, 0xFF	; 255
    16d2:	3f ef       	ldi	r19, 0xFF	; 255
    16d4:	c9 01       	movw	r24, r18
    16d6:	08 95       	ret

000016d8 <__udivmodhi4>:
    16d8:	aa 1b       	sub	r26, r26
    16da:	bb 1b       	sub	r27, r27
    16dc:	51 e1       	ldi	r21, 0x11	; 17
    16de:	07 c0       	rjmp	.+14     	; 0x16ee <__udivmodhi4_ep>

000016e0 <__udivmodhi4_loop>:
    16e0:	aa 1f       	adc	r26, r26
    16e2:	bb 1f       	adc	r27, r27
    16e4:	a6 17       	cp	r26, r22
    16e6:	b7 07       	cpc	r27, r23
    16e8:	10 f0       	brcs	.+4      	; 0x16ee <__udivmodhi4_ep>
    16ea:	a6 1b       	sub	r26, r22
    16ec:	b7 0b       	sbc	r27, r23

000016ee <__udivmodhi4_ep>:
    16ee:	88 1f       	adc	r24, r24
    16f0:	99 1f       	adc	r25, r25
    16f2:	5a 95       	dec	r21
    16f4:	a9 f7       	brne	.-22     	; 0x16e0 <__udivmodhi4_loop>
    16f6:	80 95       	com	r24
    16f8:	90 95       	com	r25
    16fa:	bc 01       	movw	r22, r24
    16fc:	cd 01       	movw	r24, r26
    16fe:	08 95       	ret

00001700 <__prologue_saves__>:
    1700:	2f 92       	push	r2
    1702:	3f 92       	push	r3
    1704:	4f 92       	push	r4
    1706:	5f 92       	push	r5
    1708:	6f 92       	push	r6
    170a:	7f 92       	push	r7
    170c:	8f 92       	push	r8
    170e:	9f 92       	push	r9
    1710:	af 92       	push	r10
    1712:	bf 92       	push	r11
    1714:	cf 92       	push	r12
    1716:	df 92       	push	r13
    1718:	ef 92       	push	r14
    171a:	ff 92       	push	r15
    171c:	0f 93       	push	r16
    171e:	1f 93       	push	r17
    1720:	cf 93       	push	r28
    1722:	df 93       	push	r29
    1724:	cd b7       	in	r28, 0x3d	; 61
    1726:	de b7       	in	r29, 0x3e	; 62
    1728:	ca 1b       	sub	r28, r26
    172a:	db 0b       	sbc	r29, r27
    172c:	0f b6       	in	r0, 0x3f	; 63
    172e:	f8 94       	cli
    1730:	de bf       	out	0x3e, r29	; 62
    1732:	0f be       	out	0x3f, r0	; 63
    1734:	cd bf       	out	0x3d, r28	; 61
    1736:	09 94       	ijmp

00001738 <__epilogue_restores__>:
    1738:	2a 88       	ldd	r2, Y+18	; 0x12
    173a:	39 88       	ldd	r3, Y+17	; 0x11
    173c:	48 88       	ldd	r4, Y+16	; 0x10
    173e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1740:	6e 84       	ldd	r6, Y+14	; 0x0e
    1742:	7d 84       	ldd	r7, Y+13	; 0x0d
    1744:	8c 84       	ldd	r8, Y+12	; 0x0c
    1746:	9b 84       	ldd	r9, Y+11	; 0x0b
    1748:	aa 84       	ldd	r10, Y+10	; 0x0a
    174a:	b9 84       	ldd	r11, Y+9	; 0x09
    174c:	c8 84       	ldd	r12, Y+8	; 0x08
    174e:	df 80       	ldd	r13, Y+7	; 0x07
    1750:	ee 80       	ldd	r14, Y+6	; 0x06
    1752:	fd 80       	ldd	r15, Y+5	; 0x05
    1754:	0c 81       	ldd	r16, Y+4	; 0x04
    1756:	1b 81       	ldd	r17, Y+3	; 0x03
    1758:	aa 81       	ldd	r26, Y+2	; 0x02
    175a:	b9 81       	ldd	r27, Y+1	; 0x01
    175c:	ce 0f       	add	r28, r30
    175e:	d1 1d       	adc	r29, r1
    1760:	0f b6       	in	r0, 0x3f	; 63
    1762:	f8 94       	cli
    1764:	de bf       	out	0x3e, r29	; 62
    1766:	0f be       	out	0x3f, r0	; 63
    1768:	cd bf       	out	0x3d, r28	; 61
    176a:	ed 01       	movw	r28, r26
    176c:	08 95       	ret

0000176e <_exit>:
    176e:	f8 94       	cli

00001770 <__stop_program>:
    1770:	ff cf       	rjmp	.-2      	; 0x1770 <__stop_program>
