// Seed: 957504387
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_5 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input wand id_5
);
  wire id_7;
  nand primCall (id_0, id_1, id_2, id_5, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout supply0 id_8;
  input wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output wire id_1;
  assign id_8 = -1;
  tri1 [-1 'h0 : id_2] id_10;
  assign id_10 = 1;
  initial $signed(73);
  ;
  assign id_3 = id_5[1 :-1];
endmodule
