 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Thu Jan  2 12:12:23 2025
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: tb__dut__sram_input_read_data_R_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: convol_result_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  tb__dut__sram_input_read_data_R_reg[13]/CK (DFF_X1)   0.0000     0.0000 r
  tb__dut__sram_input_read_data_R_reg[13]/Q (DFF_X1)    0.5740     0.5740 f
  U7170/ZN (XNOR2_X2)                                   0.2950     0.8690 f
  U5897/ZN (NAND2_X2)                                   0.2012     1.0702 r
  U1830/ZN (INV_X8)                                     0.0669     1.1372 f
  U1781/ZN (INV_X8)                                     0.0970     1.2342 r
  U5988/ZN (NOR2_X2)                                    0.0572     1.2914 f
  U2243/ZN (NOR2_X4)                                    0.1299     1.4212 r
  U2244/ZN (INV_X4)                                     0.0485     1.4697 f
  U2656/ZN (NAND2_X1)                                   0.1591     1.6288 r
  U5982/ZN (NAND2_X2)                                   0.0906     1.7194 f
  U2408/ZN (OAI21_X1)                                   0.2531     1.9725 r
  U2307/ZN (NAND2_X1)                                   0.1247     2.0972 f
  U9441/ZN (INV_X1)                                     0.1143     2.2114 r
  U7152/ZN (NAND2_X2)                                   0.0672     2.2786 f
  U7150/ZN (NAND3_X2)                                   0.1200     2.3985 r
  U2686/ZN (NAND2_X1)                                   0.0939     2.4925 f
  U2310/ZN (INV_X1)                                     0.0844     2.5769 r
  U3431/ZN (NAND2_X1)                                   0.0639     2.6408 f
  U5985/ZN (NAND2_X2)                                   0.1129     2.7537 r
  U5984/ZN (NAND2_X2)                                   0.0705     2.8242 f
  U3379/ZN (INV_X1)                                     0.0773     2.9016 r
  U4393/ZN (NAND2_X1)                                   0.0638     2.9653 f
  U6073/ZN (NAND2_X2)                                   0.1060     3.0714 r
  U5964/ZN (XNOR2_X2)                                   0.2875     3.3589 r
  U5966/ZN (NAND2_X2)                                   0.0968     3.4557 f
  U1795/ZN (NAND2_X2)                                   0.1296     3.5853 r
  U1793/ZN (NAND2_X2)                                   0.0631     3.6484 f
  U7628/ZN (NAND2_X2)                                   0.1148     3.7632 r
  U6952/ZN (NAND2_X2)                                   0.0671     3.8303 f
  U2919/ZN (INV_X4)                                     0.0684     3.8987 r
  U2918/ZN (NAND2_X4)                                   0.0635     3.9621 f
  U6953/ZN (NAND3_X2)                                   0.1275     4.0897 r
  U7981/ZN (NAND2_X2)                                   0.0939     4.1836 f
  U4165/ZN (NAND2_X2)                                   0.1186     4.3022 r
  U4157/ZN (INV_X2)                                     0.0471     4.3493 f
  U4154/ZN (NAND2_X2)                                   0.1092     4.4585 r
  U6924/ZN (NAND3_X2)                                   0.0838     4.5424 f
  U6923/ZN (INV_X4)                                     0.0718     4.6142 r
  U13339/ZN (NOR2_X2)                                   0.0388     4.6530 f
  convol_result_reg[31]/D (DFF_X2)                      0.0000     4.6530 f
  data arrival time                                                4.6530

  clock clk (rise edge)                                 5.0000     5.0000
  clock network delay (ideal)                           0.0000     5.0000
  clock uncertainty                                    -0.0500     4.9500
  convol_result_reg[31]/CK (DFF_X2)                     0.0000     4.9500 r
  library setup time                                   -0.2968     4.6532
  data required time                                               4.6532
  --------------------------------------------------------------------------
  data required time                                               4.6532
  data arrival time                                               -4.6530
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0003


1
