<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Xst" num="790" delta="unknown" >&quot;<arg fmt="%s" index="1">C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Fetch_Stage.vhd</arg>&quot; line <arg fmt="%d" index="2">76</arg>: Index value(s) does not match array range, simulation mismatch.
</msg>

<msg type="warning" file="Xst" num="790" delta="unknown" >&quot;<arg fmt="%s" index="1">C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Fetch_Stage.vhd</arg>&quot; line <arg fmt="%d" index="2">85</arg>: Index value(s) does not match array range, simulation mismatch.
</msg>

<msg type="info" file="Xst" num="2679" delta="unknown" >Register &lt;<arg fmt="%s" index="1">register_file_inst&lt;0&gt;</arg>&gt; in unit &lt;<arg fmt="%s" index="2">Decode_Stage</arg>&gt; has a constant value of <arg fmt="%s" index="3">00000000000000000000000000000000</arg> during circuit operation. The register is replaced by logic.
</msg>

<msg type="warning" file="Xst" num="790" delta="unknown" >&quot;<arg fmt="%s" index="1">C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Memory_Stage.vhd</arg>&quot; line <arg fmt="%d" index="2">61</arg>: Index value(s) does not match array range, simulation mismatch.
</msg>

<msg type="info" file="Xst" num="1607" delta="unknown" >Contents of array &lt;<arg fmt="%s" index="1">RAM_inst</arg>&gt; may be accessed with an index that does not cover the full array size.
</msg>

<msg type="warning" file="Xst" num="790" delta="unknown" >&quot;<arg fmt="%s" index="1">C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Memory_Stage.vhd</arg>&quot; line <arg fmt="%d" index="2">65</arg>: Index value(s) does not match array range, simulation mismatch.
</msg>

<msg type="info" file="Xst" num="1607" delta="unknown" >Contents of array &lt;<arg fmt="%s" index="1">RAM_inst</arg>&gt; may be accessed with an index that does not cover the full array size.
</msg>

<msg type="warning" file="Xst" num="790" delta="unknown" >&quot;<arg fmt="%s" index="1">C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Memory_Stage.vhd</arg>&quot; line <arg fmt="%d" index="2">107</arg>: Index value(s) does not match array range, simulation mismatch.
</msg>

<msg type="info" file="Xst" num="738" delta="unknown" >HDL ADVISOR - <arg fmt="%d" index="1">1024</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">fp_register_file_inst</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="info" file="Xst" num="738" delta="unknown" >HDL ADVISOR - <arg fmt="%d" index="1">992</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">register_file_inst</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="info" file="Xst" num="738" delta="unknown" >HDL ADVISOR - <arg fmt="%d" index="1">256</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">RAM_inst</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="info" file="Xst" num="1767" delta="unknown" >HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
</msg>

<msg type="warning" file="Xst" num="2170" delta="unknown" >Unit <arg fmt="%s" index="1">Execute_Stage</arg> : the following signal(s) form a combinatorial loop: </msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/instruction_buffer_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/instruction_buffer_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/instruction_buffer_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">15 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/instruction_buffer_25&gt; &lt;Decode_Stage_inst/instruction_buffer_24&gt; &lt;Decode_Stage_inst/instruction_buffer_23&gt; &lt;Decode_Stage_inst/instruction_buffer_20&gt; &lt;Decode_Stage_inst/instruction_buffer_19&gt; &lt;Decode_Stage_inst/instruction_buffer_18&gt; &lt;Decode_Stage_inst/instruction_buffer_15&gt; &lt;Decode_Stage_inst/instruction_buffer_14&gt; &lt;Decode_Stage_inst/instruction_buffer_13&gt; &lt;Decode_Stage_inst/instruction_buffer_10&gt; &lt;Decode_Stage_inst/instruction_buffer_9&gt; &lt;Decode_Stage_inst/instruction_buffer_8&gt; &lt;Decode_Stage_inst/instruction_buffer_7&gt; &lt;Decode_Stage_inst/instruction_buffer_6&gt; &lt;Decode_Stage_inst/instruction_buffer_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/instruction_buffer_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/instruction_buffer_12&gt; &lt;Decode_Stage_inst/instruction_buffer_11&gt; &lt;Decode_Stage_inst/instruction_buffer_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/instruction_buffer_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/instruction_buffer_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/instruction_buffer_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/instruction_buffer_30&gt; &lt;Decode_Stage_inst/instruction_buffer_28&gt; &lt;Decode_Stage_inst/instruction_buffer_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Execute_Stage_inst/instruction_buffer_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Execute_Stage_inst/instruction_buffer_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Execute_Stage_inst/instruction_buffer_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Execute_Stage_inst/instruction_buffer_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Execute_Stage_inst/instruction_buffer_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Execute_Stage_inst/instruction_buffer_30&gt; &lt;Execute_Stage_inst/instruction_buffer_28&gt; &lt;Execute_Stage_inst/instruction_buffer_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Execute_Stage_inst/instruction_buffer_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">15 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Execute_Stage_inst/instruction_buffer_25&gt; &lt;Execute_Stage_inst/instruction_buffer_24&gt; &lt;Execute_Stage_inst/instruction_buffer_23&gt; &lt;Execute_Stage_inst/instruction_buffer_20&gt; &lt;Execute_Stage_inst/instruction_buffer_19&gt; &lt;Execute_Stage_inst/instruction_buffer_18&gt; &lt;Execute_Stage_inst/instruction_buffer_15&gt; &lt;Execute_Stage_inst/instruction_buffer_14&gt; &lt;Execute_Stage_inst/instruction_buffer_13&gt; &lt;Execute_Stage_inst/instruction_buffer_10&gt; &lt;Execute_Stage_inst/instruction_buffer_9&gt; &lt;Execute_Stage_inst/instruction_buffer_8&gt; &lt;Execute_Stage_inst/instruction_buffer_7&gt; &lt;Execute_Stage_inst/instruction_buffer_6&gt; &lt;Execute_Stage_inst/instruction_buffer_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Execute_Stage_inst/instruction_buffer_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Execute_Stage_inst/instruction_buffer_12&gt; &lt;Execute_Stage_inst/instruction_buffer_11&gt; &lt;Execute_Stage_inst/instruction_buffer_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/instruction_buffer_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">15 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Memory_Stage_inst/instruction_buffer_25&gt; &lt;Memory_Stage_inst/instruction_buffer_24&gt; &lt;Memory_Stage_inst/instruction_buffer_23&gt; &lt;Memory_Stage_inst/instruction_buffer_20&gt; &lt;Memory_Stage_inst/instruction_buffer_19&gt; &lt;Memory_Stage_inst/instruction_buffer_18&gt; &lt;Memory_Stage_inst/instruction_buffer_15&gt; &lt;Memory_Stage_inst/instruction_buffer_14&gt; &lt;Memory_Stage_inst/instruction_buffer_13&gt; &lt;Memory_Stage_inst/instruction_buffer_10&gt; &lt;Memory_Stage_inst/instruction_buffer_9&gt; &lt;Memory_Stage_inst/instruction_buffer_8&gt; &lt;Memory_Stage_inst/instruction_buffer_7&gt; &lt;Memory_Stage_inst/instruction_buffer_6&gt; &lt;Memory_Stage_inst/instruction_buffer_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/instruction_buffer_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Memory_Stage_inst/instruction_buffer_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/instruction_buffer_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Memory_Stage_inst/instruction_buffer_12&gt; &lt;Memory_Stage_inst/instruction_buffer_11&gt; &lt;Memory_Stage_inst/instruction_buffer_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/instruction_buffer_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Memory_Stage_inst/instruction_buffer_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/instruction_buffer_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Memory_Stage_inst/instruction_buffer_30&gt; &lt;Memory_Stage_inst/instruction_buffer_28&gt; &lt;Memory_Stage_inst/instruction_buffer_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">WriteBack_Stage_inst/instruction_buffer_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;WriteBack_Stage_inst/instruction_buffer_30&gt; &lt;WriteBack_Stage_inst/instruction_buffer_28&gt; &lt;WriteBack_Stage_inst/instruction_buffer_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">WriteBack_Stage_inst/instruction_buffer_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">15 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;WriteBack_Stage_inst/instruction_buffer_25&gt; &lt;WriteBack_Stage_inst/instruction_buffer_24&gt; &lt;WriteBack_Stage_inst/instruction_buffer_23&gt; &lt;WriteBack_Stage_inst/instruction_buffer_20&gt; &lt;WriteBack_Stage_inst/instruction_buffer_19&gt; &lt;WriteBack_Stage_inst/instruction_buffer_18&gt; &lt;WriteBack_Stage_inst/instruction_buffer_15&gt; &lt;WriteBack_Stage_inst/instruction_buffer_14&gt; &lt;WriteBack_Stage_inst/instruction_buffer_13&gt; &lt;WriteBack_Stage_inst/instruction_buffer_10&gt; &lt;WriteBack_Stage_inst/instruction_buffer_9&gt; &lt;WriteBack_Stage_inst/instruction_buffer_8&gt; &lt;WriteBack_Stage_inst/instruction_buffer_7&gt; &lt;WriteBack_Stage_inst/instruction_buffer_6&gt; &lt;WriteBack_Stage_inst/instruction_buffer_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">WriteBack_Stage_inst/instruction_buffer_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;WriteBack_Stage_inst/instruction_buffer_12&gt; &lt;WriteBack_Stage_inst/instruction_buffer_11&gt; &lt;WriteBack_Stage_inst/instruction_buffer_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">WriteBack_Stage_inst/instruction_buffer_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;WriteBack_Stage_inst/instruction_buffer_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">WriteBack_Stage_inst/instruction_buffer_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;WriteBack_Stage_inst/instruction_buffer_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_11&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_11&gt; &lt;Decode_Stage_inst/register_file_inst_26_11&gt; &lt;Decode_Stage_inst/register_file_inst_27_11&gt; &lt;Decode_Stage_inst/register_file_inst_9_11&gt; &lt;Decode_Stage_inst/register_file_inst_25_11&gt; &lt;Decode_Stage_inst/register_file_inst_8_11&gt; &lt;Decode_Stage_inst/register_file_inst_24_11&gt; &lt;Decode_Stage_inst/register_file_inst_19_11&gt; &lt;Decode_Stage_inst/register_file_inst_23_11&gt; &lt;Decode_Stage_inst/register_file_inst_18_11&gt; &lt;Decode_Stage_inst/register_file_inst_7_11&gt; &lt;Decode_Stage_inst/register_file_inst_6_11&gt; &lt;Decode_Stage_inst/register_file_inst_22_11&gt; &lt;Decode_Stage_inst/register_file_inst_17_11&gt; &lt;Decode_Stage_inst/register_file_inst_5_11&gt; &lt;Decode_Stage_inst/register_file_inst_21_11&gt; &lt;Decode_Stage_inst/register_file_inst_4_11&gt; &lt;Decode_Stage_inst/register_file_inst_20_11&gt; &lt;Decode_Stage_inst/register_file_inst_16_11&gt; &lt;Decode_Stage_inst/register_file_inst_15_11&gt; &lt;Decode_Stage_inst/register_file_inst_13_11&gt; &lt;Decode_Stage_inst/register_file_inst_14_11&gt; &lt;Decode_Stage_inst/register_file_inst_11_11&gt; &lt;Decode_Stage_inst/register_file_inst_10_11&gt; &lt;Decode_Stage_inst/register_file_inst_12_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_7&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_7&gt; &lt;Decode_Stage_inst/register_file_inst_26_7&gt; &lt;Decode_Stage_inst/register_file_inst_27_7&gt; &lt;Decode_Stage_inst/register_file_inst_9_7&gt; &lt;Decode_Stage_inst/register_file_inst_25_7&gt; &lt;Decode_Stage_inst/register_file_inst_8_7&gt; &lt;Decode_Stage_inst/register_file_inst_24_7&gt; &lt;Decode_Stage_inst/register_file_inst_19_7&gt; &lt;Decode_Stage_inst/register_file_inst_23_7&gt; &lt;Decode_Stage_inst/register_file_inst_18_7&gt; &lt;Decode_Stage_inst/register_file_inst_7_7&gt; &lt;Decode_Stage_inst/register_file_inst_6_7&gt; &lt;Decode_Stage_inst/register_file_inst_22_7&gt; &lt;Decode_Stage_inst/register_file_inst_17_7&gt; &lt;Decode_Stage_inst/register_file_inst_5_7&gt; &lt;Decode_Stage_inst/register_file_inst_21_7&gt; &lt;Decode_Stage_inst/register_file_inst_4_7&gt; &lt;Decode_Stage_inst/register_file_inst_20_7&gt; &lt;Decode_Stage_inst/register_file_inst_16_7&gt; &lt;Decode_Stage_inst/register_file_inst_15_7&gt; &lt;Decode_Stage_inst/register_file_inst_13_7&gt; &lt;Decode_Stage_inst/register_file_inst_14_7&gt; &lt;Decode_Stage_inst/register_file_inst_11_7&gt; &lt;Decode_Stage_inst/register_file_inst_10_7&gt; &lt;Decode_Stage_inst/register_file_inst_12_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_12&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_12&gt; &lt;Decode_Stage_inst/register_file_inst_26_12&gt; &lt;Decode_Stage_inst/register_file_inst_27_12&gt; &lt;Decode_Stage_inst/register_file_inst_9_12&gt; &lt;Decode_Stage_inst/register_file_inst_25_12&gt; &lt;Decode_Stage_inst/register_file_inst_8_12&gt; &lt;Decode_Stage_inst/register_file_inst_24_12&gt; &lt;Decode_Stage_inst/register_file_inst_19_12&gt; &lt;Decode_Stage_inst/register_file_inst_23_12&gt; &lt;Decode_Stage_inst/register_file_inst_18_12&gt; &lt;Decode_Stage_inst/register_file_inst_7_12&gt; &lt;Decode_Stage_inst/register_file_inst_6_12&gt; &lt;Decode_Stage_inst/register_file_inst_22_12&gt; &lt;Decode_Stage_inst/register_file_inst_17_12&gt; &lt;Decode_Stage_inst/register_file_inst_5_12&gt; &lt;Decode_Stage_inst/register_file_inst_21_12&gt; &lt;Decode_Stage_inst/register_file_inst_4_12&gt; &lt;Decode_Stage_inst/register_file_inst_20_12&gt; &lt;Decode_Stage_inst/register_file_inst_16_12&gt; &lt;Decode_Stage_inst/register_file_inst_15_12&gt; &lt;Decode_Stage_inst/register_file_inst_13_12&gt; &lt;Decode_Stage_inst/register_file_inst_14_12&gt; &lt;Decode_Stage_inst/register_file_inst_11_12&gt; &lt;Decode_Stage_inst/register_file_inst_10_12&gt; &lt;Decode_Stage_inst/register_file_inst_12_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_8&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_8&gt; &lt;Decode_Stage_inst/register_file_inst_26_8&gt; &lt;Decode_Stage_inst/register_file_inst_27_8&gt; &lt;Decode_Stage_inst/register_file_inst_9_8&gt; &lt;Decode_Stage_inst/register_file_inst_25_8&gt; &lt;Decode_Stage_inst/register_file_inst_8_8&gt; &lt;Decode_Stage_inst/register_file_inst_24_8&gt; &lt;Decode_Stage_inst/register_file_inst_19_8&gt; &lt;Decode_Stage_inst/register_file_inst_23_8&gt; &lt;Decode_Stage_inst/register_file_inst_18_8&gt; &lt;Decode_Stage_inst/register_file_inst_7_8&gt; &lt;Decode_Stage_inst/register_file_inst_6_8&gt; &lt;Decode_Stage_inst/register_file_inst_22_8&gt; &lt;Decode_Stage_inst/register_file_inst_17_8&gt; &lt;Decode_Stage_inst/register_file_inst_5_8&gt; &lt;Decode_Stage_inst/register_file_inst_21_8&gt; &lt;Decode_Stage_inst/register_file_inst_4_8&gt; &lt;Decode_Stage_inst/register_file_inst_20_8&gt; &lt;Decode_Stage_inst/register_file_inst_16_8&gt; &lt;Decode_Stage_inst/register_file_inst_15_8&gt; &lt;Decode_Stage_inst/register_file_inst_13_8&gt; &lt;Decode_Stage_inst/register_file_inst_14_8&gt; &lt;Decode_Stage_inst/register_file_inst_11_8&gt; &lt;Decode_Stage_inst/register_file_inst_10_8&gt; &lt;Decode_Stage_inst/register_file_inst_12_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_13&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_13&gt; &lt;Decode_Stage_inst/register_file_inst_26_13&gt; &lt;Decode_Stage_inst/register_file_inst_27_13&gt; &lt;Decode_Stage_inst/register_file_inst_9_13&gt; &lt;Decode_Stage_inst/register_file_inst_25_13&gt; &lt;Decode_Stage_inst/register_file_inst_8_13&gt; &lt;Decode_Stage_inst/register_file_inst_24_13&gt; &lt;Decode_Stage_inst/register_file_inst_19_13&gt; &lt;Decode_Stage_inst/register_file_inst_23_13&gt; &lt;Decode_Stage_inst/register_file_inst_18_13&gt; &lt;Decode_Stage_inst/register_file_inst_7_13&gt; &lt;Decode_Stage_inst/register_file_inst_6_13&gt; &lt;Decode_Stage_inst/register_file_inst_22_13&gt; &lt;Decode_Stage_inst/register_file_inst_17_13&gt; &lt;Decode_Stage_inst/register_file_inst_5_13&gt; &lt;Decode_Stage_inst/register_file_inst_21_13&gt; &lt;Decode_Stage_inst/register_file_inst_4_13&gt; &lt;Decode_Stage_inst/register_file_inst_20_13&gt; &lt;Decode_Stage_inst/register_file_inst_16_13&gt; &lt;Decode_Stage_inst/register_file_inst_15_13&gt; &lt;Decode_Stage_inst/register_file_inst_13_13&gt; &lt;Decode_Stage_inst/register_file_inst_14_13&gt; &lt;Decode_Stage_inst/register_file_inst_11_13&gt; &lt;Decode_Stage_inst/register_file_inst_10_13&gt; &lt;Decode_Stage_inst/register_file_inst_12_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_9&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_9&gt; &lt;Decode_Stage_inst/register_file_inst_26_9&gt; &lt;Decode_Stage_inst/register_file_inst_27_9&gt; &lt;Decode_Stage_inst/register_file_inst_9_9&gt; &lt;Decode_Stage_inst/register_file_inst_25_9&gt; &lt;Decode_Stage_inst/register_file_inst_8_9&gt; &lt;Decode_Stage_inst/register_file_inst_24_9&gt; &lt;Decode_Stage_inst/register_file_inst_19_9&gt; &lt;Decode_Stage_inst/register_file_inst_23_9&gt; &lt;Decode_Stage_inst/register_file_inst_18_9&gt; &lt;Decode_Stage_inst/register_file_inst_7_9&gt; &lt;Decode_Stage_inst/register_file_inst_6_9&gt; &lt;Decode_Stage_inst/register_file_inst_22_9&gt; &lt;Decode_Stage_inst/register_file_inst_17_9&gt; &lt;Decode_Stage_inst/register_file_inst_5_9&gt; &lt;Decode_Stage_inst/register_file_inst_21_9&gt; &lt;Decode_Stage_inst/register_file_inst_4_9&gt; &lt;Decode_Stage_inst/register_file_inst_20_9&gt; &lt;Decode_Stage_inst/register_file_inst_16_9&gt; &lt;Decode_Stage_inst/register_file_inst_15_9&gt; &lt;Decode_Stage_inst/register_file_inst_13_9&gt; &lt;Decode_Stage_inst/register_file_inst_14_9&gt; &lt;Decode_Stage_inst/register_file_inst_11_9&gt; &lt;Decode_Stage_inst/register_file_inst_10_9&gt; &lt;Decode_Stage_inst/register_file_inst_12_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_14&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_14&gt; &lt;Decode_Stage_inst/register_file_inst_26_14&gt; &lt;Decode_Stage_inst/register_file_inst_27_14&gt; &lt;Decode_Stage_inst/register_file_inst_9_14&gt; &lt;Decode_Stage_inst/register_file_inst_25_14&gt; &lt;Decode_Stage_inst/register_file_inst_8_14&gt; &lt;Decode_Stage_inst/register_file_inst_24_14&gt; &lt;Decode_Stage_inst/register_file_inst_19_14&gt; &lt;Decode_Stage_inst/register_file_inst_23_14&gt; &lt;Decode_Stage_inst/register_file_inst_18_14&gt; &lt;Decode_Stage_inst/register_file_inst_7_14&gt; &lt;Decode_Stage_inst/register_file_inst_6_14&gt; &lt;Decode_Stage_inst/register_file_inst_22_14&gt; &lt;Decode_Stage_inst/register_file_inst_17_14&gt; &lt;Decode_Stage_inst/register_file_inst_5_14&gt; &lt;Decode_Stage_inst/register_file_inst_21_14&gt; &lt;Decode_Stage_inst/register_file_inst_4_14&gt; &lt;Decode_Stage_inst/register_file_inst_20_14&gt; &lt;Decode_Stage_inst/register_file_inst_16_14&gt; &lt;Decode_Stage_inst/register_file_inst_15_14&gt; &lt;Decode_Stage_inst/register_file_inst_13_14&gt; &lt;Decode_Stage_inst/register_file_inst_14_14&gt; &lt;Decode_Stage_inst/register_file_inst_11_14&gt; &lt;Decode_Stage_inst/register_file_inst_10_14&gt; &lt;Decode_Stage_inst/register_file_inst_12_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_20&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_20&gt; &lt;Decode_Stage_inst/register_file_inst_26_20&gt; &lt;Decode_Stage_inst/register_file_inst_27_20&gt; &lt;Decode_Stage_inst/register_file_inst_9_20&gt; &lt;Decode_Stage_inst/register_file_inst_25_20&gt; &lt;Decode_Stage_inst/register_file_inst_8_20&gt; &lt;Decode_Stage_inst/register_file_inst_24_20&gt; &lt;Decode_Stage_inst/register_file_inst_19_20&gt; &lt;Decode_Stage_inst/register_file_inst_23_20&gt; &lt;Decode_Stage_inst/register_file_inst_18_20&gt; &lt;Decode_Stage_inst/register_file_inst_7_20&gt; &lt;Decode_Stage_inst/register_file_inst_6_20&gt; &lt;Decode_Stage_inst/register_file_inst_22_20&gt; &lt;Decode_Stage_inst/register_file_inst_17_20&gt; &lt;Decode_Stage_inst/register_file_inst_5_20&gt; &lt;Decode_Stage_inst/register_file_inst_21_20&gt; &lt;Decode_Stage_inst/register_file_inst_4_20&gt; &lt;Decode_Stage_inst/register_file_inst_20_20&gt; &lt;Decode_Stage_inst/register_file_inst_16_20&gt; &lt;Decode_Stage_inst/register_file_inst_15_20&gt; &lt;Decode_Stage_inst/register_file_inst_13_20&gt; &lt;Decode_Stage_inst/register_file_inst_14_20&gt; &lt;Decode_Stage_inst/register_file_inst_11_20&gt; &lt;Decode_Stage_inst/register_file_inst_10_20&gt; &lt;Decode_Stage_inst/register_file_inst_12_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_15&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_15&gt; &lt;Decode_Stage_inst/register_file_inst_26_15&gt; &lt;Decode_Stage_inst/register_file_inst_27_15&gt; &lt;Decode_Stage_inst/register_file_inst_9_15&gt; &lt;Decode_Stage_inst/register_file_inst_25_15&gt; &lt;Decode_Stage_inst/register_file_inst_8_15&gt; &lt;Decode_Stage_inst/register_file_inst_24_15&gt; &lt;Decode_Stage_inst/register_file_inst_19_15&gt; &lt;Decode_Stage_inst/register_file_inst_23_15&gt; &lt;Decode_Stage_inst/register_file_inst_18_15&gt; &lt;Decode_Stage_inst/register_file_inst_7_15&gt; &lt;Decode_Stage_inst/register_file_inst_6_15&gt; &lt;Decode_Stage_inst/register_file_inst_22_15&gt; &lt;Decode_Stage_inst/register_file_inst_17_15&gt; &lt;Decode_Stage_inst/register_file_inst_5_15&gt; &lt;Decode_Stage_inst/register_file_inst_21_15&gt; &lt;Decode_Stage_inst/register_file_inst_4_15&gt; &lt;Decode_Stage_inst/register_file_inst_20_15&gt; &lt;Decode_Stage_inst/register_file_inst_16_15&gt; &lt;Decode_Stage_inst/register_file_inst_15_15&gt; &lt;Decode_Stage_inst/register_file_inst_13_15&gt; &lt;Decode_Stage_inst/register_file_inst_14_15&gt; &lt;Decode_Stage_inst/register_file_inst_11_15&gt; &lt;Decode_Stage_inst/register_file_inst_10_15&gt; &lt;Decode_Stage_inst/register_file_inst_12_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_21&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_21&gt; &lt;Decode_Stage_inst/register_file_inst_26_21&gt; &lt;Decode_Stage_inst/register_file_inst_27_21&gt; &lt;Decode_Stage_inst/register_file_inst_9_21&gt; &lt;Decode_Stage_inst/register_file_inst_25_21&gt; &lt;Decode_Stage_inst/register_file_inst_8_21&gt; &lt;Decode_Stage_inst/register_file_inst_24_21&gt; &lt;Decode_Stage_inst/register_file_inst_19_21&gt; &lt;Decode_Stage_inst/register_file_inst_23_21&gt; &lt;Decode_Stage_inst/register_file_inst_18_21&gt; &lt;Decode_Stage_inst/register_file_inst_7_21&gt; &lt;Decode_Stage_inst/register_file_inst_6_21&gt; &lt;Decode_Stage_inst/register_file_inst_22_21&gt; &lt;Decode_Stage_inst/register_file_inst_17_21&gt; &lt;Decode_Stage_inst/register_file_inst_5_21&gt; &lt;Decode_Stage_inst/register_file_inst_21_21&gt; &lt;Decode_Stage_inst/register_file_inst_4_21&gt; &lt;Decode_Stage_inst/register_file_inst_20_21&gt; &lt;Decode_Stage_inst/register_file_inst_16_21&gt; &lt;Decode_Stage_inst/register_file_inst_15_21&gt; &lt;Decode_Stage_inst/register_file_inst_13_21&gt; &lt;Decode_Stage_inst/register_file_inst_14_21&gt; &lt;Decode_Stage_inst/register_file_inst_11_21&gt; &lt;Decode_Stage_inst/register_file_inst_10_21&gt; &lt;Decode_Stage_inst/register_file_inst_12_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_16&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_16&gt; &lt;Decode_Stage_inst/register_file_inst_26_16&gt; &lt;Decode_Stage_inst/register_file_inst_27_16&gt; &lt;Decode_Stage_inst/register_file_inst_9_16&gt; &lt;Decode_Stage_inst/register_file_inst_25_16&gt; &lt;Decode_Stage_inst/register_file_inst_8_16&gt; &lt;Decode_Stage_inst/register_file_inst_24_16&gt; &lt;Decode_Stage_inst/register_file_inst_19_16&gt; &lt;Decode_Stage_inst/register_file_inst_23_16&gt; &lt;Decode_Stage_inst/register_file_inst_18_16&gt; &lt;Decode_Stage_inst/register_file_inst_7_16&gt; &lt;Decode_Stage_inst/register_file_inst_6_16&gt; &lt;Decode_Stage_inst/register_file_inst_22_16&gt; &lt;Decode_Stage_inst/register_file_inst_17_16&gt; &lt;Decode_Stage_inst/register_file_inst_5_16&gt; &lt;Decode_Stage_inst/register_file_inst_21_16&gt; &lt;Decode_Stage_inst/register_file_inst_4_16&gt; &lt;Decode_Stage_inst/register_file_inst_20_16&gt; &lt;Decode_Stage_inst/register_file_inst_16_16&gt; &lt;Decode_Stage_inst/register_file_inst_15_16&gt; &lt;Decode_Stage_inst/register_file_inst_13_16&gt; &lt;Decode_Stage_inst/register_file_inst_14_16&gt; &lt;Decode_Stage_inst/register_file_inst_11_16&gt; &lt;Decode_Stage_inst/register_file_inst_10_16&gt; &lt;Decode_Stage_inst/register_file_inst_12_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_22&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_22&gt; &lt;Decode_Stage_inst/register_file_inst_26_22&gt; &lt;Decode_Stage_inst/register_file_inst_27_22&gt; &lt;Decode_Stage_inst/register_file_inst_9_22&gt; &lt;Decode_Stage_inst/register_file_inst_25_22&gt; &lt;Decode_Stage_inst/register_file_inst_8_22&gt; &lt;Decode_Stage_inst/register_file_inst_24_22&gt; &lt;Decode_Stage_inst/register_file_inst_19_22&gt; &lt;Decode_Stage_inst/register_file_inst_23_22&gt; &lt;Decode_Stage_inst/register_file_inst_18_22&gt; &lt;Decode_Stage_inst/register_file_inst_7_22&gt; &lt;Decode_Stage_inst/register_file_inst_6_22&gt; &lt;Decode_Stage_inst/register_file_inst_22_22&gt; &lt;Decode_Stage_inst/register_file_inst_17_22&gt; &lt;Decode_Stage_inst/register_file_inst_5_22&gt; &lt;Decode_Stage_inst/register_file_inst_21_22&gt; &lt;Decode_Stage_inst/register_file_inst_4_22&gt; &lt;Decode_Stage_inst/register_file_inst_20_22&gt; &lt;Decode_Stage_inst/register_file_inst_16_22&gt; &lt;Decode_Stage_inst/register_file_inst_15_22&gt; &lt;Decode_Stage_inst/register_file_inst_13_22&gt; &lt;Decode_Stage_inst/register_file_inst_14_22&gt; &lt;Decode_Stage_inst/register_file_inst_11_22&gt; &lt;Decode_Stage_inst/register_file_inst_10_22&gt; &lt;Decode_Stage_inst/register_file_inst_12_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_17&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_17&gt; &lt;Decode_Stage_inst/register_file_inst_26_17&gt; &lt;Decode_Stage_inst/register_file_inst_27_17&gt; &lt;Decode_Stage_inst/register_file_inst_9_17&gt; &lt;Decode_Stage_inst/register_file_inst_25_17&gt; &lt;Decode_Stage_inst/register_file_inst_8_17&gt; &lt;Decode_Stage_inst/register_file_inst_24_17&gt; &lt;Decode_Stage_inst/register_file_inst_19_17&gt; &lt;Decode_Stage_inst/register_file_inst_23_17&gt; &lt;Decode_Stage_inst/register_file_inst_18_17&gt; &lt;Decode_Stage_inst/register_file_inst_7_17&gt; &lt;Decode_Stage_inst/register_file_inst_6_17&gt; &lt;Decode_Stage_inst/register_file_inst_22_17&gt; &lt;Decode_Stage_inst/register_file_inst_17_17&gt; &lt;Decode_Stage_inst/register_file_inst_5_17&gt; &lt;Decode_Stage_inst/register_file_inst_21_17&gt; &lt;Decode_Stage_inst/register_file_inst_4_17&gt; &lt;Decode_Stage_inst/register_file_inst_20_17&gt; &lt;Decode_Stage_inst/register_file_inst_16_17&gt; &lt;Decode_Stage_inst/register_file_inst_15_17&gt; &lt;Decode_Stage_inst/register_file_inst_13_17&gt; &lt;Decode_Stage_inst/register_file_inst_14_17&gt; &lt;Decode_Stage_inst/register_file_inst_11_17&gt; &lt;Decode_Stage_inst/register_file_inst_10_17&gt; &lt;Decode_Stage_inst/register_file_inst_12_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_23</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_23&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_23&gt; &lt;Decode_Stage_inst/register_file_inst_26_23&gt; &lt;Decode_Stage_inst/register_file_inst_27_23&gt; &lt;Decode_Stage_inst/register_file_inst_9_23&gt; &lt;Decode_Stage_inst/register_file_inst_25_23&gt; &lt;Decode_Stage_inst/register_file_inst_8_23&gt; &lt;Decode_Stage_inst/register_file_inst_24_23&gt; &lt;Decode_Stage_inst/register_file_inst_19_23&gt; &lt;Decode_Stage_inst/register_file_inst_23_23&gt; &lt;Decode_Stage_inst/register_file_inst_18_23&gt; &lt;Decode_Stage_inst/register_file_inst_7_23&gt; &lt;Decode_Stage_inst/register_file_inst_6_23&gt; &lt;Decode_Stage_inst/register_file_inst_22_23&gt; &lt;Decode_Stage_inst/register_file_inst_17_23&gt; &lt;Decode_Stage_inst/register_file_inst_5_23&gt; &lt;Decode_Stage_inst/register_file_inst_21_23&gt; &lt;Decode_Stage_inst/register_file_inst_4_23&gt; &lt;Decode_Stage_inst/register_file_inst_20_23&gt; &lt;Decode_Stage_inst/register_file_inst_16_23&gt; &lt;Decode_Stage_inst/register_file_inst_15_23&gt; &lt;Decode_Stage_inst/register_file_inst_13_23&gt; &lt;Decode_Stage_inst/register_file_inst_14_23&gt; &lt;Decode_Stage_inst/register_file_inst_11_23&gt; &lt;Decode_Stage_inst/register_file_inst_10_23&gt; &lt;Decode_Stage_inst/register_file_inst_12_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_18&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_18&gt; &lt;Decode_Stage_inst/register_file_inst_26_18&gt; &lt;Decode_Stage_inst/register_file_inst_27_18&gt; &lt;Decode_Stage_inst/register_file_inst_9_18&gt; &lt;Decode_Stage_inst/register_file_inst_25_18&gt; &lt;Decode_Stage_inst/register_file_inst_8_18&gt; &lt;Decode_Stage_inst/register_file_inst_24_18&gt; &lt;Decode_Stage_inst/register_file_inst_19_18&gt; &lt;Decode_Stage_inst/register_file_inst_23_18&gt; &lt;Decode_Stage_inst/register_file_inst_18_18&gt; &lt;Decode_Stage_inst/register_file_inst_7_18&gt; &lt;Decode_Stage_inst/register_file_inst_6_18&gt; &lt;Decode_Stage_inst/register_file_inst_22_18&gt; &lt;Decode_Stage_inst/register_file_inst_17_18&gt; &lt;Decode_Stage_inst/register_file_inst_5_18&gt; &lt;Decode_Stage_inst/register_file_inst_21_18&gt; &lt;Decode_Stage_inst/register_file_inst_4_18&gt; &lt;Decode_Stage_inst/register_file_inst_20_18&gt; &lt;Decode_Stage_inst/register_file_inst_16_18&gt; &lt;Decode_Stage_inst/register_file_inst_15_18&gt; &lt;Decode_Stage_inst/register_file_inst_13_18&gt; &lt;Decode_Stage_inst/register_file_inst_14_18&gt; &lt;Decode_Stage_inst/register_file_inst_11_18&gt; &lt;Decode_Stage_inst/register_file_inst_10_18&gt; &lt;Decode_Stage_inst/register_file_inst_12_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_24</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_24&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_24&gt; &lt;Decode_Stage_inst/register_file_inst_26_24&gt; &lt;Decode_Stage_inst/register_file_inst_27_24&gt; &lt;Decode_Stage_inst/register_file_inst_9_24&gt; &lt;Decode_Stage_inst/register_file_inst_25_24&gt; &lt;Decode_Stage_inst/register_file_inst_8_24&gt; &lt;Decode_Stage_inst/register_file_inst_24_24&gt; &lt;Decode_Stage_inst/register_file_inst_19_24&gt; &lt;Decode_Stage_inst/register_file_inst_23_24&gt; &lt;Decode_Stage_inst/register_file_inst_18_24&gt; &lt;Decode_Stage_inst/register_file_inst_7_24&gt; &lt;Decode_Stage_inst/register_file_inst_6_24&gt; &lt;Decode_Stage_inst/register_file_inst_22_24&gt; &lt;Decode_Stage_inst/register_file_inst_17_24&gt; &lt;Decode_Stage_inst/register_file_inst_5_24&gt; &lt;Decode_Stage_inst/register_file_inst_21_24&gt; &lt;Decode_Stage_inst/register_file_inst_4_24&gt; &lt;Decode_Stage_inst/register_file_inst_20_24&gt; &lt;Decode_Stage_inst/register_file_inst_16_24&gt; &lt;Decode_Stage_inst/register_file_inst_15_24&gt; &lt;Decode_Stage_inst/register_file_inst_13_24&gt; &lt;Decode_Stage_inst/register_file_inst_14_24&gt; &lt;Decode_Stage_inst/register_file_inst_11_24&gt; &lt;Decode_Stage_inst/register_file_inst_10_24&gt; &lt;Decode_Stage_inst/register_file_inst_12_24&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_19&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_19&gt; &lt;Decode_Stage_inst/register_file_inst_26_19&gt; &lt;Decode_Stage_inst/register_file_inst_27_19&gt; &lt;Decode_Stage_inst/register_file_inst_9_19&gt; &lt;Decode_Stage_inst/register_file_inst_25_19&gt; &lt;Decode_Stage_inst/register_file_inst_8_19&gt; &lt;Decode_Stage_inst/register_file_inst_24_19&gt; &lt;Decode_Stage_inst/register_file_inst_19_19&gt; &lt;Decode_Stage_inst/register_file_inst_23_19&gt; &lt;Decode_Stage_inst/register_file_inst_18_19&gt; &lt;Decode_Stage_inst/register_file_inst_7_19&gt; &lt;Decode_Stage_inst/register_file_inst_6_19&gt; &lt;Decode_Stage_inst/register_file_inst_22_19&gt; &lt;Decode_Stage_inst/register_file_inst_17_19&gt; &lt;Decode_Stage_inst/register_file_inst_5_19&gt; &lt;Decode_Stage_inst/register_file_inst_21_19&gt; &lt;Decode_Stage_inst/register_file_inst_4_19&gt; &lt;Decode_Stage_inst/register_file_inst_20_19&gt; &lt;Decode_Stage_inst/register_file_inst_16_19&gt; &lt;Decode_Stage_inst/register_file_inst_15_19&gt; &lt;Decode_Stage_inst/register_file_inst_13_19&gt; &lt;Decode_Stage_inst/register_file_inst_14_19&gt; &lt;Decode_Stage_inst/register_file_inst_11_19&gt; &lt;Decode_Stage_inst/register_file_inst_10_19&gt; &lt;Decode_Stage_inst/register_file_inst_12_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_0&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_0&gt; &lt;Decode_Stage_inst/register_file_inst_26_0&gt; &lt;Decode_Stage_inst/register_file_inst_27_0&gt; &lt;Decode_Stage_inst/register_file_inst_9_0&gt; &lt;Decode_Stage_inst/register_file_inst_25_0&gt; &lt;Decode_Stage_inst/register_file_inst_8_0&gt; &lt;Decode_Stage_inst/register_file_inst_24_0&gt; &lt;Decode_Stage_inst/register_file_inst_19_0&gt; &lt;Decode_Stage_inst/register_file_inst_23_0&gt; &lt;Decode_Stage_inst/register_file_inst_18_0&gt; &lt;Decode_Stage_inst/register_file_inst_7_0&gt; &lt;Decode_Stage_inst/register_file_inst_6_0&gt; &lt;Decode_Stage_inst/register_file_inst_22_0&gt; &lt;Decode_Stage_inst/register_file_inst_17_0&gt; &lt;Decode_Stage_inst/register_file_inst_5_0&gt; &lt;Decode_Stage_inst/register_file_inst_21_0&gt; &lt;Decode_Stage_inst/register_file_inst_4_0&gt; &lt;Decode_Stage_inst/register_file_inst_20_0&gt; &lt;Decode_Stage_inst/register_file_inst_16_0&gt; &lt;Decode_Stage_inst/register_file_inst_15_0&gt; &lt;Decode_Stage_inst/register_file_inst_13_0&gt; &lt;Decode_Stage_inst/register_file_inst_14_0&gt; &lt;Decode_Stage_inst/register_file_inst_11_0&gt; &lt;Decode_Stage_inst/register_file_inst_10_0&gt; &lt;Decode_Stage_inst/register_file_inst_12_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_30</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_30&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_30&gt; &lt;Decode_Stage_inst/register_file_inst_26_30&gt; &lt;Decode_Stage_inst/register_file_inst_27_30&gt; &lt;Decode_Stage_inst/register_file_inst_9_30&gt; &lt;Decode_Stage_inst/register_file_inst_25_30&gt; &lt;Decode_Stage_inst/register_file_inst_8_30&gt; &lt;Decode_Stage_inst/register_file_inst_24_30&gt; &lt;Decode_Stage_inst/register_file_inst_19_30&gt; &lt;Decode_Stage_inst/register_file_inst_23_30&gt; &lt;Decode_Stage_inst/register_file_inst_18_30&gt; &lt;Decode_Stage_inst/register_file_inst_7_30&gt; &lt;Decode_Stage_inst/register_file_inst_6_30&gt; &lt;Decode_Stage_inst/register_file_inst_22_30&gt; &lt;Decode_Stage_inst/register_file_inst_17_30&gt; &lt;Decode_Stage_inst/register_file_inst_5_30&gt; &lt;Decode_Stage_inst/register_file_inst_21_30&gt; &lt;Decode_Stage_inst/register_file_inst_4_30&gt; &lt;Decode_Stage_inst/register_file_inst_20_30&gt; &lt;Decode_Stage_inst/register_file_inst_16_30&gt; &lt;Decode_Stage_inst/register_file_inst_15_30&gt; &lt;Decode_Stage_inst/register_file_inst_13_30&gt; &lt;Decode_Stage_inst/register_file_inst_14_30&gt; &lt;Decode_Stage_inst/register_file_inst_11_30&gt; &lt;Decode_Stage_inst/register_file_inst_10_30&gt; &lt;Decode_Stage_inst/register_file_inst_12_30&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_25</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_25&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_25&gt; &lt;Decode_Stage_inst/register_file_inst_26_25&gt; &lt;Decode_Stage_inst/register_file_inst_27_25&gt; &lt;Decode_Stage_inst/register_file_inst_9_25&gt; &lt;Decode_Stage_inst/register_file_inst_25_25&gt; &lt;Decode_Stage_inst/register_file_inst_8_25&gt; &lt;Decode_Stage_inst/register_file_inst_24_25&gt; &lt;Decode_Stage_inst/register_file_inst_19_25&gt; &lt;Decode_Stage_inst/register_file_inst_23_25&gt; &lt;Decode_Stage_inst/register_file_inst_18_25&gt; &lt;Decode_Stage_inst/register_file_inst_7_25&gt; &lt;Decode_Stage_inst/register_file_inst_6_25&gt; &lt;Decode_Stage_inst/register_file_inst_22_25&gt; &lt;Decode_Stage_inst/register_file_inst_17_25&gt; &lt;Decode_Stage_inst/register_file_inst_5_25&gt; &lt;Decode_Stage_inst/register_file_inst_21_25&gt; &lt;Decode_Stage_inst/register_file_inst_4_25&gt; &lt;Decode_Stage_inst/register_file_inst_20_25&gt; &lt;Decode_Stage_inst/register_file_inst_16_25&gt; &lt;Decode_Stage_inst/register_file_inst_15_25&gt; &lt;Decode_Stage_inst/register_file_inst_13_25&gt; &lt;Decode_Stage_inst/register_file_inst_14_25&gt; &lt;Decode_Stage_inst/register_file_inst_11_25&gt; &lt;Decode_Stage_inst/register_file_inst_10_25&gt; &lt;Decode_Stage_inst/register_file_inst_12_25&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_1&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_1&gt; &lt;Decode_Stage_inst/register_file_inst_26_1&gt; &lt;Decode_Stage_inst/register_file_inst_27_1&gt; &lt;Decode_Stage_inst/register_file_inst_9_1&gt; &lt;Decode_Stage_inst/register_file_inst_25_1&gt; &lt;Decode_Stage_inst/register_file_inst_8_1&gt; &lt;Decode_Stage_inst/register_file_inst_24_1&gt; &lt;Decode_Stage_inst/register_file_inst_19_1&gt; &lt;Decode_Stage_inst/register_file_inst_23_1&gt; &lt;Decode_Stage_inst/register_file_inst_18_1&gt; &lt;Decode_Stage_inst/register_file_inst_7_1&gt; &lt;Decode_Stage_inst/register_file_inst_6_1&gt; &lt;Decode_Stage_inst/register_file_inst_22_1&gt; &lt;Decode_Stage_inst/register_file_inst_17_1&gt; &lt;Decode_Stage_inst/register_file_inst_5_1&gt; &lt;Decode_Stage_inst/register_file_inst_21_1&gt; &lt;Decode_Stage_inst/register_file_inst_4_1&gt; &lt;Decode_Stage_inst/register_file_inst_20_1&gt; &lt;Decode_Stage_inst/register_file_inst_16_1&gt; &lt;Decode_Stage_inst/register_file_inst_15_1&gt; &lt;Decode_Stage_inst/register_file_inst_13_1&gt; &lt;Decode_Stage_inst/register_file_inst_14_1&gt; &lt;Decode_Stage_inst/register_file_inst_11_1&gt; &lt;Decode_Stage_inst/register_file_inst_10_1&gt; &lt;Decode_Stage_inst/register_file_inst_12_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_31&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_31&gt; &lt;Decode_Stage_inst/register_file_inst_26_31&gt; &lt;Decode_Stage_inst/register_file_inst_27_31&gt; &lt;Decode_Stage_inst/register_file_inst_9_31&gt; &lt;Decode_Stage_inst/register_file_inst_25_31&gt; &lt;Decode_Stage_inst/register_file_inst_8_31&gt; &lt;Decode_Stage_inst/register_file_inst_24_31&gt; &lt;Decode_Stage_inst/register_file_inst_19_31&gt; &lt;Decode_Stage_inst/register_file_inst_23_31&gt; &lt;Decode_Stage_inst/register_file_inst_18_31&gt; &lt;Decode_Stage_inst/register_file_inst_7_31&gt; &lt;Decode_Stage_inst/register_file_inst_6_31&gt; &lt;Decode_Stage_inst/register_file_inst_22_31&gt; &lt;Decode_Stage_inst/register_file_inst_17_31&gt; &lt;Decode_Stage_inst/register_file_inst_5_31&gt; &lt;Decode_Stage_inst/register_file_inst_21_31&gt; &lt;Decode_Stage_inst/register_file_inst_4_31&gt; &lt;Decode_Stage_inst/register_file_inst_20_31&gt; &lt;Decode_Stage_inst/register_file_inst_16_31&gt; &lt;Decode_Stage_inst/register_file_inst_15_31&gt; &lt;Decode_Stage_inst/register_file_inst_13_31&gt; &lt;Decode_Stage_inst/register_file_inst_14_31&gt; &lt;Decode_Stage_inst/register_file_inst_11_31&gt; &lt;Decode_Stage_inst/register_file_inst_10_31&gt; &lt;Decode_Stage_inst/register_file_inst_12_31&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_26</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_26&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_26&gt; &lt;Decode_Stage_inst/register_file_inst_26_26&gt; &lt;Decode_Stage_inst/register_file_inst_27_26&gt; &lt;Decode_Stage_inst/register_file_inst_9_26&gt; &lt;Decode_Stage_inst/register_file_inst_25_26&gt; &lt;Decode_Stage_inst/register_file_inst_8_26&gt; &lt;Decode_Stage_inst/register_file_inst_24_26&gt; &lt;Decode_Stage_inst/register_file_inst_19_26&gt; &lt;Decode_Stage_inst/register_file_inst_23_26&gt; &lt;Decode_Stage_inst/register_file_inst_18_26&gt; &lt;Decode_Stage_inst/register_file_inst_7_26&gt; &lt;Decode_Stage_inst/register_file_inst_6_26&gt; &lt;Decode_Stage_inst/register_file_inst_22_26&gt; &lt;Decode_Stage_inst/register_file_inst_17_26&gt; &lt;Decode_Stage_inst/register_file_inst_5_26&gt; &lt;Decode_Stage_inst/register_file_inst_21_26&gt; &lt;Decode_Stage_inst/register_file_inst_4_26&gt; &lt;Decode_Stage_inst/register_file_inst_20_26&gt; &lt;Decode_Stage_inst/register_file_inst_16_26&gt; &lt;Decode_Stage_inst/register_file_inst_15_26&gt; &lt;Decode_Stage_inst/register_file_inst_13_26&gt; &lt;Decode_Stage_inst/register_file_inst_14_26&gt; &lt;Decode_Stage_inst/register_file_inst_11_26&gt; &lt;Decode_Stage_inst/register_file_inst_10_26&gt; &lt;Decode_Stage_inst/register_file_inst_12_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_2&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_2&gt; &lt;Decode_Stage_inst/register_file_inst_26_2&gt; &lt;Decode_Stage_inst/register_file_inst_27_2&gt; &lt;Decode_Stage_inst/register_file_inst_9_2&gt; &lt;Decode_Stage_inst/register_file_inst_25_2&gt; &lt;Decode_Stage_inst/register_file_inst_8_2&gt; &lt;Decode_Stage_inst/register_file_inst_24_2&gt; &lt;Decode_Stage_inst/register_file_inst_19_2&gt; &lt;Decode_Stage_inst/register_file_inst_23_2&gt; &lt;Decode_Stage_inst/register_file_inst_18_2&gt; &lt;Decode_Stage_inst/register_file_inst_7_2&gt; &lt;Decode_Stage_inst/register_file_inst_6_2&gt; &lt;Decode_Stage_inst/register_file_inst_22_2&gt; &lt;Decode_Stage_inst/register_file_inst_17_2&gt; &lt;Decode_Stage_inst/register_file_inst_5_2&gt; &lt;Decode_Stage_inst/register_file_inst_21_2&gt; &lt;Decode_Stage_inst/register_file_inst_4_2&gt; &lt;Decode_Stage_inst/register_file_inst_20_2&gt; &lt;Decode_Stage_inst/register_file_inst_16_2&gt; &lt;Decode_Stage_inst/register_file_inst_15_2&gt; &lt;Decode_Stage_inst/register_file_inst_13_2&gt; &lt;Decode_Stage_inst/register_file_inst_14_2&gt; &lt;Decode_Stage_inst/register_file_inst_11_2&gt; &lt;Decode_Stage_inst/register_file_inst_10_2&gt; &lt;Decode_Stage_inst/register_file_inst_12_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_27&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_27&gt; &lt;Decode_Stage_inst/register_file_inst_26_27&gt; &lt;Decode_Stage_inst/register_file_inst_27_27&gt; &lt;Decode_Stage_inst/register_file_inst_9_27&gt; &lt;Decode_Stage_inst/register_file_inst_25_27&gt; &lt;Decode_Stage_inst/register_file_inst_8_27&gt; &lt;Decode_Stage_inst/register_file_inst_24_27&gt; &lt;Decode_Stage_inst/register_file_inst_19_27&gt; &lt;Decode_Stage_inst/register_file_inst_23_27&gt; &lt;Decode_Stage_inst/register_file_inst_18_27&gt; &lt;Decode_Stage_inst/register_file_inst_7_27&gt; &lt;Decode_Stage_inst/register_file_inst_6_27&gt; &lt;Decode_Stage_inst/register_file_inst_22_27&gt; &lt;Decode_Stage_inst/register_file_inst_17_27&gt; &lt;Decode_Stage_inst/register_file_inst_5_27&gt; &lt;Decode_Stage_inst/register_file_inst_21_27&gt; &lt;Decode_Stage_inst/register_file_inst_4_27&gt; &lt;Decode_Stage_inst/register_file_inst_20_27&gt; &lt;Decode_Stage_inst/register_file_inst_16_27&gt; &lt;Decode_Stage_inst/register_file_inst_15_27&gt; &lt;Decode_Stage_inst/register_file_inst_13_27&gt; &lt;Decode_Stage_inst/register_file_inst_14_27&gt; &lt;Decode_Stage_inst/register_file_inst_11_27&gt; &lt;Decode_Stage_inst/register_file_inst_10_27&gt; &lt;Decode_Stage_inst/register_file_inst_12_27&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_3&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_3&gt; &lt;Decode_Stage_inst/register_file_inst_26_3&gt; &lt;Decode_Stage_inst/register_file_inst_27_3&gt; &lt;Decode_Stage_inst/register_file_inst_9_3&gt; &lt;Decode_Stage_inst/register_file_inst_25_3&gt; &lt;Decode_Stage_inst/register_file_inst_8_3&gt; &lt;Decode_Stage_inst/register_file_inst_24_3&gt; &lt;Decode_Stage_inst/register_file_inst_19_3&gt; &lt;Decode_Stage_inst/register_file_inst_23_3&gt; &lt;Decode_Stage_inst/register_file_inst_18_3&gt; &lt;Decode_Stage_inst/register_file_inst_7_3&gt; &lt;Decode_Stage_inst/register_file_inst_6_3&gt; &lt;Decode_Stage_inst/register_file_inst_22_3&gt; &lt;Decode_Stage_inst/register_file_inst_17_3&gt; &lt;Decode_Stage_inst/register_file_inst_5_3&gt; &lt;Decode_Stage_inst/register_file_inst_21_3&gt; &lt;Decode_Stage_inst/register_file_inst_4_3&gt; &lt;Decode_Stage_inst/register_file_inst_20_3&gt; &lt;Decode_Stage_inst/register_file_inst_16_3&gt; &lt;Decode_Stage_inst/register_file_inst_15_3&gt; &lt;Decode_Stage_inst/register_file_inst_13_3&gt; &lt;Decode_Stage_inst/register_file_inst_14_3&gt; &lt;Decode_Stage_inst/register_file_inst_11_3&gt; &lt;Decode_Stage_inst/register_file_inst_10_3&gt; &lt;Decode_Stage_inst/register_file_inst_12_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_28</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_28&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_28&gt; &lt;Decode_Stage_inst/register_file_inst_26_28&gt; &lt;Decode_Stage_inst/register_file_inst_27_28&gt; &lt;Decode_Stage_inst/register_file_inst_9_28&gt; &lt;Decode_Stage_inst/register_file_inst_25_28&gt; &lt;Decode_Stage_inst/register_file_inst_8_28&gt; &lt;Decode_Stage_inst/register_file_inst_24_28&gt; &lt;Decode_Stage_inst/register_file_inst_19_28&gt; &lt;Decode_Stage_inst/register_file_inst_23_28&gt; &lt;Decode_Stage_inst/register_file_inst_18_28&gt; &lt;Decode_Stage_inst/register_file_inst_7_28&gt; &lt;Decode_Stage_inst/register_file_inst_6_28&gt; &lt;Decode_Stage_inst/register_file_inst_22_28&gt; &lt;Decode_Stage_inst/register_file_inst_17_28&gt; &lt;Decode_Stage_inst/register_file_inst_5_28&gt; &lt;Decode_Stage_inst/register_file_inst_21_28&gt; &lt;Decode_Stage_inst/register_file_inst_4_28&gt; &lt;Decode_Stage_inst/register_file_inst_20_28&gt; &lt;Decode_Stage_inst/register_file_inst_16_28&gt; &lt;Decode_Stage_inst/register_file_inst_15_28&gt; &lt;Decode_Stage_inst/register_file_inst_13_28&gt; &lt;Decode_Stage_inst/register_file_inst_14_28&gt; &lt;Decode_Stage_inst/register_file_inst_11_28&gt; &lt;Decode_Stage_inst/register_file_inst_10_28&gt; &lt;Decode_Stage_inst/register_file_inst_12_28&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_4&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_4&gt; &lt;Decode_Stage_inst/register_file_inst_26_4&gt; &lt;Decode_Stage_inst/register_file_inst_27_4&gt; &lt;Decode_Stage_inst/register_file_inst_9_4&gt; &lt;Decode_Stage_inst/register_file_inst_25_4&gt; &lt;Decode_Stage_inst/register_file_inst_8_4&gt; &lt;Decode_Stage_inst/register_file_inst_24_4&gt; &lt;Decode_Stage_inst/register_file_inst_19_4&gt; &lt;Decode_Stage_inst/register_file_inst_23_4&gt; &lt;Decode_Stage_inst/register_file_inst_18_4&gt; &lt;Decode_Stage_inst/register_file_inst_7_4&gt; &lt;Decode_Stage_inst/register_file_inst_6_4&gt; &lt;Decode_Stage_inst/register_file_inst_22_4&gt; &lt;Decode_Stage_inst/register_file_inst_17_4&gt; &lt;Decode_Stage_inst/register_file_inst_5_4&gt; &lt;Decode_Stage_inst/register_file_inst_21_4&gt; &lt;Decode_Stage_inst/register_file_inst_4_4&gt; &lt;Decode_Stage_inst/register_file_inst_20_4&gt; &lt;Decode_Stage_inst/register_file_inst_16_4&gt; &lt;Decode_Stage_inst/register_file_inst_15_4&gt; &lt;Decode_Stage_inst/register_file_inst_13_4&gt; &lt;Decode_Stage_inst/register_file_inst_14_4&gt; &lt;Decode_Stage_inst/register_file_inst_11_4&gt; &lt;Decode_Stage_inst/register_file_inst_10_4&gt; &lt;Decode_Stage_inst/register_file_inst_12_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_29</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_29&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_29&gt; &lt;Decode_Stage_inst/register_file_inst_26_29&gt; &lt;Decode_Stage_inst/register_file_inst_27_29&gt; &lt;Decode_Stage_inst/register_file_inst_9_29&gt; &lt;Decode_Stage_inst/register_file_inst_25_29&gt; &lt;Decode_Stage_inst/register_file_inst_8_29&gt; &lt;Decode_Stage_inst/register_file_inst_24_29&gt; &lt;Decode_Stage_inst/register_file_inst_19_29&gt; &lt;Decode_Stage_inst/register_file_inst_23_29&gt; &lt;Decode_Stage_inst/register_file_inst_18_29&gt; &lt;Decode_Stage_inst/register_file_inst_7_29&gt; &lt;Decode_Stage_inst/register_file_inst_6_29&gt; &lt;Decode_Stage_inst/register_file_inst_22_29&gt; &lt;Decode_Stage_inst/register_file_inst_17_29&gt; &lt;Decode_Stage_inst/register_file_inst_5_29&gt; &lt;Decode_Stage_inst/register_file_inst_21_29&gt; &lt;Decode_Stage_inst/register_file_inst_4_29&gt; &lt;Decode_Stage_inst/register_file_inst_20_29&gt; &lt;Decode_Stage_inst/register_file_inst_16_29&gt; &lt;Decode_Stage_inst/register_file_inst_15_29&gt; &lt;Decode_Stage_inst/register_file_inst_13_29&gt; &lt;Decode_Stage_inst/register_file_inst_14_29&gt; &lt;Decode_Stage_inst/register_file_inst_11_29&gt; &lt;Decode_Stage_inst/register_file_inst_10_29&gt; &lt;Decode_Stage_inst/register_file_inst_12_29&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_5&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_5&gt; &lt;Decode_Stage_inst/register_file_inst_26_5&gt; &lt;Decode_Stage_inst/register_file_inst_27_5&gt; &lt;Decode_Stage_inst/register_file_inst_9_5&gt; &lt;Decode_Stage_inst/register_file_inst_25_5&gt; &lt;Decode_Stage_inst/register_file_inst_8_5&gt; &lt;Decode_Stage_inst/register_file_inst_24_5&gt; &lt;Decode_Stage_inst/register_file_inst_19_5&gt; &lt;Decode_Stage_inst/register_file_inst_23_5&gt; &lt;Decode_Stage_inst/register_file_inst_18_5&gt; &lt;Decode_Stage_inst/register_file_inst_7_5&gt; &lt;Decode_Stage_inst/register_file_inst_6_5&gt; &lt;Decode_Stage_inst/register_file_inst_22_5&gt; &lt;Decode_Stage_inst/register_file_inst_17_5&gt; &lt;Decode_Stage_inst/register_file_inst_5_5&gt; &lt;Decode_Stage_inst/register_file_inst_21_5&gt; &lt;Decode_Stage_inst/register_file_inst_4_5&gt; &lt;Decode_Stage_inst/register_file_inst_20_5&gt; &lt;Decode_Stage_inst/register_file_inst_16_5&gt; &lt;Decode_Stage_inst/register_file_inst_15_5&gt; &lt;Decode_Stage_inst/register_file_inst_13_5&gt; &lt;Decode_Stage_inst/register_file_inst_14_5&gt; &lt;Decode_Stage_inst/register_file_inst_11_5&gt; &lt;Decode_Stage_inst/register_file_inst_10_5&gt; &lt;Decode_Stage_inst/register_file_inst_12_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_10&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_10&gt; &lt;Decode_Stage_inst/register_file_inst_26_10&gt; &lt;Decode_Stage_inst/register_file_inst_27_10&gt; &lt;Decode_Stage_inst/register_file_inst_9_10&gt; &lt;Decode_Stage_inst/register_file_inst_25_10&gt; &lt;Decode_Stage_inst/register_file_inst_8_10&gt; &lt;Decode_Stage_inst/register_file_inst_24_10&gt; &lt;Decode_Stage_inst/register_file_inst_19_10&gt; &lt;Decode_Stage_inst/register_file_inst_23_10&gt; &lt;Decode_Stage_inst/register_file_inst_18_10&gt; &lt;Decode_Stage_inst/register_file_inst_7_10&gt; &lt;Decode_Stage_inst/register_file_inst_6_10&gt; &lt;Decode_Stage_inst/register_file_inst_22_10&gt; &lt;Decode_Stage_inst/register_file_inst_17_10&gt; &lt;Decode_Stage_inst/register_file_inst_5_10&gt; &lt;Decode_Stage_inst/register_file_inst_21_10&gt; &lt;Decode_Stage_inst/register_file_inst_4_10&gt; &lt;Decode_Stage_inst/register_file_inst_20_10&gt; &lt;Decode_Stage_inst/register_file_inst_16_10&gt; &lt;Decode_Stage_inst/register_file_inst_15_10&gt; &lt;Decode_Stage_inst/register_file_inst_13_10&gt; &lt;Decode_Stage_inst/register_file_inst_14_10&gt; &lt;Decode_Stage_inst/register_file_inst_11_10&gt; &lt;Decode_Stage_inst/register_file_inst_10_10&gt; &lt;Decode_Stage_inst/register_file_inst_12_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="unknown" >The FF/Latch &lt;<arg fmt="%s" index="1">Decode_Stage_inst/fp_register_file_inst_27_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">47 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;Decode_Stage_inst/fp_register_file_inst_26_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_25_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_23_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_22_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_24_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_21_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_20_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_19_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_18_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_17_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_16_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_14_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_13_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_15_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_12_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_11_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_10_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_9_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_8_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_7_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_5_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_4_6&gt; &lt;Decode_Stage_inst/fp_register_file_inst_6_6&gt; &lt;Decode_Stage_inst/register_file_inst_26_6&gt; &lt;Decode_Stage_inst/register_file_inst_27_6&gt; &lt;Decode_Stage_inst/register_file_inst_9_6&gt; &lt;Decode_Stage_inst/register_file_inst_25_6&gt; &lt;Decode_Stage_inst/register_file_inst_8_6&gt; &lt;Decode_Stage_inst/register_file_inst_24_6&gt; &lt;Decode_Stage_inst/register_file_inst_19_6&gt; &lt;Decode_Stage_inst/register_file_inst_23_6&gt; &lt;Decode_Stage_inst/register_file_inst_18_6&gt; &lt;Decode_Stage_inst/register_file_inst_7_6&gt; &lt;Decode_Stage_inst/register_file_inst_6_6&gt; &lt;Decode_Stage_inst/register_file_inst_22_6&gt; &lt;Decode_Stage_inst/register_file_inst_17_6&gt; &lt;Decode_Stage_inst/register_file_inst_5_6&gt; &lt;Decode_Stage_inst/register_file_inst_21_6&gt; &lt;Decode_Stage_inst/register_file_inst_4_6&gt; &lt;Decode_Stage_inst/register_file_inst_20_6&gt; &lt;Decode_Stage_inst/register_file_inst_16_6&gt; &lt;Decode_Stage_inst/register_file_inst_15_6&gt; &lt;Decode_Stage_inst/register_file_inst_13_6&gt; &lt;Decode_Stage_inst/register_file_inst_14_6&gt; &lt;Decode_Stage_inst/register_file_inst_11_6&gt; &lt;Decode_Stage_inst/register_file_inst_10_6&gt; &lt;Decode_Stage_inst/register_file_inst_12_6&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_8</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_16</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_24</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_9</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_17</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_25</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_18</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_10</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_26</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_19</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_11</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_27</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_20</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_12</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_28</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_21</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_13</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_29</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_22</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_14</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_30</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_23</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_15</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_31</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_0</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_1</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_2</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_3</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_4</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_5</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_6</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1898" delta="unknown" >Due to constant pushing, FF/Latch &lt;<arg fmt="%s" index="1">Memory_Stage_inst/memory_data_register_buffer_7</arg>&gt; is unconnected in block &lt;<arg fmt="%s" index="2">DLXPipelined</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1336" delta="unknown" > (*) More than 100% of Device resources are used
</msg>

</messages>

