# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:16 on May 27,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 01:10:17 on May 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 01:10:17 on May 27,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
# End time: 01:14:58 on May 27,2022, Elapsed time: 0:04:41
# Errors: 0, Warnings: 0
