// Seed: 3669047547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  timeunit 1ps;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    output supply1 id_10,
    output tri id_11,
    input wire id_12
);
  specify
    if (id_1) (negedge id_14 => (id_15 +: 1)) = ('d0, 1);
    (id_16 => id_17) = 1;
  endspecify
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17
  );
endmodule
