#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_029c5a78 .scope module, "DECODE" "DECODE" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Opcode"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "phase"
    .port_info 4 /OUTPUT 8 "Control"
o02a4ef9c .functor BUFZ 1, C4<z>; HiZ drive
v02a39e50_0 .net "C", 0 0, o02a4ef9c;  0 drivers
v02a396c0_0 .var "Control", 7 0;
o02a4efcc .functor BUFZ 4, C4<zzzz>; HiZ drive
v02a39b90_0 .net "Opcode", 3 0, o02a4efcc;  0 drivers
v02a39718_0 .net "data", 6 0, L_02a8ec38;  1 drivers
o02a4effc .functor BUFZ 1, C4<z>; HiZ drive
v02a39f00_0 .net "phase", 0 0, o02a4effc;  0 drivers
o02a4f014 .functor BUFZ 1, C4<z>; HiZ drive
v02a39770_0 .net "zero", 0 0, o02a4f014;  0 drivers
E_02a3d9c8 .event edge, v02a39718_0;
L_02a8ec38 .concat [ 1 1 1 4], o02a4effc, o02a4f014, o02a4ef9c, o02a4efcc;
S_01163800 .scope module, "ICESTORM_LC" "ICESTORM_LC" 3 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_011638d0 .param/l "ASYNC_SR" 0 3 678, C4<0>;
P_011638f0 .param/l "CARRY_ENABLE" 0 3 675, C4<0>;
P_01163910 .param/l "DFF_ENABLE" 0 3 676, C4<0>;
P_01163930 .param/l "LUT_INIT" 0 3 672, C4<0000000000000000>;
P_01163950 .param/l "NEG_CLK" 0 3 674, C4<0>;
P_01163970 .param/l "SET_NORESET" 0 3 677, C4<0>;
L_02a920e0 .functor BUFZ 1, L_02a8f478, C4<0>, C4<0>, C4<0>;
o02a4f0d4 .functor BUFZ 1, C4<z>; HiZ drive
L_02a929a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_02a91e10 .functor XOR 1, o02a4f0d4, L_02a929a0, C4<0>, C4<0>;
L_02a92098 .functor BUFZ 1, L_02a8f478, C4<0>, C4<0>, C4<0>;
o02a4f0a4 .functor BUFZ 1, C4<z>; HiZ drive
v02a3a3d0_0 .net "CEN", 0 0, o02a4f0a4;  0 drivers
o02a4f0bc .functor BUFZ 1, C4<z>; HiZ drive
v02a3a530_0 .net "CIN", 0 0, o02a4f0bc;  0 drivers
v02a3a588_0 .net "CLK", 0 0, o02a4f0d4;  0 drivers
L_02a92928 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v02a3a320_0 .net "COUT", 0 0, L_02a92928;  1 drivers
o02a4f104 .functor BUFZ 1, C4<z>; HiZ drive
v02a3a5e0_0 .net "I0", 0 0, o02a4f104;  0 drivers
o02a4f11c .functor BUFZ 1, C4<z>; HiZ drive
v02a3a378_0 .net "I1", 0 0, o02a4f11c;  0 drivers
o02a4f134 .functor BUFZ 1, C4<z>; HiZ drive
v02a3a428_0 .net "I2", 0 0, o02a4f134;  0 drivers
o02a4f14c .functor BUFZ 1, C4<z>; HiZ drive
v02a3a480_0 .net "I3", 0 0, o02a4f14c;  0 drivers
v02a3a2c8_0 .net "LO", 0 0, L_02a920e0;  1 drivers
v02a3a4d8_0 .net "O", 0 0, L_02a92098;  1 drivers
o02a4f194 .functor BUFZ 1, C4<z>; HiZ drive
v02a3a270_0 .net "SR", 0 0, o02a4f194;  0 drivers
v02a3a638_0 .net *"_s11", 3 0, L_02a8e4a8;  1 drivers
v02a3a1c0_0 .net *"_s15", 1 0, L_02a8e500;  1 drivers
v02a3a218_0 .net *"_s17", 1 0, L_02a8e5b0;  1 drivers
L_02a92950 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v02a0e2c8_0 .net/2u *"_s2", 7 0, L_02a92950;  1 drivers
v02a0e1c0_0 .net *"_s21", 0 0, L_02a8e818;  1 drivers
v02a0e320_0 .net *"_s23", 0 0, L_02a8f790;  1 drivers
v02a0dfb0_0 .net/2u *"_s28", 0 0, L_02a929a0;  1 drivers
L_02a92978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v02a03080_0 .net/2u *"_s4", 7 0, L_02a92978;  1 drivers
v02a7ff20_0 .net *"_s9", 3 0, L_02a8edf0;  1 drivers
v02a7fd68_0 .net "lut_o", 0 0, L_02a8f478;  1 drivers
v02a7fcb8_0 .net "lut_s1", 1 0, L_02a8e7c0;  1 drivers
v02a801e0_0 .net "lut_s2", 3 0, L_02a8ee48;  1 drivers
v02a7fbb0_0 .net "lut_s3", 7 0, L_02a8ed98;  1 drivers
v02a7fc08_0 .var "o_reg", 0 0;
v02a7ff78_0 .net "polarized_clk", 0 0, L_02a91e10;  1 drivers
E_02a3d748 .event posedge, v02a3a270_0, v02a7ff78_0;
E_02a3d6a8 .event posedge, v02a7ff78_0;
L_02a8ed98 .functor MUXZ 8, L_02a92978, L_02a92950, o02a4f14c, C4<>;
L_02a8edf0 .part L_02a8ed98, 4, 4;
L_02a8e4a8 .part L_02a8ed98, 0, 4;
L_02a8ee48 .functor MUXZ 4, L_02a8e4a8, L_02a8edf0, o02a4f134, C4<>;
L_02a8e500 .part L_02a8ee48, 2, 2;
L_02a8e5b0 .part L_02a8ee48, 0, 2;
L_02a8e7c0 .functor MUXZ 2, L_02a8e5b0, L_02a8e500, o02a4f11c, C4<>;
L_02a8e818 .part L_02a8e7c0, 1, 1;
L_02a8f790 .part L_02a8e7c0, 0, 1;
L_02a8f478 .functor MUXZ 1, L_02a8f790, L_02a8e818, o02a4f104, C4<>;
S_0294b2d8 .scope module, "SB_CARRY" "SB_CARRY" 3 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o02a4f44c .functor BUFZ 1, C4<z>; HiZ drive
o02a4f464 .functor BUFZ 1, C4<z>; HiZ drive
L_02a91e58 .functor AND 1, o02a4f44c, o02a4f464, C4<1>, C4<1>;
L_02a92170 .functor OR 1, o02a4f44c, o02a4f464, C4<0>, C4<0>;
o02a4f41c .functor BUFZ 1, C4<z>; HiZ drive
L_02a91a20 .functor AND 1, L_02a92170, o02a4f41c, C4<1>, C4<1>;
L_02a91ea0 .functor OR 1, L_02a91e58, L_02a91a20, C4<0>, C4<0>;
v02a7fec8_0 .net "CI", 0 0, o02a4f41c;  0 drivers
v02a80028_0 .net "CO", 0 0, L_02a91ea0;  1 drivers
v02a7fdc0_0 .net "I0", 0 0, o02a4f44c;  0 drivers
v02a80398_0 .net "I1", 0 0, o02a4f464;  0 drivers
v02a803f0_0 .net *"_s0", 0 0, L_02a91e58;  1 drivers
v02a7fe18_0 .net *"_s2", 0 0, L_02a92170;  1 drivers
v02a80130_0 .net *"_s4", 0 0, L_02a91a20;  1 drivers
S_0294b3a8 .scope module, "SB_DFF" "SB_DFF" 3 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o02a4f524 .functor BUFZ 1, C4<z>; HiZ drive
v02a804f8_0 .net "C", 0 0, o02a4f524;  0 drivers
o02a4f53c .functor BUFZ 1, C4<z>; HiZ drive
v02a80080_0 .net "D", 0 0, o02a4f53c;  0 drivers
v02a7ffd0_0 .var "Q", 0 0;
E_02a3d9f0 .event posedge, v02a804f8_0;
S_0294bcd0 .scope module, "SB_DFFE" "SB_DFFE" 3 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o02a4f5b4 .functor BUFZ 1, C4<z>; HiZ drive
v02a7fe70_0 .net "C", 0 0, o02a4f5b4;  0 drivers
o02a4f5cc .functor BUFZ 1, C4<z>; HiZ drive
v02a800d8_0 .net "D", 0 0, o02a4f5cc;  0 drivers
o02a4f5e4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80550_0 .net "E", 0 0, o02a4f5e4;  0 drivers
v02a80290_0 .var "Q", 0 0;
E_02a3da90 .event posedge, v02a7fe70_0;
S_0294bda0 .scope module, "SB_DFFER" "SB_DFFER" 3 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o02a4f674 .functor BUFZ 1, C4<z>; HiZ drive
v02a7fb00_0 .net "C", 0 0, o02a4f674;  0 drivers
o02a4f68c .functor BUFZ 1, C4<z>; HiZ drive
v02a80448_0 .net "D", 0 0, o02a4f68c;  0 drivers
o02a4f6a4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80188_0 .net "E", 0 0, o02a4f6a4;  0 drivers
v02a805a8_0 .var "Q", 0 0;
o02a4f6d4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80238_0 .net "R", 0 0, o02a4f6d4;  0 drivers
E_02a3d6d0 .event posedge, v02a80238_0, v02a7fb00_0;
S_0294a8e0 .scope module, "SB_DFFES" "SB_DFFES" 3 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o02a4f764 .functor BUFZ 1, C4<z>; HiZ drive
v02a80340_0 .net "C", 0 0, o02a4f764;  0 drivers
o02a4f77c .functor BUFZ 1, C4<z>; HiZ drive
v02a7fb58_0 .net "D", 0 0, o02a4f77c;  0 drivers
o02a4f794 .functor BUFZ 1, C4<z>; HiZ drive
v02a802e8_0 .net "E", 0 0, o02a4f794;  0 drivers
v02a804a0_0 .var "Q", 0 0;
o02a4f7c4 .functor BUFZ 1, C4<z>; HiZ drive
v02a7fc60_0 .net "S", 0 0, o02a4f7c4;  0 drivers
E_02a3d798 .event posedge, v02a7fc60_0, v02a80340_0;
S_0294a9b0 .scope module, "SB_DFFESR" "SB_DFFESR" 3 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o02a4f854 .functor BUFZ 1, C4<z>; HiZ drive
v02a7fd10_0 .net "C", 0 0, o02a4f854;  0 drivers
o02a4f86c .functor BUFZ 1, C4<z>; HiZ drive
v02a80c88_0 .net "D", 0 0, o02a4f86c;  0 drivers
o02a4f884 .functor BUFZ 1, C4<z>; HiZ drive
v02a80e98_0 .net "E", 0 0, o02a4f884;  0 drivers
v02a80b80_0 .var "Q", 0 0;
o02a4f8b4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80868_0 .net "R", 0 0, o02a4f8b4;  0 drivers
E_02a3d6f8 .event posedge, v02a7fd10_0;
S_029522e8 .scope module, "SB_DFFESS" "SB_DFFESS" 3 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o02a4f944 .functor BUFZ 1, C4<z>; HiZ drive
v02a809c8_0 .net "C", 0 0, o02a4f944;  0 drivers
o02a4f95c .functor BUFZ 1, C4<z>; HiZ drive
v02a808c0_0 .net "D", 0 0, o02a4f95c;  0 drivers
o02a4f974 .functor BUFZ 1, C4<z>; HiZ drive
v02a80d90_0 .net "E", 0 0, o02a4f974;  0 drivers
v02a80708_0 .var "Q", 0 0;
o02a4f9a4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80ce0_0 .net "S", 0 0, o02a4f9a4;  0 drivers
E_02a3d8d8 .event posedge, v02a809c8_0;
S_029523b8 .scope module, "SB_DFFN" "SB_DFFN" 3 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o02a4fa34 .functor BUFZ 1, C4<z>; HiZ drive
v02a80de8_0 .net "C", 0 0, o02a4fa34;  0 drivers
o02a4fa4c .functor BUFZ 1, C4<z>; HiZ drive
v02a80760_0 .net "D", 0 0, o02a4fa4c;  0 drivers
v02a80c30_0 .var "Q", 0 0;
E_02a3d888 .event negedge, v02a80de8_0;
S_029518f0 .scope module, "SB_DFFNE" "SB_DFFNE" 3 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o02a4fac4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80a20_0 .net "C", 0 0, o02a4fac4;  0 drivers
o02a4fadc .functor BUFZ 1, C4<z>; HiZ drive
v02a80d38_0 .net "D", 0 0, o02a4fadc;  0 drivers
o02a4faf4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80e40_0 .net "E", 0 0, o02a4faf4;  0 drivers
v02a80a78_0 .var "Q", 0 0;
E_02a3d950 .event negedge, v02a80a20_0;
S_029519c0 .scope module, "SB_DFFNER" "SB_DFFNER" 3 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o02a4fb84 .functor BUFZ 1, C4<z>; HiZ drive
v02a80ef0_0 .net "C", 0 0, o02a4fb84;  0 drivers
o02a4fb9c .functor BUFZ 1, C4<z>; HiZ drive
v02a807b8_0 .net "D", 0 0, o02a4fb9c;  0 drivers
o02a4fbb4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80810_0 .net "E", 0 0, o02a4fbb4;  0 drivers
v02a80b28_0 .var "Q", 0 0;
o02a4fbe4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80918_0 .net "R", 0 0, o02a4fbe4;  0 drivers
E_02a3dd60/0 .event negedge, v02a80ef0_0;
E_02a3dd60/1 .event posedge, v02a80918_0;
E_02a3dd60 .event/or E_02a3dd60/0, E_02a3dd60/1;
S_0294fbe8 .scope module, "SB_DFFNES" "SB_DFFNES" 3 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o02a4fc74 .functor BUFZ 1, C4<z>; HiZ drive
v02a80f48_0 .net "C", 0 0, o02a4fc74;  0 drivers
o02a4fc8c .functor BUFZ 1, C4<z>; HiZ drive
v02a80970_0 .net "D", 0 0, o02a4fc8c;  0 drivers
o02a4fca4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80ad0_0 .net "E", 0 0, o02a4fca4;  0 drivers
v02a80600_0 .var "Q", 0 0;
o02a4fcd4 .functor BUFZ 1, C4<z>; HiZ drive
v02a80bd8_0 .net "S", 0 0, o02a4fcd4;  0 drivers
E_02a3dec8/0 .event negedge, v02a80f48_0;
E_02a3dec8/1 .event posedge, v02a80bd8_0;
E_02a3dec8 .event/or E_02a3dec8/0, E_02a3dec8/1;
S_0294fcb8 .scope module, "SB_DFFNESR" "SB_DFFNESR" 3 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o02a4fd64 .functor BUFZ 1, C4<z>; HiZ drive
v02a80658_0 .net "C", 0 0, o02a4fd64;  0 drivers
o02a4fd7c .functor BUFZ 1, C4<z>; HiZ drive
v02a806b0_0 .net "D", 0 0, o02a4fd7c;  0 drivers
o02a4fd94 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f7e8_0 .net "E", 0 0, o02a4fd94;  0 drivers
v02a7f2c0_0 .var "Q", 0 0;
o02a4fdc4 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f1b8_0 .net "R", 0 0, o02a4fdc4;  0 drivers
E_02a3ddd8 .event negedge, v02a80658_0;
S_0294cad0 .scope module, "SB_DFFNESS" "SB_DFFNESS" 3 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o02a4fe54 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f000_0 .net "C", 0 0, o02a4fe54;  0 drivers
o02a4fe6c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f058_0 .net "D", 0 0, o02a4fe6c;  0 drivers
o02a4fe84 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f478_0 .net "E", 0 0, o02a4fe84;  0 drivers
v02a7f6e0_0 .var "Q", 0 0;
o02a4feb4 .functor BUFZ 1, C4<z>; HiZ drive
v02a7faa8_0 .net "S", 0 0, o02a4feb4;  0 drivers
E_02a3de00 .event negedge, v02a7f000_0;
S_0294cba0 .scope module, "SB_DFFNR" "SB_DFFNR" 3 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o02a4ff44 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f840_0 .net "C", 0 0, o02a4ff44;  0 drivers
o02a4ff5c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f9f8_0 .net "D", 0 0, o02a4ff5c;  0 drivers
v02a7f738_0 .var "Q", 0 0;
o02a4ff8c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f318_0 .net "R", 0 0, o02a4ff8c;  0 drivers
E_02a3df18/0 .event negedge, v02a7f840_0;
E_02a3df18/1 .event posedge, v02a7f318_0;
E_02a3df18 .event/or E_02a3df18/0, E_02a3df18/1;
S_029506f8 .scope module, "SB_DFFNS" "SB_DFFNS" 3 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o02a50004 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f0b0_0 .net "C", 0 0, o02a50004;  0 drivers
o02a5001c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f108_0 .net "D", 0 0, o02a5001c;  0 drivers
v02a7f268_0 .var "Q", 0 0;
o02a5004c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f160_0 .net "S", 0 0, o02a5004c;  0 drivers
E_02a3dd38/0 .event negedge, v02a7f0b0_0;
E_02a3dd38/1 .event posedge, v02a7f160_0;
E_02a3dd38 .event/or E_02a3dd38/0, E_02a3dd38/1;
S_02953df0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 3 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o02a500c4 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f898_0 .net "C", 0 0, o02a500c4;  0 drivers
o02a500dc .functor BUFZ 1, C4<z>; HiZ drive
v02a7f4d0_0 .net "D", 0 0, o02a500dc;  0 drivers
v02a7f8f0_0 .var "Q", 0 0;
o02a5010c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f9a0_0 .net "R", 0 0, o02a5010c;  0 drivers
E_02a3dc48 .event negedge, v02a7f898_0;
S_029543a0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 3 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o02a50184 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f948_0 .net "C", 0 0, o02a50184;  0 drivers
o02a5019c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f210_0 .net "D", 0 0, o02a5019c;  0 drivers
v02a7fa50_0 .var "Q", 0 0;
o02a501cc .functor BUFZ 1, C4<z>; HiZ drive
v02a7f370_0 .net "S", 0 0, o02a501cc;  0 drivers
E_02a3dbd0 .event negedge, v02a7f948_0;
S_029546e0 .scope module, "SB_DFFR" "SB_DFFR" 3 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o02a50244 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f790_0 .net "C", 0 0, o02a50244;  0 drivers
o02a5025c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f3c8_0 .net "D", 0 0, o02a5025c;  0 drivers
v02a7f420_0 .var "Q", 0 0;
o02a5028c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f528_0 .net "R", 0 0, o02a5028c;  0 drivers
E_02a3dcc0 .event posedge, v02a7f528_0, v02a7f790_0;
S_02954060 .scope module, "SB_DFFS" "SB_DFFS" 3 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o02a50304 .functor BUFZ 1, C4<z>; HiZ drive
v02a7f580_0 .net "C", 0 0, o02a50304;  0 drivers
o02a5031c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f5d8_0 .net "D", 0 0, o02a5031c;  0 drivers
v02a7f630_0 .var "Q", 0 0;
o02a5034c .functor BUFZ 1, C4<z>; HiZ drive
v02a7f688_0 .net "S", 0 0, o02a5034c;  0 drivers
E_02a3db30 .event posedge, v02a7f688_0, v02a7f580_0;
S_02953ec0 .scope module, "SB_DFFSR" "SB_DFFSR" 3 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o02a503c4 .functor BUFZ 1, C4<z>; HiZ drive
v02a81ab0_0 .net "C", 0 0, o02a503c4;  0 drivers
o02a503dc .functor BUFZ 1, C4<z>; HiZ drive
v02a81110_0 .net "D", 0 0, o02a503dc;  0 drivers
v02a81320_0 .var "Q", 0 0;
o02a5040c .functor BUFZ 1, C4<z>; HiZ drive
v02a81218_0 .net "R", 0 0, o02a5040c;  0 drivers
E_02a3de28 .event posedge, v02a81ab0_0;
S_02954200 .scope module, "SB_DFFSS" "SB_DFFSS" 3 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o02a50484 .functor BUFZ 1, C4<z>; HiZ drive
v02a812c8_0 .net "C", 0 0, o02a50484;  0 drivers
o02a5049c .functor BUFZ 1, C4<z>; HiZ drive
v02a818f8_0 .net "D", 0 0, o02a5049c;  0 drivers
v02a81168_0 .var "Q", 0 0;
o02a504cc .functor BUFZ 1, C4<z>; HiZ drive
v02a81530_0 .net "S", 0 0, o02a504cc;  0 drivers
E_02a3dce8 .event posedge, v02a812c8_0;
S_029542d0 .scope module, "SB_GB" "SB_GB" 3 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o02a5055c .functor BUFZ 1, C4<z>; HiZ drive
L_02a91cf0 .functor BUFZ 1, o02a5055c, C4<0>, C4<0>, C4<0>;
v02a81428_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_02a91cf0;  1 drivers
v02a81378_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o02a5055c;  0 drivers
S_02954540 .scope module, "SB_GB_IO" "SB_GB_IO" 3 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_02a3bb80 .param/str "IO_STANDARD" 0 3 89, "SB_LVCMOS";
P_02a3bba0 .param/l "NEG_TRIGGER" 0 3 88, C4<0>;
P_02a3bbc0 .param/l "PIN_TYPE" 0 3 86, C4<000000>;
P_02a3bbe0 .param/l "PULLUP" 0 3 87, C4<0>;
o02a5067c .functor BUFZ 1, C4<z>; HiZ drive
L_02a91d38 .functor BUFZ 1, o02a5067c, C4<0>, C4<0>, C4<0>;
o02a505a4 .functor BUFZ 1, C4<z>; HiZ drive
v02a81008_0 .net "CLOCK_ENABLE", 0 0, o02a505a4;  0 drivers
v02a810b8_0 .net "D_IN_0", 0 0, L_02a92128;  1 drivers
v02a81fd8_0 .net "D_IN_1", 0 0, L_02a921b8;  1 drivers
o02a505ec .functor BUFZ 1, C4<z>; HiZ drive
v02a825b0_0 .net "D_OUT_0", 0 0, o02a505ec;  0 drivers
o02a50604 .functor BUFZ 1, C4<z>; HiZ drive
v02a81f28_0 .net "D_OUT_1", 0 0, o02a50604;  0 drivers
v02a82240_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_02a91d38;  1 drivers
o02a5061c .functor BUFZ 1, C4<z>; HiZ drive
v02a81dc8_0 .net "INPUT_CLK", 0 0, o02a5061c;  0 drivers
o02a50634 .functor BUFZ 1, C4<z>; HiZ drive
v02a82558_0 .net "LATCH_INPUT_VALUE", 0 0, o02a50634;  0 drivers
o02a5064c .functor BUFZ 1, C4<z>; HiZ drive
v02a81e20_0 .net "OUTPUT_CLK", 0 0, o02a5064c;  0 drivers
o02a50664 .functor BUFZ 1, C4<z>; HiZ drive
v02a82348_0 .net "OUTPUT_ENABLE", 0 0, o02a50664;  0 drivers
v02a81d70_0 .net "PACKAGE_PIN", 0 0, o02a5067c;  0 drivers
S_02a84468 .scope module, "IO" "SB_IO" 3 98, 3 7 0, S_02954540;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_02a3ba70 .param/str "IO_STANDARD" 0 3 22, "SB_LVCMOS";
P_02a3ba90 .param/l "NEG_TRIGGER" 0 3 21, C4<0>;
P_02a3bab0 .param/l "PIN_TYPE" 0 3 19, C4<000000>;
P_02a3bad0 .param/l "PULLUP" 0 3 20, C4<0>;
L_02a92128 .functor BUFZ 1, v02a81588_0, C4<0>, C4<0>, C4<0>;
L_02a921b8 .functor BUFZ 1, v02a81480_0, C4<0>, C4<0>, C4<0>;
v02a81638_0 .net "CLOCK_ENABLE", 0 0, o02a505a4;  alias, 0 drivers
v02a81798_0 .net "D_IN_0", 0 0, L_02a92128;  alias, 1 drivers
v02a811c0_0 .net "D_IN_1", 0 0, L_02a921b8;  alias, 1 drivers
v02a815e0_0 .net "D_OUT_0", 0 0, o02a505ec;  alias, 0 drivers
v02a81a00_0 .net "D_OUT_1", 0 0, o02a50604;  alias, 0 drivers
v02a81690_0 .net "INPUT_CLK", 0 0, o02a5061c;  alias, 0 drivers
v02a81270_0 .net "LATCH_INPUT_VALUE", 0 0, o02a50634;  alias, 0 drivers
v02a817f0_0 .net "OUTPUT_CLK", 0 0, o02a5064c;  alias, 0 drivers
v02a81950_0 .net "OUTPUT_ENABLE", 0 0, o02a50664;  alias, 0 drivers
v02a813d0_0 .net "PACKAGE_PIN", 0 0, o02a5067c;  alias, 0 drivers
v02a81588_0 .var "din_0", 0 0;
v02a81480_0 .var "din_1", 0 0;
v02a816e8_0 .var "din_q_0", 0 0;
v02a814d8_0 .var "din_q_1", 0 0;
v02a81740_0 .var "dout", 0 0;
v02a81060_0 .var "dout_q_0", 0 0;
v02a81848_0 .var "dout_q_1", 0 0;
v02a818a0_0 .var "outclk_delayed_1", 0 0;
v02a819a8_0 .var "outclk_delayed_2", 0 0;
v02a81a58_0 .var "outena_q", 0 0;
E_02a3dd88 .event edge, v02a819a8_0, v02a81060_0, v02a81848_0;
E_02a3def0 .event edge, v02a818a0_0;
E_02a3db80 .event edge, v02a817f0_0;
E_02a3dba8 .event edge, v02a81270_0, v02a816e8_0, v02a814d8_0;
S_02a83eb8 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_02a84468;
 .timescale 0 0;
E_02a3dea0 .event posedge, v02a817f0_0;
E_02a3de50 .event negedge, v02a817f0_0;
E_02a3dbf8 .event negedge, v02a81690_0;
E_02a3db08 .event posedge, v02a81690_0;
S_02954610 .scope module, "SB_LUT4" "SB_LUT4" 3 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_02a3d608 .param/l "LUT_INIT" 0 3 122, C4<0000000000000000>;
o02a50994 .functor BUFZ 1, C4<z>; HiZ drive
v02a81e78_0 .net "I0", 0 0, o02a50994;  0 drivers
o02a509ac .functor BUFZ 1, C4<z>; HiZ drive
v02a81d18_0 .net "I1", 0 0, o02a509ac;  0 drivers
o02a509c4 .functor BUFZ 1, C4<z>; HiZ drive
v02a823a0_0 .net "I2", 0 0, o02a509c4;  0 drivers
o02a509dc .functor BUFZ 1, C4<z>; HiZ drive
v02a823f8_0 .net "I3", 0 0, o02a509dc;  0 drivers
v02a81ed0_0 .net "O", 0 0, L_02a8f630;  1 drivers
L_02a929c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v02a81b08_0 .net/2u *"_s0", 7 0, L_02a929c8;  1 drivers
v02a81c10_0 .net *"_s13", 1 0, L_02a8f108;  1 drivers
v02a81f80_0 .net *"_s15", 1 0, L_02a8f528;  1 drivers
v02a82030_0 .net *"_s19", 0 0, L_02a8f5d8;  1 drivers
L_02a929f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v02a82138_0 .net/2u *"_s2", 7 0, L_02a929f0;  1 drivers
v02a82088_0 .net *"_s21", 0 0, L_02a8f058;  1 drivers
v02a820e0_0 .net *"_s7", 3 0, L_02a8f4d0;  1 drivers
v02a82450_0 .net *"_s9", 3 0, L_02a8f688;  1 drivers
v02a81c68_0 .net "s1", 1 0, L_02a8f8f0;  1 drivers
v02a82190_0 .net "s2", 3 0, L_02a8f7e8;  1 drivers
v02a81b60_0 .net "s3", 7 0, L_02a8f0b0;  1 drivers
L_02a8f0b0 .functor MUXZ 8, L_02a929f0, L_02a929c8, o02a509dc, C4<>;
L_02a8f4d0 .part L_02a8f0b0, 4, 4;
L_02a8f688 .part L_02a8f0b0, 0, 4;
L_02a8f7e8 .functor MUXZ 4, L_02a8f688, L_02a8f4d0, o02a509c4, C4<>;
L_02a8f108 .part L_02a8f7e8, 2, 2;
L_02a8f528 .part L_02a8f7e8, 0, 2;
L_02a8f8f0 .functor MUXZ 2, L_02a8f528, L_02a8f108, o02a509ac, C4<>;
L_02a8f5d8 .part L_02a8f8f0, 1, 1;
L_02a8f058 .part L_02a8f8f0, 0, 1;
L_02a8f630 .functor MUXZ 1, L_02a8f058, L_02a8f5d8, o02a50994, C4<>;
S_02953f90 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 3 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0116ea80 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 3 823, "FIXED";
P_0116eaa0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 3 824, "FIXED";
P_0116eac0 .param/l "DIVF" 0 3 831, C4<0000000>;
P_0116eae0 .param/l "DIVQ" 0 3 832, C4<000>;
P_0116eb00 .param/l "DIVR" 0 3 830, C4<0000>;
P_0116eb20 .param/l "ENABLE_ICEGATE_PORTA" 0 3 834, C4<0>;
P_0116eb40 .param/l "ENABLE_ICEGATE_PORTB" 0 3 835, C4<0>;
P_0116eb60 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 3 837, +C4<00000000000000000000000000000001>;
P_0116eb80 .param/l "FDA_FEEDBACK" 0 3 826, C4<0000>;
P_0116eba0 .param/l "FDA_RELATIVE" 0 3 827, C4<0000>;
P_0116ebc0 .param/str "FEEDBACK_PATH" 0 3 822, "SIMPLE";
P_0116ebe0 .param/l "FILTER_RANGE" 0 3 833, C4<000>;
P_0116ec00 .param/str "PLLOUT_SELECT_PORTA" 0 3 828, "GENCLK";
P_0116ec20 .param/str "PLLOUT_SELECT_PORTB" 0 3 829, "GENCLK";
P_0116ec40 .param/l "SHIFTREG_DIV_MODE" 0 3 825, C4<0>;
P_0116ec60 .param/l "TEST_MODE" 0 3 836, C4<0>;
o02a50b8c .functor BUFZ 1, C4<z>; HiZ drive
v02a821e8_0 .net "BYPASS", 0 0, o02a50b8c;  0 drivers
o02a50ba4 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v02a82298_0 .net "DYNAMICDELAY", 7 0, o02a50ba4;  0 drivers
o02a50bbc .functor BUFZ 1, C4<z>; HiZ drive
v02a822f0_0 .net "EXTFEEDBACK", 0 0, o02a50bbc;  0 drivers
o02a50bd4 .functor BUFZ 1, C4<z>; HiZ drive
v02a81bb8_0 .net "LATCHINPUTVALUE", 0 0, o02a50bd4;  0 drivers
o02a50bec .functor BUFZ 1, C4<z>; HiZ drive
v02a81cc0_0 .net "LOCK", 0 0, o02a50bec;  0 drivers
o02a50c04 .functor BUFZ 1, C4<z>; HiZ drive
v02a824a8_0 .net "PLLOUTCOREA", 0 0, o02a50c04;  0 drivers
o02a50c1c .functor BUFZ 1, C4<z>; HiZ drive
v02a82500_0 .net "PLLOUTCOREB", 0 0, o02a50c1c;  0 drivers
o02a50c34 .functor BUFZ 1, C4<z>; HiZ drive
v02a829d0_0 .net "PLLOUTGLOBALA", 0 0, o02a50c34;  0 drivers
o02a50c4c .functor BUFZ 1, C4<z>; HiZ drive
v02a82c38_0 .net "PLLOUTGLOBALB", 0 0, o02a50c4c;  0 drivers
o02a50c64 .functor BUFZ 1, C4<z>; HiZ drive
v02a82a28_0 .net "REFERENCECLK", 0 0, o02a50c64;  0 drivers
o02a50c7c .functor BUFZ 1, C4<z>; HiZ drive
v02a82a80_0 .net "RESETB", 0 0, o02a50c7c;  0 drivers
o02a50c94 .functor BUFZ 1, C4<z>; HiZ drive
v02a82ef8_0 .net "SCLK", 0 0, o02a50c94;  0 drivers
o02a50cac .functor BUFZ 1, C4<z>; HiZ drive
v02a82ad8_0 .net "SDI", 0 0, o02a50cac;  0 drivers
o02a50cc4 .functor BUFZ 1, C4<z>; HiZ drive
v02a82b30_0 .net "SDO", 0 0, o02a50cc4;  0 drivers
S_02953d20 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 3 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_02945bf8 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 3 858, "FIXED";
P_02945c18 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 3 859, "FIXED";
P_02945c38 .param/l "DIVF" 0 3 866, C4<0000000>;
P_02945c58 .param/l "DIVQ" 0 3 867, C4<000>;
P_02945c78 .param/l "DIVR" 0 3 865, C4<0000>;
P_02945c98 .param/l "ENABLE_ICEGATE_PORTA" 0 3 869, C4<0>;
P_02945cb8 .param/l "ENABLE_ICEGATE_PORTB" 0 3 870, C4<0>;
P_02945cd8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 3 872, +C4<00000000000000000000000000000001>;
P_02945cf8 .param/l "FDA_FEEDBACK" 0 3 861, C4<0000>;
P_02945d18 .param/l "FDA_RELATIVE" 0 3 862, C4<0000>;
P_02945d38 .param/str "FEEDBACK_PATH" 0 3 857, "SIMPLE";
P_02945d58 .param/l "FILTER_RANGE" 0 3 868, C4<000>;
P_02945d78 .param/str "PLLOUT_SELECT_PORTA" 0 3 863, "GENCLK";
P_02945d98 .param/str "PLLOUT_SELECT_PORTB" 0 3 864, "GENCLK";
P_02945db8 .param/l "SHIFTREG_DIV_MODE" 0 3 860, C4<00>;
P_02945dd8 .param/l "TEST_MODE" 0 3 871, C4<0>;
o02a50e2c .functor BUFZ 1, C4<z>; HiZ drive
v02a82b88_0 .net "BYPASS", 0 0, o02a50e2c;  0 drivers
o02a50e44 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v02a82768_0 .net "DYNAMICDELAY", 7 0, o02a50e44;  0 drivers
o02a50e5c .functor BUFZ 1, C4<z>; HiZ drive
v02a82d40_0 .net "EXTFEEDBACK", 0 0, o02a50e5c;  0 drivers
o02a50e74 .functor BUFZ 1, C4<z>; HiZ drive
v02a82be0_0 .net "LATCHINPUTVALUE", 0 0, o02a50e74;  0 drivers
o02a50e8c .functor BUFZ 1, C4<z>; HiZ drive
v02a82c90_0 .net "LOCK", 0 0, o02a50e8c;  0 drivers
o02a50ea4 .functor BUFZ 1, C4<z>; HiZ drive
v02a827c0_0 .net "PACKAGEPIN", 0 0, o02a50ea4;  0 drivers
o02a50ebc .functor BUFZ 1, C4<z>; HiZ drive
v02a82e48_0 .net "PLLOUTCOREA", 0 0, o02a50ebc;  0 drivers
o02a50ed4 .functor BUFZ 1, C4<z>; HiZ drive
v02a82710_0 .net "PLLOUTCOREB", 0 0, o02a50ed4;  0 drivers
o02a50eec .functor BUFZ 1, C4<z>; HiZ drive
v02a82ea0_0 .net "PLLOUTGLOBALA", 0 0, o02a50eec;  0 drivers
o02a50f04 .functor BUFZ 1, C4<z>; HiZ drive
v02a82f50_0 .net "PLLOUTGLOBALB", 0 0, o02a50f04;  0 drivers
o02a50f1c .functor BUFZ 1, C4<z>; HiZ drive
v02a82ce8_0 .net "RESETB", 0 0, o02a50f1c;  0 drivers
o02a50f34 .functor BUFZ 1, C4<z>; HiZ drive
v02a82d98_0 .net "SCLK", 0 0, o02a50f34;  0 drivers
o02a50f4c .functor BUFZ 1, C4<z>; HiZ drive
v02a826b8_0 .net "SDI", 0 0, o02a50f4c;  0 drivers
o02a50f64 .functor BUFZ 1, C4<z>; HiZ drive
v02a82818_0 .net "SDO", 0 0, o02a50f64;  0 drivers
S_029539e0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 3 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0294e9f0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 3 789, "FIXED";
P_0294ea10 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 3 790, "FIXED";
P_0294ea30 .param/l "DIVF" 0 3 796, C4<0000000>;
P_0294ea50 .param/l "DIVQ" 0 3 797, C4<000>;
P_0294ea70 .param/l "DIVR" 0 3 795, C4<0000>;
P_0294ea90 .param/l "ENABLE_ICEGATE_PORTA" 0 3 799, C4<0>;
P_0294eab0 .param/l "ENABLE_ICEGATE_PORTB" 0 3 800, C4<0>;
P_0294ead0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 3 802, +C4<00000000000000000000000000000001>;
P_0294eaf0 .param/l "FDA_FEEDBACK" 0 3 792, C4<0000>;
P_0294eb10 .param/l "FDA_RELATIVE" 0 3 793, C4<0000>;
P_0294eb30 .param/str "FEEDBACK_PATH" 0 3 788, "SIMPLE";
P_0294eb50 .param/l "FILTER_RANGE" 0 3 798, C4<000>;
P_0294eb70 .param/str "PLLOUT_SELECT_PORTB" 0 3 794, "GENCLK";
P_0294eb90 .param/l "SHIFTREG_DIV_MODE" 0 3 791, C4<0>;
P_0294ebb0 .param/l "TEST_MODE" 0 3 801, C4<0>;
o02a510cc .functor BUFZ 1, C4<z>; HiZ drive
v02a82608_0 .net "BYPASS", 0 0, o02a510cc;  0 drivers
o02a510e4 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v02a82df0_0 .net "DYNAMICDELAY", 7 0, o02a510e4;  0 drivers
o02a510fc .functor BUFZ 1, C4<z>; HiZ drive
v02a82660_0 .net "EXTFEEDBACK", 0 0, o02a510fc;  0 drivers
o02a51114 .functor BUFZ 1, C4<z>; HiZ drive
v02a82870_0 .net "LATCHINPUTVALUE", 0 0, o02a51114;  0 drivers
o02a5112c .functor BUFZ 1, C4<z>; HiZ drive
v02a828c8_0 .net "LOCK", 0 0, o02a5112c;  0 drivers
o02a51144 .functor BUFZ 1, C4<z>; HiZ drive
v02a82920_0 .net "PACKAGEPIN", 0 0, o02a51144;  0 drivers
o02a5115c .functor BUFZ 1, C4<z>; HiZ drive
v02a82978_0 .net "PLLOUTCOREA", 0 0, o02a5115c;  0 drivers
o02a51174 .functor BUFZ 1, C4<z>; HiZ drive
v02a85ee8_0 .net "PLLOUTCOREB", 0 0, o02a51174;  0 drivers
o02a5118c .functor BUFZ 1, C4<z>; HiZ drive
v02a85e90_0 .net "PLLOUTGLOBALA", 0 0, o02a5118c;  0 drivers
o02a511a4 .functor BUFZ 1, C4<z>; HiZ drive
v02a85d30_0 .net "PLLOUTGLOBALB", 0 0, o02a511a4;  0 drivers
o02a511bc .functor BUFZ 1, C4<z>; HiZ drive
v02a86518_0 .net "RESETB", 0 0, o02a511bc;  0 drivers
o02a511d4 .functor BUFZ 1, C4<z>; HiZ drive
v02a85d88_0 .net "SCLK", 0 0, o02a511d4;  0 drivers
o02a511ec .functor BUFZ 1, C4<z>; HiZ drive
v02a85b78_0 .net "SDI", 0 0, o02a511ec;  0 drivers
o02a51204 .functor BUFZ 1, C4<z>; HiZ drive
v02a860a0_0 .net "SDO", 0 0, o02a51204;  0 drivers
S_02954130 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 3 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_02948ef8 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 3 725, "FIXED";
P_02948f18 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 3 726, "FIXED";
P_02948f38 .param/l "DIVF" 0 3 732, C4<0000000>;
P_02948f58 .param/l "DIVQ" 0 3 733, C4<000>;
P_02948f78 .param/l "DIVR" 0 3 731, C4<0000>;
P_02948f98 .param/l "ENABLE_ICEGATE" 0 3 735, C4<0>;
P_02948fb8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 3 737, +C4<00000000000000000000000000000001>;
P_02948fd8 .param/l "FDA_FEEDBACK" 0 3 728, C4<0000>;
P_02948ff8 .param/l "FDA_RELATIVE" 0 3 729, C4<0000>;
P_02949018 .param/str "FEEDBACK_PATH" 0 3 724, "SIMPLE";
P_02949038 .param/l "FILTER_RANGE" 0 3 734, C4<000>;
P_02949058 .param/str "PLLOUT_SELECT" 0 3 730, "GENCLK";
P_02949078 .param/l "SHIFTREG_DIV_MODE" 0 3 727, C4<0>;
P_02949098 .param/l "TEST_MODE" 0 3 736, C4<0>;
o02a5136c .functor BUFZ 1, C4<z>; HiZ drive
v02a86150_0 .net "BYPASS", 0 0, o02a5136c;  0 drivers
o02a51384 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v02a85f98_0 .net "DYNAMICDELAY", 7 0, o02a51384;  0 drivers
o02a5139c .functor BUFZ 1, C4<z>; HiZ drive
v02a85f40_0 .net "EXTFEEDBACK", 0 0, o02a5139c;  0 drivers
o02a513b4 .functor BUFZ 1, C4<z>; HiZ drive
v02a86048_0 .net "LATCHINPUTVALUE", 0 0, o02a513b4;  0 drivers
o02a513cc .functor BUFZ 1, C4<z>; HiZ drive
v02a85ff0_0 .net "LOCK", 0 0, o02a513cc;  0 drivers
o02a513e4 .functor BUFZ 1, C4<z>; HiZ drive
v02a86360_0 .net "PLLOUTCORE", 0 0, o02a513e4;  0 drivers
o02a513fc .functor BUFZ 1, C4<z>; HiZ drive
v02a85c80_0 .net "PLLOUTGLOBAL", 0 0, o02a513fc;  0 drivers
o02a51414 .functor BUFZ 1, C4<z>; HiZ drive
v02a86468_0 .net "REFERENCECLK", 0 0, o02a51414;  0 drivers
o02a5142c .functor BUFZ 1, C4<z>; HiZ drive
v02a85de0_0 .net "RESETB", 0 0, o02a5142c;  0 drivers
o02a51444 .functor BUFZ 1, C4<z>; HiZ drive
v02a85cd8_0 .net "SCLK", 0 0, o02a51444;  0 drivers
o02a5145c .functor BUFZ 1, C4<z>; HiZ drive
v02a86308_0 .net "SDI", 0 0, o02a5145c;  0 drivers
o02a51474 .functor BUFZ 1, C4<z>; HiZ drive
v02a861a8_0 .net "SDO", 0 0, o02a51474;  0 drivers
S_02954470 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 3 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_029498f0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 3 756, "FIXED";
P_02949910 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 3 757, "FIXED";
P_02949930 .param/l "DIVF" 0 3 763, C4<0000000>;
P_02949950 .param/l "DIVQ" 0 3 764, C4<000>;
P_02949970 .param/l "DIVR" 0 3 762, C4<0000>;
P_02949990 .param/l "ENABLE_ICEGATE" 0 3 766, C4<0>;
P_029499b0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 3 768, +C4<00000000000000000000000000000001>;
P_029499d0 .param/l "FDA_FEEDBACK" 0 3 759, C4<0000>;
P_029499f0 .param/l "FDA_RELATIVE" 0 3 760, C4<0000>;
P_02949a10 .param/str "FEEDBACK_PATH" 0 3 755, "SIMPLE";
P_02949a30 .param/l "FILTER_RANGE" 0 3 765, C4<000>;
P_02949a50 .param/str "PLLOUT_SELECT" 0 3 761, "GENCLK";
P_02949a70 .param/l "SHIFTREG_DIV_MODE" 0 3 758, C4<0>;
P_02949a90 .param/l "TEST_MODE" 0 3 767, C4<0>;
o02a515ac .functor BUFZ 1, C4<z>; HiZ drive
v02a85e38_0 .net "BYPASS", 0 0, o02a515ac;  0 drivers
o02a515c4 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v02a864c0_0 .net "DYNAMICDELAY", 7 0, o02a515c4;  0 drivers
o02a515dc .functor BUFZ 1, C4<z>; HiZ drive
v02a86570_0 .net "EXTFEEDBACK", 0 0, o02a515dc;  0 drivers
o02a515f4 .functor BUFZ 1, C4<z>; HiZ drive
v02a865c8_0 .net "LATCHINPUTVALUE", 0 0, o02a515f4;  0 drivers
o02a5160c .functor BUFZ 1, C4<z>; HiZ drive
v02a863b8_0 .net "LOCK", 0 0, o02a5160c;  0 drivers
o02a51624 .functor BUFZ 1, C4<z>; HiZ drive
v02a86410_0 .net "PACKAGEPIN", 0 0, o02a51624;  0 drivers
o02a5163c .functor BUFZ 1, C4<z>; HiZ drive
v02a860f8_0 .net "PLLOUTCORE", 0 0, o02a5163c;  0 drivers
o02a51654 .functor BUFZ 1, C4<z>; HiZ drive
v02a86200_0 .net "PLLOUTGLOBAL", 0 0, o02a51654;  0 drivers
o02a5166c .functor BUFZ 1, C4<z>; HiZ drive
v02a86258_0 .net "RESETB", 0 0, o02a5166c;  0 drivers
o02a51684 .functor BUFZ 1, C4<z>; HiZ drive
v02a862b0_0 .net "SCLK", 0 0, o02a51684;  0 drivers
o02a5169c .functor BUFZ 1, C4<z>; HiZ drive
v02a85b20_0 .net "SDI", 0 0, o02a5169c;  0 drivers
o02a516b4 .functor BUFZ 1, C4<z>; HiZ drive
v02a85bd0_0 .net "SDO", 0 0, o02a516b4;  0 drivers
S_029547b0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 3 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_02a4e378 .param/l "INIT_0" 0 3 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e398 .param/l "INIT_1" 0 3 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e3b8 .param/l "INIT_2" 0 3 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e3d8 .param/l "INIT_3" 0 3 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e3f8 .param/l "INIT_4" 0 3 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e418 .param/l "INIT_5" 0 3 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e438 .param/l "INIT_6" 0 3 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e458 .param/l "INIT_7" 0 3 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e478 .param/l "INIT_8" 0 3 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e498 .param/l "INIT_9" 0 3 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e4b8 .param/l "INIT_A" 0 3 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e4d8 .param/l "INIT_B" 0 3 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e4f8 .param/l "INIT_C" 0 3 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e518 .param/l "INIT_D" 0 3 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e538 .param/l "INIT_E" 0 3 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e558 .param/l "INIT_F" 0 3 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a4e578 .param/l "READ_MODE" 0 3 489, +C4<00000000000000000000000000000000>;
P_02a4e598 .param/l "WRITE_MODE" 0 3 488, +C4<00000000000000000000000000000000>;
o02a51a74 .functor BUFZ 1, C4<z>; HiZ drive
L_02a91ab0 .functor NOT 1, o02a51a74, C4<0>, C4<0>, C4<0>;
o02a517ec .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a86a98_0 .net "MASK", 15 0, o02a517ec;  0 drivers
o02a51804 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a86e60_0 .net "RADDR", 10 0, o02a51804;  0 drivers
o02a51834 .functor BUFZ 1, C4<z>; HiZ drive
v02a86830_0 .net "RCLKE", 0 0, o02a51834;  0 drivers
v02a86780_0 .net "RCLKN", 0 0, o02a51a74;  0 drivers
v02a86620_0 .net "RDATA", 15 0, L_02a91948;  1 drivers
o02a5187c .functor BUFZ 1, C4<z>; HiZ drive
v02a86888_0 .net "RE", 0 0, o02a5187c;  0 drivers
o02a518ac .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a86eb8_0 .net "WADDR", 10 0, o02a518ac;  0 drivers
o02a518c4 .functor BUFZ 1, C4<z>; HiZ drive
v02a86b48_0 .net "WCLK", 0 0, o02a518c4;  0 drivers
o02a518dc .functor BUFZ 1, C4<z>; HiZ drive
v02a869e8_0 .net "WCLKE", 0 0, o02a518dc;  0 drivers
o02a518f4 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a86bf8_0 .net "WDATA", 15 0, o02a518f4;  0 drivers
o02a51924 .functor BUFZ 1, C4<z>; HiZ drive
v02a86c50_0 .net "WE", 0 0, o02a51924;  0 drivers
S_02a830e8 .scope module, "RAM" "SB_RAM40_4K" 3 527, 3 317 0, S_029547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_02a86ff8 .param/l "INIT_0" 0 3 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87018 .param/l "INIT_1" 0 3 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87038 .param/l "INIT_2" 0 3 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87058 .param/l "INIT_3" 0 3 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87078 .param/l "INIT_4" 0 3 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87098 .param/l "INIT_5" 0 3 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a870b8 .param/l "INIT_6" 0 3 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a870d8 .param/l "INIT_7" 0 3 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a870f8 .param/l "INIT_8" 0 3 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87118 .param/l "INIT_9" 0 3 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87138 .param/l "INIT_A" 0 3 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87158 .param/l "INIT_B" 0 3 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87178 .param/l "INIT_C" 0 3 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a87198 .param/l "INIT_D" 0 3 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a871b8 .param/l "INIT_E" 0 3 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a871d8 .param/l "INIT_F" 0 3 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a871f8 .param/l "READ_MODE" 0 3 330, +C4<00000000000000000000000000000000>;
P_02a87218 .param/l "WRITE_MODE" 0 3 329, +C4<00000000000000000000000000000000>;
v02a85c28_0 .net "MASK", 15 0, o02a517ec;  alias, 0 drivers
v02a86d58_0 .net "RADDR", 10 0, o02a51804;  alias, 0 drivers
v02a86728_0 .net "RCLK", 0 0, L_02a91ab0;  1 drivers
v02a86678_0 .net "RCLKE", 0 0, o02a51834;  alias, 0 drivers
v02a86ca8_0 .net "RDATA", 15 0, L_02a91948;  alias, 1 drivers
v02a86af0_0 .var "RDATA_I", 15 0;
v02a868e0_0 .net "RE", 0 0, o02a5187c;  alias, 0 drivers
L_02a92a18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v02a86f68_0 .net "RMASK_I", 15 0, L_02a92a18;  1 drivers
v02a86938_0 .net "WADDR", 10 0, o02a518ac;  alias, 0 drivers
v02a86db0_0 .net "WCLK", 0 0, o02a518c4;  alias, 0 drivers
v02a86990_0 .net "WCLKE", 0 0, o02a518dc;  alias, 0 drivers
v02a86f10_0 .net "WDATA", 15 0, o02a518f4;  alias, 0 drivers
v02a867d8_0 .net "WDATA_I", 15 0, L_02a92200;  1 drivers
v02a86e08_0 .net "WE", 0 0, o02a51924;  alias, 0 drivers
v02a86a40_0 .net "WMASK_I", 15 0, L_02a91ee8;  1 drivers
v02a866d0_0 .var/i "i", 31 0;
v02a86ba0 .array "memory", 255 0, 15 0;
E_02a3df40 .event posedge, v02a86728_0;
E_02a3db58 .event posedge, v02a86db0_0;
S_02a841f8 .scope generate, "genblk1" "genblk1" 3 357, 3 357 0, S_02a830e8;
 .timescale 0 0;
L_02a91ee8 .functor BUFZ 16, o02a517ec, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a839d8 .scope generate, "genblk2" "genblk2" 3 378, 3 378 0, S_02a830e8;
 .timescale 0 0;
S_02a84128 .scope generate, "genblk3" "genblk3" 3 399, 3 399 0, S_02a830e8;
 .timescale 0 0;
L_02a92200 .functor BUFZ 16, o02a518f4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a83018 .scope generate, "genblk4" "genblk4" 3 418, 3 418 0, S_02a830e8;
 .timescale 0 0;
L_02a91948 .functor BUFZ 16, v02a86af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02953c50 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 3 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0298c7b0 .param/l "INIT_0" 0 3 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c7d0 .param/l "INIT_1" 0 3 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c7f0 .param/l "INIT_2" 0 3 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c810 .param/l "INIT_3" 0 3 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c830 .param/l "INIT_4" 0 3 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c850 .param/l "INIT_5" 0 3 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c870 .param/l "INIT_6" 0 3 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c890 .param/l "INIT_7" 0 3 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c8b0 .param/l "INIT_8" 0 3 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c8d0 .param/l "INIT_9" 0 3 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c8f0 .param/l "INIT_A" 0 3 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c910 .param/l "INIT_B" 0 3 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c930 .param/l "INIT_C" 0 3 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c950 .param/l "INIT_D" 0 3 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c970 .param/l "INIT_E" 0 3 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c990 .param/l "INIT_F" 0 3 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298c9b0 .param/l "READ_MODE" 0 3 613, +C4<00000000000000000000000000000000>;
P_0298c9d0 .param/l "WRITE_MODE" 0 3 612, +C4<00000000000000000000000000000000>;
o02a51e1c .functor BUFZ 1, C4<z>; HiZ drive
L_02a91990 .functor NOT 1, o02a51e1c, C4<0>, C4<0>, C4<0>;
o02a51e34 .functor BUFZ 1, C4<z>; HiZ drive
L_02a91af8 .functor NOT 1, o02a51e34, C4<0>, C4<0>, C4<0>;
o02a51b94 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a852e0_0 .net "MASK", 15 0, o02a51b94;  0 drivers
o02a51bac .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a85758_0 .net "RADDR", 10 0, o02a51bac;  0 drivers
o02a51bdc .functor BUFZ 1, C4<z>; HiZ drive
v02a85390_0 .net "RCLKE", 0 0, o02a51bdc;  0 drivers
v02a853e8_0 .net "RCLKN", 0 0, o02a51e1c;  0 drivers
v02a857b0_0 .net "RDATA", 15 0, L_02a91fc0;  1 drivers
o02a51c24 .functor BUFZ 1, C4<z>; HiZ drive
v02a85a70_0 .net "RE", 0 0, o02a51c24;  0 drivers
o02a51c54 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a85440_0 .net "WADDR", 10 0, o02a51c54;  0 drivers
o02a51c84 .functor BUFZ 1, C4<z>; HiZ drive
v02a854f0_0 .net "WCLKE", 0 0, o02a51c84;  0 drivers
v02a85ac8_0 .net "WCLKN", 0 0, o02a51e34;  0 drivers
o02a51c9c .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a85498_0 .net "WDATA", 15 0, o02a51c9c;  0 drivers
o02a51ccc .functor BUFZ 1, C4<z>; HiZ drive
v02a855a0_0 .net "WE", 0 0, o02a51ccc;  0 drivers
S_02a83d18 .scope module, "RAM" "SB_RAM40_4K" 3 651, 3 317 0, S_02953c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_02a89248 .param/l "INIT_0" 0 3 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89268 .param/l "INIT_1" 0 3 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89288 .param/l "INIT_2" 0 3 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a892a8 .param/l "INIT_3" 0 3 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a892c8 .param/l "INIT_4" 0 3 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a892e8 .param/l "INIT_5" 0 3 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89308 .param/l "INIT_6" 0 3 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89328 .param/l "INIT_7" 0 3 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89348 .param/l "INIT_8" 0 3 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89368 .param/l "INIT_9" 0 3 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89388 .param/l "INIT_A" 0 3 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a893a8 .param/l "INIT_B" 0 3 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a893c8 .param/l "INIT_C" 0 3 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a893e8 .param/l "INIT_D" 0 3 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89408 .param/l "INIT_E" 0 3 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89428 .param/l "INIT_F" 0 3 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89448 .param/l "READ_MODE" 0 3 330, +C4<00000000000000000000000000000000>;
P_02a89468 .param/l "WRITE_MODE" 0 3 329, +C4<00000000000000000000000000000000>;
v02a86d00_0 .net "MASK", 15 0, o02a51b94;  alias, 0 drivers
v02a85968_0 .net "RADDR", 10 0, o02a51bac;  alias, 0 drivers
v02a858b8_0 .net "RCLK", 0 0, L_02a91990;  1 drivers
v02a859c0_0 .net "RCLKE", 0 0, o02a51bdc;  alias, 0 drivers
v02a85548_0 .net "RDATA", 15 0, L_02a91fc0;  alias, 1 drivers
v02a85180_0 .var "RDATA_I", 15 0;
v02a85a18_0 .net "RE", 0 0, o02a51c24;  alias, 0 drivers
L_02a92a40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v02a85128_0 .net "RMASK_I", 15 0, L_02a92a40;  1 drivers
v02a85338_0 .net "WADDR", 10 0, o02a51c54;  alias, 0 drivers
v02a85808_0 .net "WCLK", 0 0, L_02a91af8;  1 drivers
v02a856a8_0 .net "WCLKE", 0 0, o02a51c84;  alias, 0 drivers
v02a851d8_0 .net "WDATA", 15 0, o02a51c9c;  alias, 0 drivers
v02a85650_0 .net "WDATA_I", 15 0, L_02a91b40;  1 drivers
v02a85288_0 .net "WE", 0 0, o02a51ccc;  alias, 0 drivers
v02a85700_0 .net "WMASK_I", 15 0, L_02a91dc8;  1 drivers
v02a85230_0 .var/i "i", 31 0;
v02a85078 .array "memory", 255 0, 15 0;
E_02a3df90 .event posedge, v02a858b8_0;
E_02a3dc70 .event posedge, v02a85808_0;
S_02a84398 .scope generate, "genblk1" "genblk1" 3 357, 3 357 0, S_02a83d18;
 .timescale 0 0;
L_02a91dc8 .functor BUFZ 16, o02a51b94, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a84538 .scope generate, "genblk2" "genblk2" 3 378, 3 378 0, S_02a83d18;
 .timescale 0 0;
S_02a83698 .scope generate, "genblk3" "genblk3" 3 399, 3 399 0, S_02a83d18;
 .timescale 0 0;
L_02a91b40 .functor BUFZ 16, o02a51c9c, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a83358 .scope generate, "genblk4" "genblk4" 3 418, 3 418 0, S_02a83d18;
 .timescale 0 0;
L_02a91fc0 .functor BUFZ 16, v02a85180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02953910 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 3 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0298cb00 .param/l "INIT_0" 0 3 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cb20 .param/l "INIT_1" 0 3 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cb40 .param/l "INIT_2" 0 3 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cb60 .param/l "INIT_3" 0 3 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cb80 .param/l "INIT_4" 0 3 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cba0 .param/l "INIT_5" 0 3 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cbc0 .param/l "INIT_6" 0 3 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cbe0 .param/l "INIT_7" 0 3 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cc00 .param/l "INIT_8" 0 3 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cc20 .param/l "INIT_9" 0 3 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cc40 .param/l "INIT_A" 0 3 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cc60 .param/l "INIT_B" 0 3 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cc80 .param/l "INIT_C" 0 3 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cca0 .param/l "INIT_D" 0 3 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298ccc0 .param/l "INIT_E" 0 3 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cce0 .param/l "INIT_F" 0 3 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0298cd00 .param/l "READ_MODE" 0 3 551, +C4<00000000000000000000000000000000>;
P_0298cd20 .param/l "WRITE_MODE" 0 3 550, +C4<00000000000000000000000000000000>;
o02a521dc .functor BUFZ 1, C4<z>; HiZ drive
L_02a91b88 .functor NOT 1, o02a521dc, C4<0>, C4<0>, C4<0>;
o02a51f54 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a8cda0_0 .net "MASK", 15 0, o02a51f54;  0 drivers
o02a51f6c .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a8d480_0 .net "RADDR", 10 0, o02a51f6c;  0 drivers
o02a51f84 .functor BUFZ 1, C4<z>; HiZ drive
v02a8d5e0_0 .net "RCLK", 0 0, o02a51f84;  0 drivers
o02a51f9c .functor BUFZ 1, C4<z>; HiZ drive
v02a8d060_0 .net "RCLKE", 0 0, o02a51f9c;  0 drivers
v02a8d588_0 .net "RDATA", 15 0, L_02a91c60;  1 drivers
o02a51fe4 .functor BUFZ 1, C4<z>; HiZ drive
v02a8d0b8_0 .net "RE", 0 0, o02a51fe4;  0 drivers
o02a52014 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v02a8cdf8_0 .net "WADDR", 10 0, o02a52014;  0 drivers
o02a52044 .functor BUFZ 1, C4<z>; HiZ drive
v02a8d168_0 .net "WCLKE", 0 0, o02a52044;  0 drivers
v02a8d1c0_0 .net "WCLKN", 0 0, o02a521dc;  0 drivers
o02a5205c .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v02a8cfb0_0 .net "WDATA", 15 0, o02a5205c;  0 drivers
o02a5208c .functor BUFZ 1, C4<z>; HiZ drive
v02a8ce50_0 .net "WE", 0 0, o02a5208c;  0 drivers
S_02a84948 .scope module, "RAM" "SB_RAM40_4K" 3 589, 3 317 0, S_02953910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_02a89490 .param/l "INIT_0" 0 3 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a894b0 .param/l "INIT_1" 0 3 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a894d0 .param/l "INIT_2" 0 3 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a894f0 .param/l "INIT_3" 0 3 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89510 .param/l "INIT_4" 0 3 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89530 .param/l "INIT_5" 0 3 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89550 .param/l "INIT_6" 0 3 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89570 .param/l "INIT_7" 0 3 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89590 .param/l "INIT_8" 0 3 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a895b0 .param/l "INIT_9" 0 3 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a895d0 .param/l "INIT_A" 0 3 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a895f0 .param/l "INIT_B" 0 3 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89610 .param/l "INIT_C" 0 3 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89630 .param/l "INIT_D" 0 3 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89650 .param/l "INIT_E" 0 3 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89670 .param/l "INIT_F" 0 3 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_02a89690 .param/l "READ_MODE" 0 3 330, +C4<00000000000000000000000000000000>;
P_02a896b0 .param/l "WRITE_MODE" 0 3 329, +C4<00000000000000000000000000000000>;
v02a85020_0 .net "MASK", 15 0, o02a51f54;  alias, 0 drivers
v02a855f8_0 .net "RADDR", 10 0, o02a51f6c;  alias, 0 drivers
v02a85910_0 .net "RCLK", 0 0, o02a51f84;  alias, 0 drivers
v02a85860_0 .net "RCLKE", 0 0, o02a51f9c;  alias, 0 drivers
v02a850d0_0 .net "RDATA", 15 0, L_02a91c60;  alias, 1 drivers
v02a8d638_0 .var "RDATA_I", 15 0;
v02a8d270_0 .net "RE", 0 0, o02a51fe4;  alias, 0 drivers
L_02a92a68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v02a8cf58_0 .net "RMASK_I", 15 0, L_02a92a68;  1 drivers
v02a8d378_0 .net "WADDR", 10 0, o02a52014;  alias, 0 drivers
v02a8d320_0 .net "WCLK", 0 0, L_02a91b88;  1 drivers
v02a8d2c8_0 .net "WCLKE", 0 0, o02a52044;  alias, 0 drivers
v02a8d690_0 .net "WDATA", 15 0, o02a5205c;  alias, 0 drivers
v02a8d3d0_0 .net "WDATA_I", 15 0, L_02a92050;  1 drivers
v02a8d008_0 .net "WE", 0 0, o02a5208c;  alias, 0 drivers
v02a8d428_0 .net "WMASK_I", 15 0, L_02a91bd0;  1 drivers
v02a8d6e8_0 .var/i "i", 31 0;
v02a8d110 .array "memory", 255 0, 15 0;
E_02a3e3c8 .event posedge, v02a85910_0;
E_02a3e3f0 .event posedge, v02a8d320_0;
S_02a83c48 .scope generate, "genblk1" "genblk1" 3 357, 3 357 0, S_02a84948;
 .timescale 0 0;
L_02a91bd0 .functor BUFZ 16, o02a51f54, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a846d8 .scope generate, "genblk2" "genblk2" 3 378, 3 378 0, S_02a84948;
 .timescale 0 0;
S_02a83b78 .scope generate, "genblk3" "genblk3" 3 399, 3 399 0, S_02a84948;
 .timescale 0 0;
L_02a92050 .functor BUFZ 16, o02a5205c, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02a83288 .scope generate, "genblk4" "genblk4" 3 418, 3 418 0, S_02a84948;
 .timescale 0 0;
L_02a91c60 .functor BUFZ 16, v02a8d638_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_02953ab0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 3 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o02a522fc .functor BUFZ 1, C4<z>; HiZ drive
v02a8d4d8_0 .net "BOOT", 0 0, o02a522fc;  0 drivers
o02a52314 .functor BUFZ 1, C4<z>; HiZ drive
v02a8cea8_0 .net "S0", 0 0, o02a52314;  0 drivers
o02a5232c .functor BUFZ 1, C4<z>; HiZ drive
v02a8d218_0 .net "S1", 0 0, o02a5232c;  0 drivers
S_02953b80 .scope module, "top_tb" "top_tb" 4 1;
 .timescale 0 0;
v02a8e558_0 .var "CLK", 0 0;
v02a8ece8_0 .net "acumulador", 3 0, v02a8ba08_0;  1 drivers
v02a8e6b8_0 .net "carry", 0 0, L_02a8f160;  1 drivers
RS_02a523a4 .resolv tri, v02a8c090_0, v02a8c140_0, v02a8c820_0, L_02a904f8;
v02a8e9d0_0 .net8 "data_bus", 3 0, RS_02a523a4;  4 drivers
v02a8ea80_0 .net "inPC", 0 0, L_02a8ef50;  1 drivers
v02a8e8c8_0 .var "input_port", 3 0;
v02a8e710_0 .net "loadPC", 0 0, L_02a8f738;  1 drivers
v02a8e920_0 .net "opcode", 3 0, L_02a8f840;  1 drivers
v02a8e608_0 .net "operand", 3 0, L_02a8f2c0;  1 drivers
v02a8e978_0 .net "output_port", 3 0, v02a8c770_0;  1 drivers
v02a8eea0_0 .net "pc_in", 11 0, L_02a8f210;  1 drivers
v02a8ed40_0 .net "pc_out", 11 0, v02a8b850_0;  1 drivers
v02a8e768_0 .net "phase", 0 0, v02a8c2f8_0;  1 drivers
v02a8ead8_0 .var "reset", 0 0;
v02a8e660_0 .net "rom_out", 7 0, L_02a91f30;  1 drivers
v02a8eb88_0 .net "zero", 0 0, L_02a8f6e0;  1 drivers
S_02a831b8 .scope module, "uP0" "INTEL_i9" 4 14, 5 2 0, S_02953b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "input_port"
    .port_info 3 /OUTPUT 1 "phase"
    .port_info 4 /OUTPUT 1 "Carry_out"
    .port_info 5 /OUTPUT 1 "Zero_out"
    .port_info 6 /OUTPUT 4 "opcode_u"
    .port_info 7 /OUTPUT 4 "literal_u"
    .port_info 8 /OUTPUT 4 "Data_bus_1"
    .port_info 9 /OUTPUT 4 "output_port"
    .port_info 10 /OUTPUT 4 "ACC_out"
    .port_info 11 /OUTPUT 8 "ROM_out"
    .port_info 12 /OUTPUT 12 "PC_out"
    .port_info 13 /OUTPUT 12 "Data_PC_in"
    .port_info 14 /OUTPUT 1 "loadPC"
    .port_info 15 /OUTPUT 1 "inPC"
v02a8da58_0 .net "ACC_out", 3 0, v02a8ba08_0;  alias, 1 drivers
v02a8dcc0_0 .net "ALU_out", 3 0, L_02a8f9a0;  1 drivers
v02a8db60_0 .net "CLK", 0 0, v02a8e558_0;  1 drivers
v02a8e348_0 .net "Carry", 0 0, v02a8bb68_0;  1 drivers
v02a8dbb8_0 .net "Carry_out", 0 0, L_02a8f160;  alias, 1 drivers
v02a8de20_0 .net "Control", 12 0, v02a8bb10_0;  1 drivers
v02a8e3a0_0 .net "Data_PC_in", 11 0, L_02a8f210;  alias, 1 drivers
v02a8dc68_0 .net8 "Data_bus_1", 3 0, RS_02a523a4;  alias, 4 drivers
v02a8ded0_0 .net "Flags_out", 1 0, v02a8c560_0;  1 drivers
v02a8e240_0 .net "PC_out", 11 0, v02a8b850_0;  alias, 1 drivers
v02a8e1e8_0 .net "ROM_out", 7 0, L_02a91f30;  alias, 1 drivers
v02a8db08_0 .net "S_ALU", 2 0, L_02a8f898;  1 drivers
v02a8e3f8_0 .net "Zero", 0 0, L_02a8fc60;  1 drivers
v02a8da00_0 .net "Zero_out", 0 0, L_02a8f6e0;  alias, 1 drivers
v02a8dc10_0 .net *"_s7", 0 0, L_02a8f9f8;  1 drivers
v02a8e138_0 .net "csRAM", 0 0, L_02a8fb00;  1 drivers
v02a8dd18_0 .net "inPC", 0 0, L_02a8ef50;  alias, 1 drivers
v02a8e298_0 .net "input_port", 3 0, v02a8e8c8_0;  1 drivers
v02a8e2f0_0 .net "literal_u", 3 0, L_02a8f2c0;  alias, 1 drivers
v02a8df28_0 .net "loadA", 0 0, L_02a8f420;  1 drivers
v02a8d950_0 .net "loadFlags", 0 0, L_02a8f370;  1 drivers
v02a8dd70_0 .net "loadPC", 0 0, L_02a8f738;  alias, 1 drivers
v02a8ddc8_0 .net "n_phase", 0 0, L_02a91f78;  1 drivers
v02a8df80_0 .net "oeALU", 0 0, L_02a90188;  1 drivers
v02a8dfd8_0 .net "oeIN", 0 0, L_02a901e0;  1 drivers
v02a8e030_0 .net "oeOUT", 0 0, L_02a90340;  1 drivers
v02a8eb30_0 .net "oeOprnd", 0 0, L_02a8f580;  1 drivers
v02a8ec90_0 .net "opcode_u", 3 0, L_02a8f840;  alias, 1 drivers
v02a8eef8_0 .net "out_fetch", 7 0, v02a8c6c0_0;  1 drivers
v02a8ebe0_0 .net "output_port", 3 0, v02a8c770_0;  alias, 1 drivers
v02a8ea28_0 .net "phase", 0 0, v02a8c2f8_0;  alias, 1 drivers
v02a8e450_0 .net "reset", 0 0, v02a8ead8_0;  1 drivers
v02a8e870_0 .net "weRAM", 0 0, L_02a90398;  1 drivers
L_02a8f160 .part v02a8c560_0, 1, 1;
L_02a8f6e0 .part v02a8c560_0, 0, 1;
L_02a8ef50 .part v02a8bb10_0, 12, 1;
L_02a8f9f8 .part v02a8bb10_0, 11, 1;
L_02a8f738 .concat [ 1 0 0 0], L_02a8f9f8;
L_02a8f210 .concat [ 8 4 0 0], L_02a91f30, L_02a8f2c0;
L_02a8f948 .part v02a8bb10_0, 12, 1;
L_02a8f840 .part v02a8c6c0_0, 4, 4;
L_02a8f2c0 .part v02a8c6c0_0, 0, 4;
L_02a8f370 .part v02a8bb10_0, 9, 1;
L_02a8f3c8 .concat [ 1 1 0 0], L_02a8fc60, v02a8bb68_0;
L_02a8f268 .part v02a8c560_0, 1, 1;
L_02a8f1b8 .part v02a8c560_0, 0, 1;
L_02a8f580 .part v02a8bb10_0, 1, 1;
L_02a8f420 .part v02a8bb10_0, 10, 1;
L_02a8f898 .part v02a8bb10_0, 6, 3;
L_02a90188 .part v02a8bb10_0, 3, 1;
L_02a8fb00 .part v02a8bb10_0, 5, 1;
L_02a90398 .part v02a8bb10_0, 4, 1;
L_02a8fbb0 .concat [ 8 4 0 0], L_02a91f30, L_02a8f2c0;
L_02a901e0 .part v02a8bb10_0, 2, 1;
L_02a90340 .part v02a8bb10_0, 0, 1;
S_02a83768 .scope module, "AA0" "ALU_2" 5 61, 6 4 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /OUTPUT 4 "Y"
    .port_info 4 /OUTPUT 1 "ZERO"
    .port_info 5 /OUTPUT 1 "C_out"
v02a8d530_0 .net "A", 3 0, v02a8ba08_0;  alias, 1 drivers
v02a8cf00_0 .net8 "B", 3 0, RS_02a523a4;  alias, 4 drivers
v02a8bb68_0 .var "C_out", 0 0;
v02a8bed8_0 .var "Resultado", 3 0;
v02a8c1f0_0 .net "S", 2 0, L_02a8f898;  alias, 1 drivers
v02a8b8a8_0 .var "Working", 4 0;
v02a8bab8_0 .net "Y", 3 0, L_02a8f9a0;  alias, 1 drivers
v02a8b9b0_0 .net "ZERO", 0 0, L_02a8fc60;  alias, 1 drivers
v02a8bd20_0 .net *"_s3", 3 0, L_02a8fc08;  1 drivers
v02a8bbc0_0 .net *"_s4", 31 0, L_02a8ff78;  1 drivers
L_02a92ab8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v02a8c248_0 .net *"_s7", 27 0, L_02a92ab8;  1 drivers
L_02a92ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v02a8bc18_0 .net/2u *"_s8", 31 0, L_02a92ae0;  1 drivers
E_02a3e1c0 .event edge, v02a8c1f0_0, v02a8cf00_0, v02a8d530_0;
L_02a8f9a0 .part v02a8b8a8_0, 0, 4;
L_02a8fc08 .part v02a8b8a8_0, 0, 4;
L_02a8ff78 .concat [ 4 28 0 0], L_02a8fc08, L_02a92ab8;
L_02a8fc60 .cmp/eq 32, L_02a8ff78, L_02a92ae0;
S_02a84878 .scope module, "AC0" "ACUMULADOR" 5 56, 7 2 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 4 "Data"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 4 "Q"
v02a8bf30_0 .net "CLK", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8c038_0 .net "Data", 3 0, L_02a8f9a0;  alias, 1 drivers
v02a8ba08_0 .var "Q", 3 0;
v02a8bc70_0 .net "RESET", 0 0, v02a8ead8_0;  alias, 1 drivers
v02a8bcc8_0 .net "enable", 0 0, L_02a8f420;  alias, 1 drivers
E_02a3e0f8 .event posedge, v02a8bf30_0;
E_02a3e030 .event edge, v02a8bc70_0;
S_02a83de8 .scope module, "ALU_DRIVER" "B_Driver" 5 65, 8 3 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "IN"
    .port_info 1 /OUTPUT 4 "OUT"
    .port_info 2 /INPUT 1 "enable"
v02a8bd78_0 .net "IN", 3 0, L_02a8f9a0;  alias, 1 drivers
v02a8c090_0 .var "OUT", 3 0;
v02a8b900_0 .net "enable", 0 0, L_02a90188;  alias, 1 drivers
E_02a3e418 .event edge, v02a8b900_0, v02a8bab8_0;
S_02a835c8 .scope module, "B0" "B_Driver" 5 50, 8 3 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "IN"
    .port_info 1 /OUTPUT 4 "OUT"
    .port_info 2 /INPUT 1 "enable"
v02a8c0e8_0 .net "IN", 3 0, L_02a8f2c0;  alias, 1 drivers
v02a8c140_0 .var "OUT", 3 0;
v02a8c198_0 .net "enable", 0 0, L_02a8f580;  alias, 1 drivers
E_02a3e170 .event edge, v02a8c198_0, v02a8c0e8_0;
S_02a83f88 .scope module, "C0" "contador_12" 5 18, 9 3 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 12 "DATA_IN"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 12 "Count"
v02a8bdd0_0 .net "CLK", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8b850_0 .var "Count", 11 0;
v02a8b958_0 .net "DATA_IN", 11 0, L_02a8f210;  alias, 1 drivers
v02a8b7a0_0 .net "enable", 0 0, L_02a8f948;  1 drivers
v02a8be28_0 .net "load", 0 0, L_02a8f738;  alias, 1 drivers
v02a8b7f8_0 .net "reset", 0 0, v02a8ead8_0;  alias, 1 drivers
E_02a3e080 .event edge, v02a8b850_0;
E_02a3e300 .event posedge, v02a8bc70_0, v02a8bf30_0;
S_02a84058 .scope module, "DD0" "DECODE_FINAL" 5 45, 10 1 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Opcode"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "phase"
    .port_info 4 /OUTPUT 13 "Control"
v02a8ba60_0 .net "C", 0 0, L_02a8f268;  1 drivers
v02a8bb10_0 .var "Control", 12 0;
v02a8be80_0 .net "Opcode", 3 0, L_02a8f840;  alias, 1 drivers
v02a8bf88_0 .net "data", 6 0, L_02a8f000;  1 drivers
v02a8bfe0_0 .net "phase", 0 0, v02a8c2f8_0;  alias, 1 drivers
v02a8c5b8_0 .net "zero", 0 0, L_02a8f1b8;  1 drivers
E_02a3e0a8 .event edge, v02a8bf88_0;
L_02a8f000 .concat [ 1 1 1 4], v02a8c2f8_0, L_02a8f1b8, L_02a8f268, L_02a8f840;
S_02a83838 .scope module, "F16" "FF_Flag" 5 41, 8 33 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 2 "Data_in"
    .port_info 4 /OUTPUT 2 "Data_out"
v02a8cc40_0 .net "CLK", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8c610_0 .net "Data_in", 1 0, L_02a8f3c8;  1 drivers
v02a8c560_0 .var "Data_out", 1 0;
v02a8ca30_0 .net "enable", 0 0, L_02a8f370;  alias, 1 drivers
v02a8c458_0 .net "reset", 0 0, v02a8ead8_0;  alias, 1 drivers
S_02a842c8 .scope module, "FF0" "FETCHff" 5 32, 11 2 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 8 "Data"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 8 "Q"
v02a8c9d8_0 .net "CLK", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8c668_0 .net "Data", 7 0, L_02a91f30;  alias, 1 drivers
v02a8c6c0_0 .var "Q", 7 0;
v02a8ca88_0 .net "RESET", 0 0, v02a8ead8_0;  alias, 1 drivers
v02a8c508_0 .net "enable", 0 0, L_02a91f78;  alias, 1 drivers
E_02a3e210 .event posedge, v02a8bc70_0;
S_02a83428 .scope module, "FFOUT" "ACUMULADOR" 5 78, 7 2 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 4 "Data"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 4 "Q"
v02a8c718_0 .net "CLK", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8cd48_0 .net8 "Data", 3 0, RS_02a523a4;  alias, 4 drivers
v02a8c770_0 .var "Q", 3 0;
v02a8cae0_0 .net "RESET", 0 0, v02a8ead8_0;  alias, 1 drivers
v02a8cb38_0 .net "enable", 0 0, L_02a90340;  alias, 1 drivers
S_02a84608 .scope module, "IN_PORT" "B_Driver" 5 74, 8 3 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "IN"
    .port_info 1 /OUTPUT 4 "OUT"
    .port_info 2 /INPUT 1 "enable"
v02a8c7c8_0 .net "IN", 3 0, v02a8e8c8_0;  alias, 1 drivers
v02a8c820_0 .var "OUT", 3 0;
v02a8c878_0 .net "enable", 0 0, L_02a901e0;  alias, 1 drivers
E_02a3e120 .event edge, v02a8c878_0, v02a8c7c8_0;
S_02a847a8 .scope module, "PH" "phase" 5 36, 8 17 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "n_Q"
L_02a91f78 .functor NOT 1, v02a8c2f8_0, C4<0>, C4<0>, C4<0>;
v02a8c2f8_0 .var "Q", 0 0;
v02a8c8d0_0 .net "clk", 0 0, v02a8e558_0;  alias, 1 drivers
v02a8c928_0 .net "n_Q", 0 0, L_02a91f78;  alias, 1 drivers
v02a8c4b0_0 .net "reset", 0 0, v02a8ead8_0;  alias, 1 drivers
S_02a834f8 .scope module, "R0" "ROM7" 5 22, 12 2 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "dir"
    .port_info 1 /OUTPUT 8 "datos"
L_02a91f30 .functor BUFZ 8, L_02a8f318, C4<00000000>, C4<00000000>, C4<00000000>;
v02a8c350 .array "MEMORY_SPACE", 4095 0, 7 0;
v02a8c3a8_0 .net *"_s0", 7 0, L_02a8f318;  1 drivers
v02a8c980_0 .net *"_s2", 13 0, L_02a8efa8;  1 drivers
L_02a92a90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v02a8cb90_0 .net *"_s5", 1 0, L_02a92a90;  1 drivers
v02a8c400_0 .net "datos", 7 0, L_02a91f30;  alias, 1 drivers
v02a8cbe8_0 .net "dir", 11 0, v02a8b850_0;  alias, 1 drivers
L_02a8f318 .array/port v02a8c350, L_02a8efa8;
L_02a8efa8 .concat [ 12 2 0 0], v02a8b850_0, L_02a92a90;
S_02a83aa8 .scope module, "R3" "RAM7" 5 70, 13 2 0, S_02a831b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "csRAM"
    .port_info 1 /INPUT 1 "weRAM"
    .port_info 2 /INPUT 12 "address"
    .port_info 3 /INOUT 4 "data"
L_02a919d8 .functor AND 1, L_02a8fb00, L_02a8fb58, C4<1>, C4<1>;
v02a8cc98_0 .net *"_s1", 0 0, L_02a8fb58;  1 drivers
v02a8ccf0_0 .net *"_s2", 0 0, L_02a919d8;  1 drivers
o02a52c74 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v02a8c2a0_0 name=_s4
v02a8e088_0 .net "address", 11 0, L_02a8fbb0;  1 drivers
v02a8e190_0 .net "csRAM", 0 0, L_02a8fb00;  alias, 1 drivers
v02a8de78_0 .net8 "data", 3 0, RS_02a523a4;  alias, 4 drivers
v02a8e0e0_0 .var "data_out", 3 0;
v02a8d9a8 .array "memory", 4095 0, 3 0;
v02a8dab0_0 .net "weRAM", 0 0, L_02a90398;  alias, 1 drivers
E_02a3e468 .event edge, v02a8cf00_0, v02a8dab0_0, v02a8e190_0, v02a8e088_0;
E_02a3e490 .event edge, v02a8dab0_0, v02a8e190_0, v02a8e088_0;
L_02a8fb58 .reduce/nor L_02a90398;
L_02a904f8 .functor MUXZ 4, o02a52c74, v02a8e0e0_0, L_02a919d8, C4<>;
    .scope S_029c5a78;
T_0 ;
    %wait E_02a3d9c8;
    %load/vec4 v02a39718_0;
    %dup/vec4;
    %pushi/vec4 0, 126, 7;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 6, 7;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 81, 6, 7;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 113, 6, 7;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 105, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 109, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 113, 0, 8;
    %store/vec4 v02a396c0_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_01163800;
T_1 ;
    %wait E_02a3d6a8;
    %load/vec4 v02a3a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v02a3a270_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v02a7fd68_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v02a7fc08_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01163800;
T_2 ;
    %wait E_02a3d748;
    %load/vec4 v02a3a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a7fc08_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v02a3a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v02a7fd68_0;
    %assign/vec4 v02a7fc08_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0294b3a8;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7ffd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0294b3a8;
T_4 ;
    %wait E_02a3d9f0;
    %load/vec4 v02a80080_0;
    %assign/vec4 v02a7ffd0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0294bcd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80290_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0294bcd0;
T_6 ;
    %wait E_02a3da90;
    %load/vec4 v02a80550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v02a800d8_0;
    %assign/vec4 v02a80290_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0294bda0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a805a8_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0294bda0;
T_8 ;
    %wait E_02a3d6d0;
    %load/vec4 v02a80238_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a805a8_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v02a80188_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v02a80448_0;
    %assign/vec4 v02a805a8_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0294a8e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a804a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0294a8e0;
T_10 ;
    %wait E_02a3d798;
    %load/vec4 v02a7fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a804a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v02a802e8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v02a7fb58_0;
    %assign/vec4 v02a804a0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0294a9b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80b80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0294a9b0;
T_12 ;
    %wait E_02a3d6f8;
    %load/vec4 v02a80e98_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v02a80868_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a80b80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v02a80c88_0;
    %assign/vec4 v02a80b80_0, 0;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_029522e8;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80708_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_029522e8;
T_14 ;
    %wait E_02a3d8d8;
    %load/vec4 v02a80d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v02a80ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a80708_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v02a808c0_0;
    %assign/vec4 v02a80708_0, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_029523b8;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80c30_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_029523b8;
T_16 ;
    %wait E_02a3d888;
    %load/vec4 v02a80760_0;
    %assign/vec4 v02a80c30_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_029518f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80a78_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_029518f0;
T_18 ;
    %wait E_02a3d950;
    %load/vec4 v02a80e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v02a80d38_0;
    %assign/vec4 v02a80a78_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_029519c0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80b28_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_029519c0;
T_20 ;
    %wait E_02a3dd60;
    %load/vec4 v02a80918_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a80b28_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v02a80810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v02a807b8_0;
    %assign/vec4 v02a80b28_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0294fbe8;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a80600_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0294fbe8;
T_22 ;
    %wait E_02a3dec8;
    %load/vec4 v02a80bd8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a80600_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v02a80ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v02a80970_0;
    %assign/vec4 v02a80600_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0294fcb8;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f2c0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0294fcb8;
T_24 ;
    %wait E_02a3ddd8;
    %load/vec4 v02a7f7e8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v02a7f1b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a7f2c0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v02a806b0_0;
    %assign/vec4 v02a7f2c0_0, 0;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0294cad0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f6e0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0294cad0;
T_26 ;
    %wait E_02a3de00;
    %load/vec4 v02a7f478_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v02a7faa8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a7f6e0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v02a7f058_0;
    %assign/vec4 v02a7f6e0_0, 0;
T_26.3 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0294cba0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f738_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0294cba0;
T_28 ;
    %wait E_02a3df18;
    %load/vec4 v02a7f318_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a7f738_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v02a7f9f8_0;
    %assign/vec4 v02a7f738_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_029506f8;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f268_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_029506f8;
T_30 ;
    %wait E_02a3dd38;
    %load/vec4 v02a7f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a7f268_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v02a7f108_0;
    %assign/vec4 v02a7f268_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_02953df0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f8f0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_02953df0;
T_32 ;
    %wait E_02a3dc48;
    %load/vec4 v02a7f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a7f8f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v02a7f4d0_0;
    %assign/vec4 v02a7f8f0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_029543a0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7fa50_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_029543a0;
T_34 ;
    %wait E_02a3dbd0;
    %load/vec4 v02a7f370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a7fa50_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v02a7f210_0;
    %assign/vec4 v02a7fa50_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_029546e0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f420_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_029546e0;
T_36 ;
    %wait E_02a3dcc0;
    %load/vec4 v02a7f528_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a7f420_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v02a7f3c8_0;
    %assign/vec4 v02a7f420_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_02954060;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a7f630_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_02954060;
T_38 ;
    %wait E_02a3db30;
    %load/vec4 v02a7f688_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a7f630_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v02a7f5d8_0;
    %assign/vec4 v02a7f630_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_02953ec0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a81320_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_02953ec0;
T_40 ;
    %wait E_02a3de28;
    %load/vec4 v02a81218_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a81320_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v02a81110_0;
    %assign/vec4 v02a81320_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_02954200;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a81168_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_02954200;
T_42 ;
    %wait E_02a3dce8;
    %load/vec4 v02a81530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02a81168_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v02a818f8_0;
    %assign/vec4 v02a81168_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_02a83eb8;
T_43 ;
    %wait E_02a3db08;
    %load/vec4 v02a81638_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v02a813d0_0;
    %assign/vec4 v02a816e8_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_02a83eb8;
T_44 ;
    %wait E_02a3dbf8;
    %load/vec4 v02a81638_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v02a813d0_0;
    %assign/vec4 v02a814d8_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_02a83eb8;
T_45 ;
    %wait E_02a3dea0;
    %load/vec4 v02a81638_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v02a815e0_0;
    %assign/vec4 v02a81060_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_02a83eb8;
T_46 ;
    %wait E_02a3de50;
    %load/vec4 v02a81638_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v02a81a00_0;
    %assign/vec4 v02a81848_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_02a83eb8;
T_47 ;
    %wait E_02a3dea0;
    %load/vec4 v02a81638_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v02a81950_0;
    %assign/vec4 v02a81a58_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_02a84468;
T_48 ;
    %wait E_02a3dba8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v02a81270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_48.0, 9;
    %load/vec4 v02a816e8_0;
    %store/vec4 v02a81588_0, 0, 1;
T_48.0 ;
    %load/vec4 v02a814d8_0;
    %store/vec4 v02a81480_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_02a84468;
T_49 ;
    %wait E_02a3db80;
    %load/vec4 v02a817f0_0;
    %assign/vec4 v02a818a0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_02a84468;
T_50 ;
    %wait E_02a3def0;
    %load/vec4 v02a818a0_0;
    %assign/vec4 v02a819a8_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_02a84468;
T_51 ;
    %wait E_02a3dd88;
    %load/vec4 v02a819a8_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_51.0, 9;
    %load/vec4 v02a81060_0;
    %jmp/1 T_51.1, 9;
T_51.0 ; End of true expr.
    %load/vec4 v02a81848_0;
    %jmp/0 T_51.1, 9;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v02a81740_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_02a830e8;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02a866d0_0, 0, 32;
T_52.0 ;
    %load/vec4 v02a866d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a866d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v02a866d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
    %load/vec4 v02a866d0_0;
    %addi 1, 0, 32;
    %store/vec4 v02a866d0_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_02a830e8;
T_53 ;
    %wait E_02a3db58;
    %load/vec4 v02a86e08_0;
    %load/vec4 v02a86990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 0, 2;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 0, 4;
T_53.2 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 1, 2;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.4 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 2, 3;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.6 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.8, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 3, 3;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.8 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.10, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 4, 4;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.10 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.12, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 5, 4;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.12 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.14, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 6, 4;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.14 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.16, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 7, 4;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.16 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 8, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.18 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.20, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 9, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.20 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.22, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 10, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.22 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.24, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 11, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.24 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.26, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 12, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.26 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.28, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 13, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.28 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.30, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 14, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.30 ;
    %load/vec4 v02a86a40_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.32, 8;
    %load/vec4 v02a867d8_0;
    %parti/s 1, 15, 5;
    %load/vec4 v02a86938_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a86ba0, 4, 5;
T_53.32 ;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_02a830e8;
T_54 ;
    %wait E_02a3df40;
    %load/vec4 v02a868e0_0;
    %load/vec4 v02a86678_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v02a86d58_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v02a86ba0, 4;
    %load/vec4 v02a86f68_0;
    %inv;
    %and;
    %assign/vec4 v02a86af0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_02a83d18;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02a85230_0, 0, 32;
T_55.0 ;
    %load/vec4 v02a85230_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a85230_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v02a85230_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
    %load/vec4 v02a85230_0;
    %addi 1, 0, 32;
    %store/vec4 v02a85230_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_02a83d18;
T_56 ;
    %wait E_02a3dc70;
    %load/vec4 v02a85288_0;
    %load/vec4 v02a856a8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v02a85700_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 0, 2;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 0, 4;
T_56.2 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 1, 2;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.4 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 2, 3;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.6 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.8, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 3, 3;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.8 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.10, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 4, 4;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.10 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.12, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 5, 4;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.12 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.14, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 6, 4;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.14 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 7, 4;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.16 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.18, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 8, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.18 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 9, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.20 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.22, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 10, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.22 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.24, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 11, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.24 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.26, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 12, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.26 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.28, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 13, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.28 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.30, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 14, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.30 ;
    %load/vec4 v02a85700_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.32, 8;
    %load/vec4 v02a85650_0;
    %parti/s 1, 15, 5;
    %load/vec4 v02a85338_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a85078, 4, 5;
T_56.32 ;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_02a83d18;
T_57 ;
    %wait E_02a3df90;
    %load/vec4 v02a85a18_0;
    %load/vec4 v02a859c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v02a85968_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v02a85078, 4;
    %load/vec4 v02a85128_0;
    %inv;
    %and;
    %assign/vec4 v02a85180_0, 0;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_02a84948;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02a8d6e8_0, 0, 32;
T_58.0 ;
    %load/vec4 v02a8d6e8_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_58.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v02a8d6e8_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v02a8d6e8_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
    %load/vec4 v02a8d6e8_0;
    %addi 1, 0, 32;
    %store/vec4 v02a8d6e8_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
    .scope S_02a84948;
T_59 ;
    %wait E_02a3e3f0;
    %load/vec4 v02a8d008_0;
    %load/vec4 v02a8d2c8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 0, 4;
T_59.2 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.4 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.6 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.8 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.10, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.10 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.12, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.12 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.14, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.14 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.16, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.16 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.18, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.18 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.20, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.20 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.22, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.22 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.24, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.24 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.26, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.26 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.28, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.28 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.30, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.30 ;
    %load/vec4 v02a8d428_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.32, 8;
    %load/vec4 v02a8d3d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v02a8d378_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v02a8d110, 4, 5;
T_59.32 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_02a84948;
T_60 ;
    %wait E_02a3e3c8;
    %load/vec4 v02a8d270_0;
    %load/vec4 v02a85860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v02a855f8_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v02a8d110, 4;
    %load/vec4 v02a8cf58_0;
    %inv;
    %and;
    %assign/vec4 v02a8d638_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_02a83f88;
T_61 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v02a8b850_0, 0, 12;
    %end;
    .thread T_61;
    .scope S_02a83f88;
T_62 ;
    %wait E_02a3e300;
    %load/vec4 v02a8b7f8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v02a8b850_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v02a8be28_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v02a8b958_0;
    %assign/vec4 v02a8b850_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v02a8b7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %load/vec4 v02a8b850_0;
    %addi 1, 0, 12;
    %assign/vec4 v02a8b850_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v02a8b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %load/vec4 v02a8b850_0;
    %assign/vec4 v02a8b850_0, 0;
T_62.6 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_02a83f88;
T_63 ;
    %wait E_02a3e080;
    %load/vec4 v02a8b850_0;
    %pad/u 32;
    %cmpi/e 4096, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v02a8b850_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_02a834f8;
T_64 ;
    %vpi_call 12 9 "$readmemh", "memory_rom.list", v02a8c350 {0 0 0};
    %end;
    .thread T_64;
    .scope S_02a842c8;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02a8c6c0_0, 0, 8;
    %end;
    .thread T_65;
    .scope S_02a842c8;
T_66 ;
    %wait E_02a3e210;
    %load/vec4 v02a8ca88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02a8c6c0_0, 0, 8;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_02a842c8;
T_67 ;
    %wait E_02a3e0f8;
    %load/vec4 v02a8ca88_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02a8c6c0_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v02a8c508_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %load/vec4 v02a8c668_0;
    %assign/vec4 v02a8c6c0_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v02a8c508_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.4, 4;
    %load/vec4 v02a8c6c0_0;
    %assign/vec4 v02a8c6c0_0, 0;
T_67.4 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_02a847a8;
T_68 ;
    %wait E_02a3e300;
    %load/vec4 v02a8c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02a8c2f8_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v02a8c2f8_0;
    %inv;
    %assign/vec4 v02a8c2f8_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_02a83838;
T_69 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v02a8c560_0, 0, 2;
    %end;
    .thread T_69;
    .scope S_02a83838;
T_70 ;
    %wait E_02a3e300;
    %load/vec4 v02a8c458_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v02a8c560_0, 0, 2;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v02a8ca30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_70.2, 4;
    %load/vec4 v02a8c610_0;
    %store/vec4 v02a8c560_0, 0, 2;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v02a8c560_0;
    %store/vec4 v02a8c560_0, 0, 2;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_02a84058;
T_71 ;
    %wait E_02a3e0a8;
    %load/vec4 v02a8bf88_0;
    %dup/vec4;
    %pushi/vec4 0, 126, 7;
    %cmp/x;
    %jmp/1 T_71.0, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 7;
    %cmp/x;
    %jmp/1 T_71.1, 4;
    %dup/vec4;
    %pushi/vec4 1, 2, 7;
    %cmp/x;
    %jmp/1 T_71.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 7;
    %cmp/x;
    %jmp/1 T_71.3, 4;
    %dup/vec4;
    %pushi/vec4 9, 2, 7;
    %cmp/x;
    %jmp/1 T_71.4, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/x;
    %jmp/1 T_71.5, 4;
    %dup/vec4;
    %pushi/vec4 25, 6, 7;
    %cmp/x;
    %jmp/1 T_71.6, 4;
    %dup/vec4;
    %pushi/vec4 33, 6, 7;
    %cmp/x;
    %jmp/1 T_71.7, 4;
    %dup/vec4;
    %pushi/vec4 41, 6, 7;
    %cmp/x;
    %jmp/1 T_71.8, 4;
    %dup/vec4;
    %pushi/vec4 49, 6, 7;
    %cmp/x;
    %jmp/1 T_71.9, 4;
    %dup/vec4;
    %pushi/vec4 57, 6, 7;
    %cmp/x;
    %jmp/1 T_71.10, 4;
    %dup/vec4;
    %pushi/vec4 67, 4, 7;
    %cmp/x;
    %jmp/1 T_71.11, 4;
    %dup/vec4;
    %pushi/vec4 65, 4, 7;
    %cmp/x;
    %jmp/1 T_71.12, 4;
    %dup/vec4;
    %pushi/vec4 75, 4, 7;
    %cmp/x;
    %jmp/1 T_71.13, 4;
    %dup/vec4;
    %pushi/vec4 73, 4, 7;
    %cmp/x;
    %jmp/1 T_71.14, 4;
    %dup/vec4;
    %pushi/vec4 81, 6, 7;
    %cmp/x;
    %jmp/1 T_71.15, 4;
    %dup/vec4;
    %pushi/vec4 89, 6, 7;
    %cmp/x;
    %jmp/1 T_71.16, 4;
    %dup/vec4;
    %pushi/vec4 97, 6, 7;
    %cmp/x;
    %jmp/1 T_71.17, 4;
    %dup/vec4;
    %pushi/vec4 105, 6, 7;
    %cmp/x;
    %jmp/1 T_71.18, 4;
    %dup/vec4;
    %pushi/vec4 113, 6, 7;
    %cmp/x;
    %jmp/1 T_71.19, 4;
    %dup/vec4;
    %pushi/vec4 121, 6, 7;
    %cmp/x;
    %jmp/1 T_71.20, 4;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.0 ;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.1 ;
    %pushi/vec4 2056, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.2 ;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.3 ;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.4 ;
    %pushi/vec4 2056, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.5 ;
    %pushi/vec4 578, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.6 ;
    %pushi/vec4 4704, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.7 ;
    %pushi/vec4 1666, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.8 ;
    %pushi/vec4 1668, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.9 ;
    %pushi/vec4 5792, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.10 ;
    %pushi/vec4 4152, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.11 ;
    %pushi/vec4 2056, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.12 ;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.13 ;
    %pushi/vec4 4104, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.14 ;
    %pushi/vec4 2056, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.15 ;
    %pushi/vec4 1730, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.16 ;
    %pushi/vec4 5856, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.17 ;
    %pushi/vec4 2056, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.18 ;
    %pushi/vec4 9, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.19 ;
    %pushi/vec4 1794, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.20 ;
    %pushi/vec4 5920, 0, 13;
    %store/vec4 v02a8bb10_0, 0, 13;
    %jmp T_71.22;
T_71.22 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_02a835c8;
T_72 ;
    %wait E_02a3e170;
    %load/vec4 v02a8c198_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v02a8c140_0, 0, 4;
    %jmp T_72.2;
T_72.0 ;
    %load/vec4 v02a8c0e8_0;
    %store/vec4 v02a8c140_0, 0, 4;
    %jmp T_72.2;
T_72.2 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_02a84878;
T_73 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8ba08_0, 0, 4;
    %end;
    .thread T_73;
    .scope S_02a84878;
T_74 ;
    %wait E_02a3e030;
    %load/vec4 v02a8bc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8ba08_0, 0, 4;
T_74.0 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_02a84878;
T_75 ;
    %wait E_02a3e0f8;
    %load/vec4 v02a8bc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8ba08_0, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v02a8bcc8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.2, 4;
    %load/vec4 v02a8c038_0;
    %assign/vec4 v02a8ba08_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v02a8bcc8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_75.4, 4;
    %load/vec4 v02a8ba08_0;
    %assign/vec4 v02a8ba08_0, 0;
T_75.4 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_02a83768;
T_76 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8bed8_0, 0, 4;
    %end;
    .thread T_76;
    .scope S_02a83768;
T_77 ;
    %wait E_02a3e1c0;
    %load/vec4 v02a8c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.0 ;
    %load/vec4 v02a8d530_0;
    %pad/u 5;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.1 ;
    %load/vec4 v02a8cf00_0;
    %pad/u 5;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.2 ;
    %load/vec4 v02a8d530_0;
    %pad/u 5;
    %load/vec4 v02a8cf00_0;
    %pad/u 5;
    %add;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.3 ;
    %load/vec4 v02a8d530_0;
    %pad/u 5;
    %load/vec4 v02a8cf00_0;
    %pad/u 5;
    %sub;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.4 ;
    %load/vec4 v02a8d530_0;
    %pad/u 5;
    %load/vec4 v02a8cf00_0;
    %pad/u 5;
    %and;
    %inv;
    %store/vec4 v02a8b8a8_0, 0, 5;
    %jmp T_77.6;
T_77.6 ;
    %pop/vec4 1;
    %load/vec4 v02a8c1f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a8bb68_0, 0, 1;
    %jmp T_77.10;
T_77.7 ;
    %load/vec4 v02a8b8a8_0;
    %parti/s 1, 4, 4;
    %store/vec4 v02a8bb68_0, 0, 1;
    %jmp T_77.10;
T_77.8 ;
    %load/vec4 v02a8cf00_0;
    %load/vec4 v02a8d530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v02a8bb68_0, 0, 1;
    %jmp T_77.10;
T_77.10 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_02a83de8;
T_78 ;
    %wait E_02a3e418;
    %load/vec4 v02a8b900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v02a8c090_0, 0, 4;
    %jmp T_78.2;
T_78.0 ;
    %load/vec4 v02a8bd78_0;
    %store/vec4 v02a8c090_0, 0, 4;
    %jmp T_78.2;
T_78.2 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_02a83aa8;
T_79 ;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02a8d9a8, 4, 0;
    %end;
    .thread T_79;
    .scope S_02a83aa8;
T_80 ;
    %wait E_02a3e490;
    %load/vec4 v02a8e190_0;
    %load/vec4 v02a8dab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v02a8e088_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v02a8d9a8, 4;
    %store/vec4 v02a8e0e0_0, 0, 4;
T_80.0 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_02a83aa8;
T_81 ;
    %wait E_02a3e468;
    %load/vec4 v02a8e190_0;
    %load/vec4 v02a8dab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v02a8de78_0;
    %load/vec4 v02a8e088_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v02a8d9a8, 4, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_02a84608;
T_82 ;
    %wait E_02a3e120;
    %load/vec4 v02a8c878_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v02a8c820_0, 0, 4;
    %jmp T_82.2;
T_82.0 ;
    %load/vec4 v02a8c7c8_0;
    %store/vec4 v02a8c820_0, 0, 4;
    %jmp T_82.2;
T_82.2 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_02a83428;
T_83 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8c770_0, 0, 4;
    %end;
    .thread T_83;
    .scope S_02a83428;
T_84 ;
    %wait E_02a3e030;
    %load/vec4 v02a8cae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_84.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8c770_0, 0, 4;
T_84.0 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_02a83428;
T_85 ;
    %wait E_02a3e0f8;
    %load/vec4 v02a8cae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_85.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8c770_0, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v02a8cb38_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_85.2, 4;
    %load/vec4 v02a8cd48_0;
    %assign/vec4 v02a8c770_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v02a8cb38_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_85.4, 4;
    %load/vec4 v02a8c770_0;
    %assign/vec4 v02a8c770_0, 0;
T_85.4 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_02953b80;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a8e558_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_02953b80;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a8ead8_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_02953b80;
T_88 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02a8e8c8_0, 0, 4;
    %end;
    .thread T_88;
    .scope S_02953b80;
T_89 ;
    %delay 1, 0;
    %load/vec4 v02a8e558_0;
    %inv;
    %store/vec4 v02a8e558_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_02953b80;
T_90 ;
    %vpi_call 4 21 "$display", "CLK\011 phase\011 reset\011 opcode\011 operand\011 data_bus\011 acumulador\011 zero\011 carry\011 input\011 output\011 rom_out\011 pc_out\011 pc_in\011 loadPC\011 incPC\011" {0 0 0};
    %vpi_call 4 22 "$monitor", "%b\011 %b\011 %b\011 %h\011 %h\011          %h\011          %h\011          %d\011   %d\011   %h\011   %h\011      %h\011 %h\011 %h\011   %h\011  %h\011", v02a8e558_0, v02a8e768_0, v02a8ead8_0, v02a8e920_0, v02a8e608_0, v02a8e9d0_0, v02a8ece8_0, v02a8eb88_0, v02a8e6b8_0, v02a8e8c8_0, v02a8e978_0, v02a8e660_0, v02a8ed40_0, v02a8eea0_0, v02a8e710_0, v02a8ea80_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02a8ead8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02a8ead8_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v02a8e8c8_0, 0, 4;
    %delay 100, 0;
    %delay 1, 0;
    %vpi_call 4 28 "$finish" {0 0 0};
    %end;
    .thread T_90;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Decode.v";
    "C:\Users\cabal\.apio\packages\toolchain-iverilog\vlib\cells_sim.v";
    "top_tb.v";
    "Conectar.v";
    "ALU.v";
    "ACUMULADOR.v";
    "BUS_DRIVER_MODULE.v";
    "Contador.v";
    "DEECODE_FINAL.V";
    "FetchFF.v";
    "MEMORIA_ROM7.v";
    "ram.V";
