/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [37:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = in_data[178] ? celloutsig_1_1z[1] : celloutsig_1_0z;
  assign celloutsig_0_4z = !(celloutsig_0_2z[3] ? in_data[49] : in_data[13]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z[2] : celloutsig_1_0z);
  assign celloutsig_0_3z = ~celloutsig_0_2z[1];
  assign celloutsig_1_9z = ~celloutsig_1_8z[0];
  assign celloutsig_0_0z = ~((in_data[49] | in_data[77]) & in_data[24]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[180]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_19z = celloutsig_1_14z[0] ^ celloutsig_1_0z;
  assign celloutsig_0_5z = { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, 2'h3, celloutsig_0_4z, celloutsig_0_2z, 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, 1'h1, celloutsig_0_0z } + { in_data[74:61], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[125:97], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z } + { in_data[165:129], celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[152], celloutsig_1_1z, celloutsig_1_5z } + { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z };
  reg [14:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _12_ <= 15'h0000;
    else _12_ <= celloutsig_0_5z[17:3];
  assign out_data[46:32] = _12_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_1_6z[23:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[177:162] || { in_data[145:132], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~ _00_[15:7];
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[22:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[150:148] >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[67:64], 2'h3 } >> { in_data[74:71], 1'h1, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_14z[7], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z } ^ { celloutsig_1_14z[2], celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_5z[8:6] ^ { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_1_0z = ~((in_data[120] & in_data[148]) | in_data[148]);
  assign { out_data[131:128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
