$date
	Sun Mar 30 12:29:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_rx_tb $end
$var wire 8 ! command_byte [7:0] $end
$var wire 1 " byte_ready $end
$var reg 1 # cs $end
$var reg 1 $ mosi $end
$var reg 1 % sclk $end
$scope module uut $end
$var wire 8 & command_byte [7:0] $end
$var wire 1 # cs $end
$var wire 1 $ mosi $end
$var wire 1 % sclk $end
$var reg 3 ' bit_count [2:0] $end
$var reg 1 " byte_ready $end
$var reg 8 ( shift_reg [7:0] $end
$upscope $end
$scope task send_spi_byte $end
$var reg 8 ) data [7:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
b0 '
b0 &
0%
0$
1#
0"
b0 !
$end
#40000
0#
b10100101 )
#45000
b111 *
#55000
1%
1$
#65000
b1 '
b1 !
b1 &
b1 (
0%
b110 *
#75000
1%
0$
#85000
b10 '
b10 !
b10 &
b10 (
0%
b101 *
#95000
1%
1$
#105000
b11 '
b101 !
b101 &
b101 (
0%
b100 *
#115000
1%
0$
#125000
b100 '
b1010 !
b1010 &
b1010 (
0%
b11 *
#135000
1%
#145000
b101 '
b10100 !
b10100 &
b10100 (
0%
b10 *
#155000
1%
1$
#165000
b110 '
b101001 !
b101001 &
b101001 (
0%
b1 *
#175000
1%
0$
#185000
b111 '
b1010010 !
b1010010 &
b1010010 (
0%
b0 *
#195000
1%
1$
#205000
1"
b0 '
b10100101 !
b10100101 &
b10100101 (
0%
b11111111111111111111111111111111 *
#215000
0"
b0 !
b0 &
b0 (
1#
#275000
0#
b10110011 )
#280000
b111 *
#290000
1%
#300000
b1 '
b1 !
b1 &
b1 (
0%
b110 *
#310000
1%
0$
#320000
b10 '
b10 !
b10 &
b10 (
0%
b101 *
#330000
1%
1$
#340000
b11 '
b101 !
b101 &
b101 (
0%
b100 *
#350000
1%
#360000
b100 '
b1011 !
b1011 &
b1011 (
0%
b11 *
#370000
1%
0$
#380000
b101 '
b10110 !
b10110 &
b10110 (
0%
b10 *
#390000
1%
#400000
b110 '
b101100 !
b101100 &
b101100 (
0%
b1 *
#410000
1%
1$
#420000
b111 '
b1011001 !
b1011001 &
b1011001 (
0%
b0 *
#430000
1%
#440000
1"
b0 '
b10110011 !
b10110011 &
b10110011 (
0%
b11111111111111111111111111111111 *
#450000
0"
b0 !
b0 &
b0 (
1#
#510000
