---
source_pdf: rp2350-datasheet-4.pdf
repository: llm_database
chapter: Chapter 12. Peripherals
section: 12.2.9. Clock synchronisation
pages: 996-996
type: technical_spec
generated_at: 2026-03-01T03:27:49.792955+00:00
---

# 12.2.9. Clock synchronisation

![Page 996 figure](images/fig_p0996.png)

12.2.9. Clock synchronisation

When two or more masters try to transfer information on the bus at the same time, they must arbitrate and synchronize

the SCL clock. All masters generate their own clock to transfer messages. Data is valid only during the high period of SCL

12.2. I2C
995
