#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbd72f04280 .scope module, "ram_tb" "ram_tb" 2 1;
 .timescale 0 0;
RS_0x7fbd72d322a8 .resolv tri, L_0x7fbd72f16600, L_0x7fbd72f16de0;
L_0x7fbd72f16720 .functor BUFZ 8, RS_0x7fbd72d322a8, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7fbd72d326f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fbd72f15b80_0 name=_ivl_0
v0x7fbd72f15c10_0 .var "addr_clr", 0 0;
v0x7fbd72f15ca0_0 .var "addr_en", 0 0;
v0x7fbd72f15d30_0 .var "addr_in", 3 0;
v0x7fbd72f15dc0_0 .var "addr_in_manual", 3 0;
v0x7fbd72f15e90_0 .var "clk", 0 0;
v0x7fbd72f15f20_0 .net8 "data", 7 0, RS_0x7fbd72d322a8;  2 drivers
v0x7fbd72f15fd0_0 .var "data_in", 7 0;
v0x7fbd72f16060_0 .var "data_in_manual", 7 0;
v0x7fbd72f16190_0 .net "data_out", 7 0, L_0x7fbd72f16720;  1 drivers
v0x7fbd72f16220_0 .var "dataout_en", 0 0;
v0x7fbd72f162b0_0 .var "load", 0 0;
v0x7fbd72f16340_0 .net "load_clked", 0 0, v0x7fbd72f15720_0;  1 drivers
v0x7fbd72f163f0_0 .var "load_manual", 0 0;
v0x7fbd72f164a0_0 .net "memory", 7 0, L_0x7fbd72f170c0;  1 drivers
v0x7fbd72f16550_0 .var "program_mode", 0 0;
L_0x7fbd72f16600 .functor MUXZ 8, v0x7fbd72f15fd0_0, o0x7fbd72d326f8, v0x7fbd72f16220_0, C4<>;
S_0x7fbd72f04400 .scope module, "inst" "ram" 2 14, 3 19 0, S_0x7fbd72f04280;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr_in";
    .port_info 1 /INPUT 4 "addr_in_manual";
    .port_info 2 /INPUT 1 "program_mode";
    .port_info 3 /INPUT 1 "addr_clr";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "addr_en";
    .port_info 6 /INPUT 1 "load_manual";
    .port_info 7 /INPUT 1 "load";
    .port_info 8 /INPUT 1 "dataout_en";
    .port_info 9 /INPUT 8 "data_in_manual";
    .port_info 10 /INOUT 8 "data";
    .port_info 11 /OUTPUT 8 "data_out";
    .port_info 12 /OUTPUT 1 "load_clked";
L_0x7fbd72f170c0 .functor BUFZ 8, L_0x7fbd72f16ec0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fbd72d63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd72f04830_0 .net *"_ivl_11", 1 0, L_0x7fbd72d63008;  1 drivers
o0x7fbd72d32038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fbd72f148f0_0 name=_ivl_12
v0x7fbd72f149a0_0 .net *"_ivl_16", 7 0, L_0x7fbd72f16ec0;  1 drivers
v0x7fbd72f14a60_0 .net *"_ivl_18", 5 0, L_0x7fbd72f16fa0;  1 drivers
L_0x7fbd72d63050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd72f14b10_0 .net *"_ivl_21", 1 0, L_0x7fbd72d63050;  1 drivers
v0x7fbd72f14c00_0 .net *"_ivl_6", 7 0, L_0x7fbd72f16b70;  1 drivers
v0x7fbd72f14cb0_0 .net *"_ivl_8", 5 0, L_0x7fbd72f16c30;  1 drivers
v0x7fbd72f14d60_0 .var "addr", 3 0;
v0x7fbd72f14e10_0 .net "addr_clr", 0 0, v0x7fbd72f15c10_0;  1 drivers
v0x7fbd72f14f20_0 .net "addr_en", 0 0, v0x7fbd72f15ca0_0;  1 drivers
v0x7fbd72f14fb0_0 .net "addr_in", 3 0, v0x7fbd72f15d30_0;  1 drivers
v0x7fbd72f15060_0 .net "addr_in_final", 3 0, L_0x7fbd72f16a50;  1 drivers
v0x7fbd72f15110_0 .net "addr_in_manual", 3 0, v0x7fbd72f15dc0_0;  1 drivers
v0x7fbd72f151c0_0 .net "clk", 0 0, v0x7fbd72f15e90_0;  1 drivers
v0x7fbd72f15260_0 .net8 "data", 7 0, RS_0x7fbd72d322a8;  alias, 2 drivers
v0x7fbd72f15310_0 .net "data_in_final", 7 0, L_0x7fbd72f16930;  1 drivers
v0x7fbd72f153c0_0 .net "data_in_manual", 7 0, v0x7fbd72f16060_0;  1 drivers
v0x7fbd72f15550_0 .net "data_out", 7 0, L_0x7fbd72f170c0;  alias, 1 drivers
v0x7fbd72f155e0_0 .net "dataout_en", 0 0, v0x7fbd72f16220_0;  1 drivers
v0x7fbd72f15680_0 .net "load", 0 0, v0x7fbd72f162b0_0;  1 drivers
v0x7fbd72f15720_0 .var "load_clked", 0 0;
v0x7fbd72f157c0_0 .net "load_en", 0 0, L_0x7fbd72f167b0;  1 drivers
v0x7fbd72f15860_0 .net "load_manual", 0 0, v0x7fbd72f163f0_0;  1 drivers
v0x7fbd72f15900 .array "memory", 0 16, 7 0;
v0x7fbd72f159a0_0 .net "program_mode", 0 0, v0x7fbd72f16550_0;  1 drivers
E_0x7fbd72f04770 .event edge, v0x7fbd72f157c0_0, v0x7fbd72f15310_0, v0x7fbd72f15060_0;
E_0x7fbd72f047a0 .event edge, v0x7fbd72f14e10_0;
E_0x7fbd72f047e0 .event posedge, v0x7fbd72f151c0_0;
L_0x7fbd72f167b0 .functor MUXZ 1, v0x7fbd72f15720_0, v0x7fbd72f163f0_0, v0x7fbd72f16550_0, C4<>;
L_0x7fbd72f16930 .functor MUXZ 8, RS_0x7fbd72d322a8, v0x7fbd72f16060_0, v0x7fbd72f16550_0, C4<>;
L_0x7fbd72f16a50 .functor MUXZ 4, v0x7fbd72f14d60_0, v0x7fbd72f15dc0_0, v0x7fbd72f16550_0, C4<>;
L_0x7fbd72f16b70 .array/port v0x7fbd72f15900, L_0x7fbd72f16c30;
L_0x7fbd72f16c30 .concat [ 4 2 0 0], L_0x7fbd72f16a50, L_0x7fbd72d63008;
L_0x7fbd72f16de0 .functor MUXZ 8, o0x7fbd72d32038, L_0x7fbd72f16b70, v0x7fbd72f16220_0, C4<>;
L_0x7fbd72f16ec0 .array/port v0x7fbd72f15900, L_0x7fbd72f16fa0;
L_0x7fbd72f16fa0 .concat [ 4 2 0 0], L_0x7fbd72f16a50, L_0x7fbd72d63050;
    .scope S_0x7fbd72f04400;
T_0 ;
    %wait E_0x7fbd72f047e0;
    %load/vec4 v0x7fbd72f15680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f15720_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15720_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15720_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbd72f04400;
T_1 ;
    %wait E_0x7fbd72f047e0;
    %load/vec4 v0x7fbd72f14f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbd72f14fb0_0;
    %store/vec4 v0x7fbd72f14d60_0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbd72f04400;
T_2 ;
    %wait E_0x7fbd72f047a0;
    %load/vec4 v0x7fbd72f14e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd72f14d60_0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fbd72f04400;
T_3 ;
    %wait E_0x7fbd72f04770;
    %load/vec4 v0x7fbd72f157c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fbd72f15310_0;
    %load/vec4 v0x7fbd72f15060_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbd72f15900, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbd72f04280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15e90_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fbd72f15e90_0;
    %inv;
    %store/vec4 v0x7fbd72f15e90_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0x7fbd72f04280;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f16550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f163f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f16220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbd72f16060_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd72f15dc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15c10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7fbd72f16060_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f163f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f163f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f16220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbd72f15dc0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x7fbd72f16060_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f163f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f163f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd72f15dc0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f16550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f16220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f162b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fbd72f15d30_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fbd72f15fd0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f162b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f162b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x7fbd72f15fd0_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f16220_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbd72f15d30_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f15c10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd72f15c10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd72f15ca0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fbd72f04280;
T_6 ;
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fbd72f15d30_0, v0x7fbd72f15dc0_0, v0x7fbd72f16550_0, v0x7fbd72f15c10_0, v0x7fbd72f15e90_0, v0x7fbd72f15ca0_0, v0x7fbd72f163f0_0, v0x7fbd72f162b0_0, v0x7fbd72f16220_0, v0x7fbd72f16060_0, v0x7fbd72f15f20_0, v0x7fbd72f15fd0_0, v0x7fbd72f16190_0, v0x7fbd72f164a0_0, v0x7fbd72f16340_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram.v";
