//
// File created by:  irun
// Do not modify this file
//
TESTBENCH.v
-define
RTL
-debug
-incdir
/usr/synthesis/dw/sim_ver/
