Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 25 20:26:19 2022
| Host         : DESKTOP-OJ12GV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_LCD_IP_timing_summary_routed.rpt -pb Top_Level_LCD_IP_timing_summary_routed.pb -rpx Top_Level_LCD_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_LCD_IP
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       133         
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (347)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There are 133 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (347)
--------------------------------------------------
 There are 347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  349          inf        0.000                      0                  349           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           349 Endpoints
Min Delay           349 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 3.620ns (54.897%)  route 2.974ns (45.103%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE                         0.000     0.000 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/C
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.983     1.461    INST_LCD/inst_i2cm/FSM_onehot_state_reg_n_0_[8]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.325     1.786 r  INST_LCD/inst_i2cm/ja_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.991     3.777    ja_OBUF[2]
    T19                  OBUFT (Prop_obuft_I_O)       2.817     6.593 r  ja_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     6.593    ja[2]
    T19                                                               r  ja[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 2.371ns (38.566%)  route 3.777ns (61.434%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    INST_LCD/inst_i2cm/delay_reg[24]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.148 r  INST_LCD/inst_i2cm/delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.148    INST_LCD/inst_i2cm_n_29
    SLICE_X37Y9          FDRE                                         r  INST_LCD/delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 2.350ns (38.355%)  route 3.777ns (61.645%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    INST_LCD/inst_i2cm/delay_reg[24]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.127 r  INST_LCD/inst_i2cm/delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.127    INST_LCD/inst_i2cm_n_27
    SLICE_X37Y9          FDRE                                         r  INST_LCD/delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/seq_cntr_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/seq_cntr_reg_rep/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 1.090ns (17.881%)  route 5.006ns (82.119%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE                         0.000     0.000 r  INST_LCD/seq_cntr_reg[21]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  INST_LCD/seq_cntr_reg[21]/Q
                         net (fo=4, routed)           0.819     1.238    INST_LCD/seq_cntr_reg_n_0_[21]
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.299     1.537 r  INST_LCD/seq_cntr[31]_i_9/O
                         net (fo=1, routed)           0.820     2.357    INST_LCD/seq_cntr[31]_i_9_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.481 r  INST_LCD/seq_cntr[31]_i_5/O
                         net (fo=1, routed)           0.969     3.450    INST_LCD/seq_cntr[31]_i_5_n_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.574 f  INST_LCD/seq_cntr[31]_i_4/O
                         net (fo=38, routed)          1.574     5.148    INST_LCD/seq_cntr[31]_i_4_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.124     5.272 r  INST_LCD/seq_cntr_reg_rep_i_5/O
                         net (fo=1, routed)           0.824     6.096    INST_LCD/seq_cntr_reg_rep_i_5_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  INST_LCD/seq_cntr_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 2.276ns (37.602%)  route 3.777ns (62.398%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    INST_LCD/inst_i2cm/delay_reg[24]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.053 r  INST_LCD/inst_i2cm/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.053    INST_LCD/inst_i2cm_n_28
    SLICE_X37Y9          FDRE                                         r  INST_LCD/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 2.260ns (37.436%)  route 3.777ns (62.564%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    INST_LCD/inst_i2cm/delay_reg[24]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.037 r  INST_LCD/inst_i2cm/delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.037    INST_LCD/inst_i2cm_n_30
    SLICE_X37Y9          FDRE                                         r  INST_LCD/delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 2.257ns (37.405%)  route 3.777ns (62.595%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.034 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.034    INST_LCD/inst_i2cm_n_25
    SLICE_X37Y8          FDRE                                         r  INST_LCD/delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 2.236ns (37.186%)  route 3.777ns (62.814%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.013 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.013    INST_LCD/inst_i2cm_n_23
    SLICE_X37Y8          FDRE                                         r  INST_LCD/delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 2.162ns (36.404%)  route 3.777ns (63.596%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.939 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.939    INST_LCD/inst_i2cm_n_24
    SLICE_X37Y8          FDRE                                         r  INST_LCD/delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 2.146ns (36.232%)  route 3.777ns (63.768%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[4]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INST_LCD/delay_reg[4]/Q
                         net (fo=2, routed)           0.824     1.280    INST_LCD/delay_reg[4]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.404 r  INST_LCD/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.674     2.078    INST_LCD/FSM_onehot_state[2]_i_7_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     2.202 r  INST_LCD/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.639     2.842    INST_LCD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.966 r  INST_LCD/FSM_onehot_state[2]_i_2/O
                         net (fo=51, routed)          1.639     4.605    INST_LCD/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.124     4.729 r  INST_LCD/delay[0]_i_3/O
                         net (fo=1, routed)           0.000     4.729    INST_LCD/delay[0]_i_3_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.130 r  INST_LCD/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.130    INST_LCD/inst_i2cm/CO[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  INST_LCD/inst_i2cm/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    INST_LCD/inst_i2cm/delay_reg[4]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.358 r  INST_LCD/inst_i2cm/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    INST_LCD/inst_i2cm/delay_reg[8]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  INST_LCD/inst_i2cm/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    INST_LCD/inst_i2cm/delay_reg[12]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  INST_LCD/inst_i2cm/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    INST_LCD/inst_i2cm/delay_reg[16]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    INST_LCD/inst_i2cm/delay_reg[20]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.923 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.923    INST_LCD/inst_i2cm_n_26
    SLICE_X37Y8          FDRE                                         r  INST_LCD/delay_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST_LCD/data_wr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/inst_i2cm/data_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.021%)  route 0.131ns (46.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE                         0.000     0.000 r  INST_LCD/data_wr_sig_reg[7]/C
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  INST_LCD/data_wr_sig_reg[7]/Q
                         net (fo=2, routed)           0.131     0.279    INST_LCD/inst_i2cm/Q[7]
    SLICE_X32Y5          FDRE                                         r  INST_LCD/inst_i2cm/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/data_wr_sig_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/inst_i2cm/data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE                         0.000     0.000 r  INST_LCD/data_wr_sig_reg[4]/C
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  INST_LCD/data_wr_sig_reg[4]/Q
                         net (fo=2, routed)           0.121     0.285    INST_LCD/inst_i2cm/Q[4]
    SLICE_X32Y7          FDRE                                         r  INST_LCD/inst_i2cm/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/data_wr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/inst_i2cm/data_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE                         0.000     0.000 r  INST_LCD/data_wr_sig_reg[6]/C
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  INST_LCD/data_wr_sig_reg[6]/Q
                         net (fo=2, routed)           0.124     0.288    INST_LCD/inst_i2cm/Q[6]
    SLICE_X32Y7          FDRE                                         r  INST_LCD/inst_i2cm/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.945%)  route 0.094ns (31.055%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE                         0.000     0.000 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.094     0.258    INST_LCD/inst_i2cm/FSM_onehot_state_reg_n_0_[4]
    SLICE_X33Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  INST_LCD/inst_i2cm/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    INST_LCD/inst_i2cm/bit_cnt[1]_i_1_n_0
    SLICE_X33Y3          FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/data_wr_sig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/inst_i2cm/data_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.191%)  route 0.185ns (56.809%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE                         0.000     0.000 r  INST_LCD/data_wr_sig_reg[2]/C
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INST_LCD/data_wr_sig_reg[2]/Q
                         net (fo=2, routed)           0.185     0.326    INST_LCD/inst_i2cm/Q[2]
    SLICE_X32Y5          FDRE                                         r  INST_LCD/inst_i2cm/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            INST_LCD/inst_i2cm/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDPE                         0.000     0.000 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/C
    SLICE_X32Y2          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.128     0.292    INST_LCD/inst_i2cm/FSM_onehot_state_reg_n_0_[0]
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  INST_LCD/inst_i2cm/busy_i_1/O
                         net (fo=1, routed)           0.000     0.337    INST_LCD/inst_i2cm/busy_i_1_n_0
    SLICE_X33Y2          FDPE                                         r  INST_LCD/inst_i2cm/busy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE                         0.000     0.000 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.129     0.293    INST_LCD/inst_i2cm/FSM_onehot_state_reg_n_0_[2]
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  INST_LCD/inst_i2cm/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    INST_LCD/inst_i2cm/bit_cnt[2]_i_1_n_0
    SLICE_X33Y3          FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE                         0.000     0.000 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.130     0.294    INST_LCD/inst_i2cm/FSM_onehot_state_reg_n_0_[2]
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.339 r  INST_LCD/inst_i2cm/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    INST_LCD/inst_i2cm/bit_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[24]/C
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INST_LCD/delay_reg[24]/Q
                         net (fo=3, routed)           0.078     0.219    INST_LCD/inst_i2cm/delay_reg[15]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  INST_LCD/inst_i2cm/delay_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    INST_LCD/inst_i2cm_n_25
    SLICE_X37Y8          FDRE                                         r  INST_LCD/delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST_LCD/delay_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INST_LCD/delay_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE                         0.000     0.000 r  INST_LCD/delay_reg[20]/C
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INST_LCD/delay_reg[20]/Q
                         net (fo=3, routed)           0.079     0.220    INST_LCD/inst_i2cm/delay_reg[11]
    SLICE_X37Y7          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  INST_LCD/inst_i2cm/delay_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    INST_LCD/inst_i2cm_n_21
    SLICE_X37Y7          FDSE                                         r  INST_LCD/delay_reg[21]/D
  -------------------------------------------------------------------    -------------------





