<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2327" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2327{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2327{left:414px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3_2327{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2327{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2327{left:70px;bottom:1088px;letter-spacing:-0.13px;}
#t6_2327{left:70px;bottom:1063px;letter-spacing:-0.11px;}
#t7_2327{left:70px;bottom:1027px;letter-spacing:-0.12px;}
#t8_2327{left:70px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_2327{left:70px;bottom:990px;}
#ta_2327{left:83px;bottom:989px;letter-spacing:0.12px;}
#tb_2327{left:98px;bottom:990px;}
#tc_2327{left:70px;bottom:953px;letter-spacing:-0.13px;}
#td_2327{left:133px;bottom:953px;letter-spacing:0.02px;}
#te_2327{left:148px;bottom:953px;letter-spacing:-0.12px;}
#tf_2327{left:70px;bottom:935px;letter-spacing:-0.11px;}
#tg_2327{left:125px;bottom:934px;letter-spacing:0.12px;}
#th_2327{left:140px;bottom:935px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ti_2327{left:70px;bottom:898px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tj_2327{left:104px;bottom:898px;letter-spacing:0.02px;}
#tk_2327{left:120px;bottom:898px;letter-spacing:-0.11px;}
#tl_2327{left:91px;bottom:880px;letter-spacing:-0.11px;}
#tm_2327{left:118px;bottom:862px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tn_2327{left:160px;bottom:861px;letter-spacing:0.11px;}
#to_2327{left:176px;bottom:862px;letter-spacing:-0.11px;}
#tp_2327{left:146px;bottom:843px;}
#tq_2327{left:155px;bottom:843px;letter-spacing:0.02px;}
#tr_2327{left:170px;bottom:843px;letter-spacing:-0.13px;}
#ts_2327{left:146px;bottom:825px;letter-spacing:-0.12px;}
#tt_2327{left:202px;bottom:824px;letter-spacing:0.11px;}
#tu_2327{left:217px;bottom:825px;letter-spacing:-0.12px;}
#tv_2327{left:146px;bottom:807px;letter-spacing:-0.12px;}
#tw_2327{left:202px;bottom:806px;letter-spacing:0.11px;}
#tx_2327{left:217px;bottom:807px;letter-spacing:-0.12px;}
#ty_2327{left:146px;bottom:788px;letter-spacing:-0.11px;}
#tz_2327{left:231px;bottom:788px;letter-spacing:0.02px;}
#t10_2327{left:247px;bottom:788px;letter-spacing:-0.13px;}
#t11_2327{left:91px;bottom:770px;letter-spacing:-0.11px;}
#t12_2327{left:118px;bottom:752px;letter-spacing:-0.11px;}
#t13_2327{left:204px;bottom:751px;letter-spacing:0.02px;}
#t14_2327{left:219px;bottom:752px;}
#t15_2327{left:91px;bottom:733px;letter-spacing:-0.11px;}
#t16_2327{left:118px;bottom:715px;letter-spacing:-0.11px;}
#t17_2327{left:204px;bottom:714px;letter-spacing:0.02px;}
#t18_2327{left:219px;bottom:715px;letter-spacing:-0.13px;}
#t19_2327{left:70px;bottom:697px;letter-spacing:-0.13px;}
#t1a_2327{left:193px;bottom:696px;letter-spacing:0.02px;}
#t1b_2327{left:209px;bottom:697px;}
#t1c_2327{left:70px;bottom:661px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1d_2327{left:70px;bottom:637px;letter-spacing:-0.14px;}
#t1e_2327{left:70px;bottom:619px;letter-spacing:-0.14px;}
#t1f_2327{left:70px;bottom:600px;letter-spacing:-0.14px;}
#t1g_2327{left:70px;bottom:565px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1h_2327{left:70px;bottom:542px;letter-spacing:-0.16px;}
#t1i_2327{left:70px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1j_2327{left:70px;bottom:484px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1k_2327{left:70px;bottom:463px;letter-spacing:-0.21px;}
#t1l_2327{left:211px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1m_2327{left:70px;bottom:441px;letter-spacing:-0.22px;}
#t1n_2327{left:211px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.44px;}

.s1_2327{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2327{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2327{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2327{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s5_2327{font-size:15px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_2327{font-size:14px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2327" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2327Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2327" style="-webkit-user-select: none;"><object width="935" height="1210" data="2327/2327.svg" type="image/svg+xml" id="pdf2327" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2327" class="t s1_2327">VP4DPWSSD—Dot Product of Signed Words With Dword Accumulation (4-Iterations) </span>
<span id="t2_2327" class="t s2_2327">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2327" class="t s1_2327">Vol. 2D </span><span id="t4_2327" class="t s1_2327">8-19 </span>
<span id="t5_2327" class="t s3_2327">Operation </span>
<span id="t6_2327" class="t s4_2327">src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register. </span>
<span id="t7_2327" class="t s4_2327">VP4DPWSSD dest, src1, src2 </span>
<span id="t8_2327" class="t s4_2327">(KL,VL) = (16,512) </span>
<span id="t9_2327" class="t s4_2327">N </span><span id="ta_2327" class="t s5_2327">:= </span><span id="tb_2327" class="t s4_2327">4 </span>
<span id="tc_2327" class="t s4_2327">ORIGDEST </span><span id="td_2327" class="t s5_2327">:= </span><span id="te_2327" class="t s4_2327">DEST </span>
<span id="tf_2327" class="t s4_2327">src_base </span><span id="tg_2327" class="t s5_2327">:= </span><span id="th_2327" class="t s4_2327">src_reg_id &amp; ~ (N-1) // for src1 operand </span>
<span id="ti_2327" class="t s4_2327">FOR i </span><span id="tj_2327" class="t s5_2327">:= </span><span id="tk_2327" class="t s4_2327">0 to KL-1: </span>
<span id="tl_2327" class="t s4_2327">IF k1[i] or *no writemask*: </span>
<span id="tm_2327" class="t s4_2327">FOR m </span><span id="tn_2327" class="t s5_2327">:= </span><span id="to_2327" class="t s4_2327">0 to N-1: </span>
<span id="tp_2327" class="t s4_2327">t </span><span id="tq_2327" class="t s5_2327">:= </span><span id="tr_2327" class="t s4_2327">SRC2.dword[m] </span>
<span id="ts_2327" class="t s4_2327">p1dword </span><span id="tt_2327" class="t s5_2327">:= </span><span id="tu_2327" class="t s4_2327">reg[src_base+m].word[2*i] * t.word[0] </span>
<span id="tv_2327" class="t s4_2327">p2dword </span><span id="tw_2327" class="t s5_2327">:= </span><span id="tx_2327" class="t s4_2327">reg[src_base+m].word[2*i+1] * t.word[1] </span>
<span id="ty_2327" class="t s4_2327">DEST.dword[i] </span><span id="tz_2327" class="t s5_2327">:= </span><span id="t10_2327" class="t s4_2327">DEST.dword[i] + p1dword + p2dword </span>
<span id="t11_2327" class="t s4_2327">ELSE IF *zeroing*: </span>
<span id="t12_2327" class="t s4_2327">DEST.dword[i] </span><span id="t13_2327" class="t s5_2327">:= </span><span id="t14_2327" class="t s4_2327">0 </span>
<span id="t15_2327" class="t s4_2327">ELSE </span>
<span id="t16_2327" class="t s4_2327">DEST.dword[i] </span><span id="t17_2327" class="t s5_2327">:= </span><span id="t18_2327" class="t s4_2327">ORIGDEST.dword[i] </span>
<span id="t19_2327" class="t s4_2327">DEST[MAX_VL-1:VL] </span><span id="t1a_2327" class="t s5_2327">:= </span><span id="t1b_2327" class="t s4_2327">0 </span>
<span id="t1c_2327" class="t s3_2327">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t1d_2327" class="t s4_2327">VP4DPWSSD __m512i _mm512_4dpwssd_epi32(__m512i, __m512ix4, __m128i *); </span>
<span id="t1e_2327" class="t s4_2327">VP4DPWSSD __m512i _mm512_mask_4dpwssd_epi32(__m512i, __mmask16, __m512ix4, __m128i *); </span>
<span id="t1f_2327" class="t s4_2327">VP4DPWSSD __m512i _mm512_maskz_4dpwssd_epi32(__mmask16, __m512i, __m512ix4, __m128i *); </span>
<span id="t1g_2327" class="t s3_2327">SIMD Floating-Point Exceptions </span>
<span id="t1h_2327" class="t s6_2327">None. </span>
<span id="t1i_2327" class="t s3_2327">Other Exceptions </span>
<span id="t1j_2327" class="t s6_2327">See Type E4; additionally: </span>
<span id="t1k_2327" class="t s6_2327">#UD </span><span id="t1l_2327" class="t s6_2327">If the EVEX broadcast bit is set to 1. </span>
<span id="t1m_2327" class="t s6_2327">#UD </span><span id="t1n_2327" class="t s6_2327">If the MODRM.mod = 0b11. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
