Source Block: verilog-ethernet/rtl/axis_frame_len.v@98:115@HdlStmProcess
            frame_len_next = frame_len_next + 1;
        end
    end
end

always @(posedge clk) begin
    if (rst) begin
        frame_len_reg <= 0;
        frame_len_valid_reg <= 0;
        frame_reg <= 1'b0;
    end else begin
        frame_len_reg <= frame_len_next;
        frame_len_valid_reg <= frame_len_valid_next;
        frame_reg <= frame_next;
    end
end

endmodule

Diff Content:
- 107         frame_reg <= 1'b0;
- 108     end else begin
- 109         frame_len_reg <= frame_len_next;
- 110         frame_len_valid_reg <= frame_len_valid_next;
- 111         frame_reg <= frame_next;
+ 103     frame_len_reg <= frame_len_next;
+ 103     frame_len_valid_reg <= frame_len_valid_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_frame_len.v@65:75
reg frame_reg = 1'b0, frame_next;

assign frame_len = frame_len_reg;
assign frame_len_valid = frame_len_valid_reg;

integer offset, i, bit_cnt;

always @* begin
    frame_len_next = frame_len_reg;
    frame_len_valid_next = 1'b0;
    frame_next = frame_reg;

Clone Blocks 2:
verilog-ethernet/rtl/axis_frame_len.v@65:75
reg frame_reg = 1'b0, frame_next;

assign frame_len = frame_len_reg;
assign frame_len_valid = frame_len_valid_reg;

integer offset, i, bit_cnt;

always @* begin
    frame_len_next = frame_len_reg;
    frame_len_valid_next = 1'b0;
    frame_next = frame_reg;

Clone Blocks 3:
verilog-ethernet/rtl/axis_frame_len.v@63:73
reg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;
reg frame_len_valid_reg = 1'b0, frame_len_valid_next;
reg frame_reg = 1'b0, frame_next;

assign frame_len = frame_len_reg;
assign frame_len_valid = frame_len_valid_reg;

integer offset, i, bit_cnt;

always @* begin
    frame_len_next = frame_len_reg;

Clone Blocks 4:
verilog-ethernet/rtl/axis_frame_len.v@62:72

reg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;
reg frame_len_valid_reg = 1'b0, frame_len_valid_next;
reg frame_reg = 1'b0, frame_next;

assign frame_len = frame_len_reg;
assign frame_len_valid = frame_len_valid_reg;

integer offset, i, bit_cnt;

always @* begin

Clone Blocks 5:
verilog-ethernet/rtl/axis_frame_len.v@65:75
reg frame_reg = 1'b0, frame_next;

assign frame_len = frame_len_reg;
assign frame_len_valid = frame_len_valid_reg;

integer offset, i, bit_cnt;

always @* begin
    frame_len_next = frame_len_reg;
    frame_len_valid_next = 1'b0;
    frame_next = frame_reg;

