<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Computer Architecture on Namaste</title><link>https://pranav083.github.io/categories/computer-architecture/</link><description>Recent content in Computer Architecture on Namaste</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Copyright © 2016–2030, Pranav Kumar</copyright><lastBuildDate>Sun, 15 Dec 2024 00:00:00 +0530</lastBuildDate><atom:link href="https://pranav083.github.io/categories/computer-architecture/index.xml" rel="self" type="application/rss+xml"/><item><title>Cache Optimization on RISC-V Architecture</title><link>https://pranav083.github.io/post/project/s1-ece5504-cache-optimization/</link><pubDate>Sun, 15 Dec 2024 00:00:00 +0530</pubDate><guid>https://pranav083.github.io/post/project/s1-ece5504-cache-optimization/</guid><description>
Course: ECE 5504 - Computer Architecture | Semester: Fall 2024
Technical Focus: Memory Hierarchy Design, Replacement Algorithms, Performance Modeling
Problem Statement &amp;amp; Motivation Cache design involves fundamental trade-offs between performance and hardware complexity. Least Recently Used (LRU) replacement achieves optimal miss rates asymptotically but requires O(n) comparisons per access and O(n) state maintenance in n-way associative caches. Pseudo-LRU (PLRU) reduces complexity to O(log n) with tree-based bit vectors—but at what performance cost?</description></item></channel></rss>