$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 % A [3:0] $end
   $var wire 4 & B [3:0] $end
   $var wire 4 # Y [3:0] $end
   $var wire 1 $ S $end
   $scope module dut $end
    $var wire 4 % A [3:0] $end
    $var wire 4 & B [3:0] $end
    $var wire 1 $ S $end
    $var wire 4 # Y [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0101 #
0$
b0101 %
b1111 &
#1
b1111 #
1$
#2
