feq_single.v,verilog,xil_defaultlib,../../../../FPU1.gen/sources_1/ip/feq_single/sim/feq_single.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
