#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a6cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a6e40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x239fb20 .functor NOT 1, L_0x23d9200, C4<0>, C4<0>, C4<0>;
L_0x23d8f90 .functor XOR 1, L_0x23d8e30, L_0x23d8ef0, C4<0>, C4<0>;
L_0x23d90f0 .functor XOR 1, L_0x23d8f90, L_0x23d9050, C4<0>, C4<0>;
v0x23d60d0_0 .net *"_ivl_10", 0 0, L_0x23d9050;  1 drivers
v0x23d61d0_0 .net *"_ivl_12", 0 0, L_0x23d90f0;  1 drivers
v0x23d62b0_0 .net *"_ivl_2", 0 0, L_0x23d8d90;  1 drivers
v0x23d6370_0 .net *"_ivl_4", 0 0, L_0x23d8e30;  1 drivers
v0x23d6450_0 .net *"_ivl_6", 0 0, L_0x23d8ef0;  1 drivers
v0x23d6580_0 .net *"_ivl_8", 0 0, L_0x23d8f90;  1 drivers
v0x23d6660_0 .net "a", 0 0, v0x23d4100_0;  1 drivers
v0x23d6700_0 .net "b", 0 0, v0x23d41a0_0;  1 drivers
v0x23d67a0_0 .net "c", 0 0, v0x23d4240_0;  1 drivers
v0x23d6840_0 .var "clk", 0 0;
v0x23d68e0_0 .net "d", 0 0, v0x23d43b0_0;  1 drivers
v0x23d6980_0 .net "out_dut", 0 0, L_0x23d8be0;  1 drivers
v0x23d6a20_0 .net "out_ref", 0 0, L_0x23d79f0;  1 drivers
v0x23d6ac0_0 .var/2u "stats1", 159 0;
v0x23d6b60_0 .var/2u "strobe", 0 0;
v0x23d6c00_0 .net "tb_match", 0 0, L_0x23d9200;  1 drivers
v0x23d6cc0_0 .net "tb_mismatch", 0 0, L_0x239fb20;  1 drivers
v0x23d6e90_0 .net "wavedrom_enable", 0 0, v0x23d44a0_0;  1 drivers
v0x23d6f30_0 .net "wavedrom_title", 511 0, v0x23d4540_0;  1 drivers
L_0x23d8d90 .concat [ 1 0 0 0], L_0x23d79f0;
L_0x23d8e30 .concat [ 1 0 0 0], L_0x23d79f0;
L_0x23d8ef0 .concat [ 1 0 0 0], L_0x23d8be0;
L_0x23d9050 .concat [ 1 0 0 0], L_0x23d79f0;
L_0x23d9200 .cmp/eeq 1, L_0x23d8d90, L_0x23d90f0;
S_0x23a6fd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23a6e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23a7750 .functor NOT 1, v0x23d4240_0, C4<0>, C4<0>, C4<0>;
L_0x23a03e0 .functor NOT 1, v0x23d41a0_0, C4<0>, C4<0>, C4<0>;
L_0x23d7140 .functor AND 1, L_0x23a7750, L_0x23a03e0, C4<1>, C4<1>;
L_0x23d71e0 .functor NOT 1, v0x23d43b0_0, C4<0>, C4<0>, C4<0>;
L_0x23d7310 .functor NOT 1, v0x23d4100_0, C4<0>, C4<0>, C4<0>;
L_0x23d7410 .functor AND 1, L_0x23d71e0, L_0x23d7310, C4<1>, C4<1>;
L_0x23d74f0 .functor OR 1, L_0x23d7140, L_0x23d7410, C4<0>, C4<0>;
L_0x23d75b0 .functor AND 1, v0x23d4100_0, v0x23d4240_0, C4<1>, C4<1>;
L_0x23d7670 .functor AND 1, L_0x23d75b0, v0x23d43b0_0, C4<1>, C4<1>;
L_0x23d7730 .functor OR 1, L_0x23d74f0, L_0x23d7670, C4<0>, C4<0>;
L_0x23d78a0 .functor AND 1, v0x23d41a0_0, v0x23d4240_0, C4<1>, C4<1>;
L_0x23d7910 .functor AND 1, L_0x23d78a0, v0x23d43b0_0, C4<1>, C4<1>;
L_0x23d79f0 .functor OR 1, L_0x23d7730, L_0x23d7910, C4<0>, C4<0>;
v0x239fd90_0 .net *"_ivl_0", 0 0, L_0x23a7750;  1 drivers
v0x239fe30_0 .net *"_ivl_10", 0 0, L_0x23d7410;  1 drivers
v0x23d28f0_0 .net *"_ivl_12", 0 0, L_0x23d74f0;  1 drivers
v0x23d29b0_0 .net *"_ivl_14", 0 0, L_0x23d75b0;  1 drivers
v0x23d2a90_0 .net *"_ivl_16", 0 0, L_0x23d7670;  1 drivers
v0x23d2bc0_0 .net *"_ivl_18", 0 0, L_0x23d7730;  1 drivers
v0x23d2ca0_0 .net *"_ivl_2", 0 0, L_0x23a03e0;  1 drivers
v0x23d2d80_0 .net *"_ivl_20", 0 0, L_0x23d78a0;  1 drivers
v0x23d2e60_0 .net *"_ivl_22", 0 0, L_0x23d7910;  1 drivers
v0x23d2f40_0 .net *"_ivl_4", 0 0, L_0x23d7140;  1 drivers
v0x23d3020_0 .net *"_ivl_6", 0 0, L_0x23d71e0;  1 drivers
v0x23d3100_0 .net *"_ivl_8", 0 0, L_0x23d7310;  1 drivers
v0x23d31e0_0 .net "a", 0 0, v0x23d4100_0;  alias, 1 drivers
v0x23d32a0_0 .net "b", 0 0, v0x23d41a0_0;  alias, 1 drivers
v0x23d3360_0 .net "c", 0 0, v0x23d4240_0;  alias, 1 drivers
v0x23d3420_0 .net "d", 0 0, v0x23d43b0_0;  alias, 1 drivers
v0x23d34e0_0 .net "out", 0 0, L_0x23d79f0;  alias, 1 drivers
S_0x23d3640 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23a6e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23d4100_0 .var "a", 0 0;
v0x23d41a0_0 .var "b", 0 0;
v0x23d4240_0 .var "c", 0 0;
v0x23d4310_0 .net "clk", 0 0, v0x23d6840_0;  1 drivers
v0x23d43b0_0 .var "d", 0 0;
v0x23d44a0_0 .var "wavedrom_enable", 0 0;
v0x23d4540_0 .var "wavedrom_title", 511 0;
S_0x23d38e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23d3640;
 .timescale -12 -12;
v0x23d3b40_0 .var/2s "count", 31 0;
E_0x23a1c00/0 .event negedge, v0x23d4310_0;
E_0x23a1c00/1 .event posedge, v0x23d4310_0;
E_0x23a1c00 .event/or E_0x23a1c00/0, E_0x23a1c00/1;
E_0x23a1e50 .event negedge, v0x23d4310_0;
E_0x238c9f0 .event posedge, v0x23d4310_0;
S_0x23d3c40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23d3640;
 .timescale -12 -12;
v0x23d3e40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23d3f20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23d3640;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23d46a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23a6e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23d7b50 .functor NOT 1, v0x23d4240_0, C4<0>, C4<0>, C4<0>;
L_0x23d7bc0 .functor NOT 1, v0x23d41a0_0, C4<0>, C4<0>, C4<0>;
L_0x23d7c50 .functor AND 1, L_0x23d7b50, L_0x23d7bc0, C4<1>, C4<1>;
L_0x23d7d60 .functor NOT 1, L_0x23d7c50, C4<0>, C4<0>, C4<0>;
L_0x23d7e50 .functor NOT 1, v0x23d43b0_0, C4<0>, C4<0>, C4<0>;
L_0x23d7ec0 .functor NOT 1, v0x23d4100_0, C4<0>, C4<0>, C4<0>;
L_0x23d7f70 .functor AND 1, L_0x23d7e50, L_0x23d7ec0, C4<1>, C4<1>;
L_0x23d8080 .functor NOT 1, L_0x23d7f70, C4<0>, C4<0>, C4<0>;
L_0x23d8190 .functor OR 1, L_0x23d7d60, L_0x23d8080, C4<0>, C4<0>;
L_0x23d82a0 .functor AND 1, v0x23d4100_0, v0x23d4240_0, C4<1>, C4<1>;
L_0x23d8480 .functor AND 1, L_0x23d82a0, v0x23d43b0_0, C4<1>, C4<1>;
L_0x23d8600 .functor NOT 1, L_0x23d8480, C4<0>, C4<0>, C4<0>;
L_0x23d8730 .functor OR 1, L_0x23d8190, L_0x23d8600, C4<0>, C4<0>;
L_0x23d8840 .functor AND 1, v0x23d41a0_0, v0x23d4240_0, C4<1>, C4<1>;
L_0x23d86c0 .functor AND 1, L_0x23d8840, v0x23d43b0_0, C4<1>, C4<1>;
L_0x23d8980 .functor NOT 1, L_0x23d86c0, C4<0>, C4<0>, C4<0>;
L_0x23d8ad0 .functor OR 1, L_0x23d8730, L_0x23d8980, C4<0>, C4<0>;
L_0x23d8be0 .functor NOT 1, L_0x23d8ad0, C4<0>, C4<0>, C4<0>;
v0x23d4990_0 .net *"_ivl_0", 0 0, L_0x23d7b50;  1 drivers
v0x23d4a70_0 .net *"_ivl_10", 0 0, L_0x23d7ec0;  1 drivers
v0x23d4b50_0 .net *"_ivl_12", 0 0, L_0x23d7f70;  1 drivers
v0x23d4c40_0 .net *"_ivl_14", 0 0, L_0x23d8080;  1 drivers
v0x23d4d20_0 .net *"_ivl_16", 0 0, L_0x23d8190;  1 drivers
v0x23d4e50_0 .net *"_ivl_18", 0 0, L_0x23d82a0;  1 drivers
v0x23d4f30_0 .net *"_ivl_2", 0 0, L_0x23d7bc0;  1 drivers
v0x23d5010_0 .net *"_ivl_20", 0 0, L_0x23d8480;  1 drivers
v0x23d50f0_0 .net *"_ivl_22", 0 0, L_0x23d8600;  1 drivers
v0x23d51d0_0 .net *"_ivl_24", 0 0, L_0x23d8730;  1 drivers
v0x23d52b0_0 .net *"_ivl_26", 0 0, L_0x23d8840;  1 drivers
v0x23d5390_0 .net *"_ivl_28", 0 0, L_0x23d86c0;  1 drivers
v0x23d5470_0 .net *"_ivl_30", 0 0, L_0x23d8980;  1 drivers
v0x23d5550_0 .net *"_ivl_32", 0 0, L_0x23d8ad0;  1 drivers
v0x23d5630_0 .net *"_ivl_4", 0 0, L_0x23d7c50;  1 drivers
v0x23d5710_0 .net *"_ivl_6", 0 0, L_0x23d7d60;  1 drivers
v0x23d57f0_0 .net *"_ivl_8", 0 0, L_0x23d7e50;  1 drivers
v0x23d59e0_0 .net "a", 0 0, v0x23d4100_0;  alias, 1 drivers
v0x23d5a80_0 .net "b", 0 0, v0x23d41a0_0;  alias, 1 drivers
v0x23d5b70_0 .net "c", 0 0, v0x23d4240_0;  alias, 1 drivers
v0x23d5c60_0 .net "d", 0 0, v0x23d43b0_0;  alias, 1 drivers
v0x23d5d50_0 .net "out", 0 0, L_0x23d8be0;  alias, 1 drivers
S_0x23d5eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23a6e40;
 .timescale -12 -12;
E_0x23a19a0 .event anyedge, v0x23d6b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23d6b60_0;
    %nor/r;
    %assign/vec4 v0x23d6b60_0, 0;
    %wait E_0x23a19a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23d3640;
T_3 ;
    %fork t_1, S_0x23d38e0;
    %jmp t_0;
    .scope S_0x23d38e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23d3b40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d41a0_0, 0;
    %assign/vec4 v0x23d4100_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x238c9f0;
    %load/vec4 v0x23d3b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23d3b40_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23d43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d41a0_0, 0;
    %assign/vec4 v0x23d4100_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23a1e50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23d3f20;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a1c00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23d4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d4240_0, 0;
    %assign/vec4 v0x23d43b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23d3640;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23a6e40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d6b60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23a6e40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23d6840_0;
    %inv;
    %store/vec4 v0x23d6840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23a6e40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23d4310_0, v0x23d6cc0_0, v0x23d6660_0, v0x23d6700_0, v0x23d67a0_0, v0x23d68e0_0, v0x23d6a20_0, v0x23d6980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23a6e40;
T_7 ;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23a6e40;
T_8 ;
    %wait E_0x23a1c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d6ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d6ac0_0, 4, 32;
    %load/vec4 v0x23d6c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d6ac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d6ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d6ac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23d6a20_0;
    %load/vec4 v0x23d6a20_0;
    %load/vec4 v0x23d6980_0;
    %xor;
    %load/vec4 v0x23d6a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d6ac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23d6ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d6ac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/kmap2/iter0/response13/top_module.sv";
