
---------- Begin Simulation Statistics ----------
final_tick                                15670931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157135                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846384                       # Number of bytes of host memory used
host_op_rate                                   178166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   159.10                       # Real time elapsed on the host
host_tick_rate                               98497649                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25000003                       # Number of instructions simulated
sim_ops                                      28346190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015671                       # Number of seconds simulated
sim_ticks                                 15670931000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955077                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2289562                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2290591                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1091                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4479751                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              75783                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              281                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5575309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  273060                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11712423                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11105565                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               819                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5553426                       # Number of branches committed
system.cpu.commit.bw_lim_events               1174220                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           30306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           96155                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             25015144                       # Number of instructions committed
system.cpu.commit.committedOps               28361331                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     29893131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.948757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.973627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20730121     69.35%     69.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3573241     11.95%     81.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1669250      5.58%     86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       949687      3.18%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       753997      2.52%     92.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       323042      1.08%     93.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       461440      1.54%     95.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       258133      0.86%     96.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1174220      3.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29893131                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               272436                       # Number of function calls committed.
system.cpu.commit.int_insts                  24653936                       # Number of committed integer instructions.
system.cpu.commit.loads                       4277508                       # Number of loads committed
system.cpu.commit.membars                       30270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20787      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         19226060     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          151201      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           47210      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           47208      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           41582      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          56693      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4277508     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4493079     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          28361331                       # Class of committed instruction
system.cpu.commit.refs                        8770587                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    497046                       # Number of committed Vector instructions.
system.cpu.committedInsts                    25000003                       # Number of Instructions Simulated
system.cpu.committedOps                      28346190                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.253674                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.253674                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               8972576                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   275                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2286682                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               28485680                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 15344699                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5463656                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2478                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   930                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                122712                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     5575309                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3713193                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      13197507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1102                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       25173679                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    5500                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177887                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16705832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2638405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.803197                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           29906121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.954569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.267063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24244922     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   591953      1.98%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   525762      1.76%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   728348      2.44%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   939050      3.14%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   499229      1.67%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   152425      0.51%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   243422      0.81%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1981010      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29906121                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1435742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  954                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5561203                       # Number of branches executed
system.cpu.iew.exec_nop                         15172                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.918970                       # Inst execution rate
system.cpu.iew.exec_refs                      9176899                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4532233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10819                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4290077                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              30355                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               554                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4535612                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            28471037                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4644666                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1178                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28802239                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                442946                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2478                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                442577                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         33941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           212501                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       226883                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12564                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42531                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            147                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          783                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            171                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25961830                       # num instructions consuming a value
system.cpu.iew.wb_count                      28436791                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.528082                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13709980                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.907310                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28444544                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32769168                       # number of integer regfile reads
system.cpu.int_regfile_writes                18940803                       # number of integer regfile writes
system.cpu.ipc                               0.797655                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.797655                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20806      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19261050     66.87%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               151206      0.52%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                47269      0.16%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                47266      0.16%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                41622      0.14%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               56759      0.20%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4644907     16.13%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4532530     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28803418                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      566604                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019671                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   60768     10.72%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     10.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 153397     27.07%     37.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                352435     62.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               28812066                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           87024240                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27939434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28066573                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   28425510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  28803418                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               30355                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          109642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               132                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29906121                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.963128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.740341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20273621     67.79%     67.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2545394      8.51%     76.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2107652      7.05%     83.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1673281      5.60%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1276783      4.27%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              897077      3.00%     96.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              691897      2.31%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              244350      0.82%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              196066      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29906121                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.919008                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 537150                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1055452                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       497357                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            499080                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            125238                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           105654                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4290077                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4535612                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                19520667                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 121081                       # number of misc regfile writes
system.cpu.numCycles                         31341863                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  396090                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              30286701                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    147                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15377922                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              45949274                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               28475688                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30370136                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5567213                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2009567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2478                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2102394                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    83377                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         32432251                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        6460024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              91812                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    491209                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          30359                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           604339                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     57156637                       # The number of ROB reads
system.cpu.rob.rob_writes                    56928003                       # The number of ROB writes
system.cpu.timesIdled                          418150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   603200                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  249696                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       709605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1419703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            235                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78412                       # Transaction distribution
system.membus.trans_dist::CleanEvict              349                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80276                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15087                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       269502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 269502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11121600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11121600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95378                       # Request fanout histogram
system.membus.reqLayer0.occupancy           502359000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493410000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            627957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       192286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       575062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            82126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           82126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        575299                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52658                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1725660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       404141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2129801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     73623104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15914112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89537216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           78996                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5018368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           789094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000299                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 788858     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    236      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             789094                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1398787500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         202183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         862948500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               574774                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39946                       # number of demand (read+write) hits
system.l2.demand_hits::total                   614720                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              574774                       # number of overall hits
system.l2.overall_hits::.cpu.data               39946                       # number of overall hits
system.l2.overall_hits::total                  614720                       # number of overall hits
system.l2.demand_misses::.cpu.inst                525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              94838                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               525                       # number of overall misses
system.l2.overall_misses::.cpu.data             94838                       # number of overall misses
system.l2.overall_misses::total                 95363                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8209650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8251027000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41376500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8209650500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8251027000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           575299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           134784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               710083                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          575299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          134784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              710083                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.703630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134298                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.703630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134298                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78812.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86564.989772                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86522.309491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78812.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86564.989772                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86522.309491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78412                       # number of writebacks
system.l2.writebacks::total                     78412                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         94838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        94838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95363                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36126500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7261270500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7297397000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36126500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7261270500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7297397000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.703630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134298                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.703630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68812.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76564.989772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76522.309491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68812.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76564.989772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76522.309491                       # average overall mshr miss latency
system.l2.replacements                          78996                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113874                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       575061                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           575061                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       575061                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       575061                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           80276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80276                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6887653500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6887653500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         82126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             82126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85799.659923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85799.659923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        80276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6084893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6084893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75799.659923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75799.659923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         574774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             574774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       575299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         575299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78812.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78812.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36126500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36126500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68812.380952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68812.380952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1321997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1321997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90784.026919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90784.026919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1176377000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1176377000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80784.026919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80784.026919                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15100.968957                       # Cycle average of tags in use
system.l2.tags.total_refs                     1419687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95380                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.884536                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.526269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       110.315208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14986.127480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.914681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921690                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11452996                       # Number of tag accesses
system.l2.tags.data_accesses                 11452996                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6069632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5018368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5018368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           94838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2144097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         387317895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389461992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2144097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2144097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      320234197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320234197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      320234197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2144097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        387317895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            709696188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     94838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001000292500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4683                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4683                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78412                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1496095250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  476815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3284151500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15688.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34438.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    82539                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    519.099160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.081733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.017382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1702      7.95%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3472     16.21%     24.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3449     16.10%     40.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2059      9.61%     49.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2362     11.03%     60.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2099      9.80%     70.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2170     10.13%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          666      3.11%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3441     16.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.361734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.783684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.386200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4681     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4683                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.738202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.707876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3022     64.53%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.68%     65.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1487     31.75%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      2.73%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.13%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4683                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6103232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5016640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6103232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5018368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       320.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15670526500                       # Total gap between requests
system.mem_ctrls.avgGap                      90177.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6069632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5016640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2144097.246041093487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 387317894.514371871948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 320123928.820821166039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        94838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14522000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3269629500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 317258826500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27660.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34475.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4046049.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             77290500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             41069490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           341270580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          205375680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1236655680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4240703100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2446519200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8588884230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.077471                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6312785250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    523120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8835025750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             75669720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             40219410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           339621240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          203794020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1236655680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4133910180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2536450080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8566320330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.637614                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6546827500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    523120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8600983500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      3137625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3137625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3137625                       # number of overall hits
system.cpu.icache.overall_hits::total         3137625                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       575568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         575568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       575568                       # number of overall misses
system.cpu.icache.overall_misses::total        575568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7820766499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7820766499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7820766499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7820766499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3713193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3713193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3713193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3713193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.155006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.155006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.155006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.155006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13587.910549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13587.910549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13587.910549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13587.910549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       575062                       # number of writebacks
system.cpu.icache.writebacks::total            575062                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       575299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       575299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       575299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       575299                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7234060499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7234060499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7234060499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7234060499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.154934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.154934                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.154934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.154934                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12574.436074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12574.436074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12574.436074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12574.436074                       # average overall mshr miss latency
system.cpu.icache.replacements                 575062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3137625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3137625                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       575568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        575568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7820766499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7820766499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3713193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3713193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.155006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.155006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13587.910549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13587.910549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       575299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       575299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7234060499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7234060499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.154934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.154934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12574.436074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12574.436074                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.828421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3712924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            575299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.453903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.828421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8001685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8001685                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8300327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8300327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8314887                       # number of overall hits
system.cpu.dcache.overall_hits::total         8314887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       242655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         242655                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       245146                       # number of overall misses
system.cpu.dcache.overall_misses::total        245146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16209964888                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16209964888                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16209964888                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16209964888                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8542982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8542982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8560033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8560033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028404                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028638                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028638                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66802.517517                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66802.517517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66123.717654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66123.717654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2542119                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33952                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.873910                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113874                       # number of writebacks
system.cpu.dcache.writebacks::total            113874                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107859                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107859                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       134796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       134796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       134798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       134798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8884365660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8884365660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8884550660                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8884550660                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65909.712899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65909.712899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65910.107420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65910.107420                       # average overall mshr miss latency
system.cpu.dcache.replacements                 134543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3985708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3985708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        94463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4240712500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4240712500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4080171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4080171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44892.841642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44892.841642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        41661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        41661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1821245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1821245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34491.979470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34491.979470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4314619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4314619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       148179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11968839393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11968839393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4462798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4462798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80772.844958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80772.844958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        66198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        81981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7062720165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7062720165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86150.695466                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86150.695466                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2491                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2491                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17051                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17051                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.146091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.146091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000117                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        15187                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15187                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data        15121                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15121                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    211824500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    211824500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        30308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        30308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.498911                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.498911                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14008.630382                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14008.630382                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data        15120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        15120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        30270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        30270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.677321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8495143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            134799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.020816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.677321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17376021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17376021                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15670931000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  15670931000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
