// Seed: 776411096
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.type_32 = 0;
endmodule
macromodule module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input logic id_9,
    input wor id_10,
    input tri id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14,
    input tri id_15,
    output tri id_16,
    output supply1 id_17,
    output supply0 id_18,
    output wire id_19
);
  id_21(
      id_5, 1
  );
  reg id_22;
  assign #1 id_19 = -1'b0;
  wand id_23, id_24 = 1'b0;
  wire id_25, id_26;
  initial id_22 <= id_9;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_23,
      id_23
  );
  wire id_27;
  id_28(
      -1, 1 - id_0
  );
  wire id_29;
  or primCall (
      id_2,
      id_23,
      id_14,
      id_4,
      id_24,
      id_26,
      id_21,
      id_5,
      id_22,
      id_13,
      id_7,
      id_0,
      id_11,
      id_9,
      id_15,
      id_25,
      id_3
  );
  wire id_30;
endmodule
