{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714346162533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714346162534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 20:16:02 2024 " "Processing started: Sun Apr 28 20:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714346162534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346162534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitosDigitaisProblemaUm -c CircuitosDigitaisProblemaUm " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitosDigitaisProblemaUm -c CircuitosDigitaisProblemaUm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346162535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714346163115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714346163116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and_High_NotMedium And_High_NotMedium CircuitosDigitaisProblemaUm.v(22) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(22): object \"and_High_NotMedium\" differs only in case from object \"And_High_NotMedium\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714346219532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and_Medium_NotLow And_Medium_NotLow CircuitosDigitaisProblemaUm.v(22) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(22): object \"and_Medium_NotLow\" differs only in case from object \"And_Medium_NotLow\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714346219533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gotejamento Gotejamento CircuitosDigitaisProblemaUm.v(17) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(17): object \"gotejamento\" differs only in case from object \"Gotejamento\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714346219533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aspersao Aspersao CircuitosDigitaisProblemaUm.v(17) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(17): object \"aspersao\" differs only in case from object \"Aspersao\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714346219533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitosDigitaisProblemaUm.v 1 1 " "Found 1 design units, including 1 entities, in source file CircuitosDigitaisProblemaUm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitosDigitaisProblemaUm " "Found entity 1: CircuitosDigitaisProblemaUm" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714346219598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346219598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "returnMux.v 1 1 " "Found 1 design units, including 1 entities, in source file returnMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 returnMux " "Found entity 1: returnMux" {  } { { "returnMux.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714346219604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346219604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driverMatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file driverMatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 driverMatriz " "Found entity 1: driverMatriz" {  } { { "driverMatriz.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/driverMatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714346219615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346219615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderNivelCaixa.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderNivelCaixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoderNivelCaixa " "Found entity 1: encoderNivelCaixa" {  } { { "encoderNivelCaixa.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/encoderNivelCaixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714346219627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346219627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderTipoRega.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderTipoRega.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoderTipoRega " "Found entity 1: encoderTipoRega" {  } { { "encoderTipoRega.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/encoderTipoRega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714346219635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346219635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_Temperatura_NotMedium CircuitosDigitaisProblemaUm.v(36) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(36): created implicit net for \"or_Temperatura_NotMedium\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_NotTemperatura_Medium CircuitosDigitaisProblemaUm.v(40) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(40): created implicit net for \"and_NotTemperatura_Medium\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_AndNotTemperaturaMedium_NotUmidadeAr CircuitosDigitaisProblemaUm.v(41) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(41): created implicit net for \"or_AndNotTemperaturaMedium_NotUmidadeAr\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "auxiliarE encoderNivelCaixa.v(25) " "Verilog HDL Implicit Net warning at encoderNivelCaixa.v(25): created implicit net for \"auxiliarE\"" {  } { { "encoderNivelCaixa.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/encoderNivelCaixa.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219640 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CircuitosDigitaisProblemaUm.v(55) " "Verilog HDL Instantiation warning at CircuitosDigitaisProblemaUm.v(55): instance has no name" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714346219645 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CircuitosDigitaisProblemaUm.v(67) " "Verilog HDL Instantiation warning at CircuitosDigitaisProblemaUm.v(67): instance has no name" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714346219646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitosDigitaisProblemaUm " "Elaborating entity \"CircuitosDigitaisProblemaUm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714346219857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoderNivelCaixa encoderNivelCaixa:comb_23 " "Elaborating entity \"encoderNivelCaixa\" for hierarchy \"encoderNivelCaixa:comb_23\"" {  } { { "CircuitosDigitaisProblemaUm.v" "comb_23" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoderTipoRega encoderTipoRega:comb_24 " "Elaborating entity \"encoderTipoRega\" for hierarchy \"encoderTipoRega:comb_24\"" {  } { { "CircuitosDigitaisProblemaUm.v" "comb_24" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346219996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "returnMux returnMux:segA " "Elaborating entity \"returnMux\" for hierarchy \"returnMux:segA\"" {  } { { "CircuitosDigitaisProblemaUm.v" "segA" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714346220000 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "saidaMux saidaMux " "Net \"saidaMux\", which fans out to \"saidaMux\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segA\|saida " "Net is fed by \"returnMux:segA\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segB\|saida " "Net is fed by \"returnMux:segB\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segC\|saida " "Net is fed by \"returnMux:segC\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segD\|saida " "Net is fed by \"returnMux:segD\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segE\|saida " "Net is fed by \"returnMux:segE\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segF\|saida " "Net is fed by \"returnMux:segF\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "returnMux:segG\|saida " "Net is fed by \"returnMux:segG\|saida\"" {  } { { "returnMux.v" "saida" { Text "/home/davi/CircuitosDigitaisProblemaUm/returnMux.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1714346220247 ""}  } { { "CircuitosDigitaisProblemaUm.v" "saidaMux" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1714346220247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/davi/CircuitosDigitaisProblemaUm/output_files/CircuitosDigitaisProblemaUm.map.smsg " "Generated suppressed messages file /home/davi/CircuitosDigitaisProblemaUm/output_files/CircuitosDigitaisProblemaUm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346220439 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714346220493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 20:17:00 2024 " "Processing ended: Sun Apr 28 20:17:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714346220493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714346220493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714346220493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346220493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714346222530 ""}
