// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i3_AWVALID,
        m_axi_i3_AWREADY,
        m_axi_i3_AWADDR,
        m_axi_i3_AWID,
        m_axi_i3_AWLEN,
        m_axi_i3_AWSIZE,
        m_axi_i3_AWBURST,
        m_axi_i3_AWLOCK,
        m_axi_i3_AWCACHE,
        m_axi_i3_AWPROT,
        m_axi_i3_AWQOS,
        m_axi_i3_AWREGION,
        m_axi_i3_AWUSER,
        m_axi_i3_WVALID,
        m_axi_i3_WREADY,
        m_axi_i3_WDATA,
        m_axi_i3_WSTRB,
        m_axi_i3_WLAST,
        m_axi_i3_WID,
        m_axi_i3_WUSER,
        m_axi_i3_ARVALID,
        m_axi_i3_ARREADY,
        m_axi_i3_ARADDR,
        m_axi_i3_ARID,
        m_axi_i3_ARLEN,
        m_axi_i3_ARSIZE,
        m_axi_i3_ARBURST,
        m_axi_i3_ARLOCK,
        m_axi_i3_ARCACHE,
        m_axi_i3_ARPROT,
        m_axi_i3_ARQOS,
        m_axi_i3_ARREGION,
        m_axi_i3_ARUSER,
        m_axi_i3_RVALID,
        m_axi_i3_RREADY,
        m_axi_i3_RDATA,
        m_axi_i3_RLAST,
        m_axi_i3_RID,
        m_axi_i3_RFIFONUM,
        m_axi_i3_RUSER,
        m_axi_i3_RRESP,
        m_axi_i3_BVALID,
        m_axi_i3_BREADY,
        m_axi_i3_BRESP,
        m_axi_i3_BID,
        m_axi_i3_BUSER,
        input_ftmap,
        m_axi_w3_AWVALID,
        m_axi_w3_AWREADY,
        m_axi_w3_AWADDR,
        m_axi_w3_AWID,
        m_axi_w3_AWLEN,
        m_axi_w3_AWSIZE,
        m_axi_w3_AWBURST,
        m_axi_w3_AWLOCK,
        m_axi_w3_AWCACHE,
        m_axi_w3_AWPROT,
        m_axi_w3_AWQOS,
        m_axi_w3_AWREGION,
        m_axi_w3_AWUSER,
        m_axi_w3_WVALID,
        m_axi_w3_WREADY,
        m_axi_w3_WDATA,
        m_axi_w3_WSTRB,
        m_axi_w3_WLAST,
        m_axi_w3_WID,
        m_axi_w3_WUSER,
        m_axi_w3_ARVALID,
        m_axi_w3_ARREADY,
        m_axi_w3_ARADDR,
        m_axi_w3_ARID,
        m_axi_w3_ARLEN,
        m_axi_w3_ARSIZE,
        m_axi_w3_ARBURST,
        m_axi_w3_ARLOCK,
        m_axi_w3_ARCACHE,
        m_axi_w3_ARPROT,
        m_axi_w3_ARQOS,
        m_axi_w3_ARREGION,
        m_axi_w3_ARUSER,
        m_axi_w3_RVALID,
        m_axi_w3_RREADY,
        m_axi_w3_RDATA,
        m_axi_w3_RLAST,
        m_axi_w3_RID,
        m_axi_w3_RFIFONUM,
        m_axi_w3_RUSER,
        m_axi_w3_RRESP,
        m_axi_w3_BVALID,
        m_axi_w3_BREADY,
        m_axi_w3_BRESP,
        m_axi_w3_BID,
        m_axi_w3_BUSER,
        conv3_weights,
        conv3_biases_0_0_val,
        m_axi_o_AWVALID,
        m_axi_o_AWREADY,
        m_axi_o_AWADDR,
        m_axi_o_AWID,
        m_axi_o_AWLEN,
        m_axi_o_AWSIZE,
        m_axi_o_AWBURST,
        m_axi_o_AWLOCK,
        m_axi_o_AWCACHE,
        m_axi_o_AWPROT,
        m_axi_o_AWQOS,
        m_axi_o_AWREGION,
        m_axi_o_AWUSER,
        m_axi_o_WVALID,
        m_axi_o_WREADY,
        m_axi_o_WDATA,
        m_axi_o_WSTRB,
        m_axi_o_WLAST,
        m_axi_o_WID,
        m_axi_o_WUSER,
        m_axi_o_ARVALID,
        m_axi_o_ARREADY,
        m_axi_o_ARADDR,
        m_axi_o_ARID,
        m_axi_o_ARLEN,
        m_axi_o_ARSIZE,
        m_axi_o_ARBURST,
        m_axi_o_ARLOCK,
        m_axi_o_ARCACHE,
        m_axi_o_ARPROT,
        m_axi_o_ARQOS,
        m_axi_o_ARREGION,
        m_axi_o_ARUSER,
        m_axi_o_RVALID,
        m_axi_o_RREADY,
        m_axi_o_RDATA,
        m_axi_o_RLAST,
        m_axi_o_RID,
        m_axi_o_RFIFONUM,
        m_axi_o_RUSER,
        m_axi_o_RRESP,
        m_axi_o_BVALID,
        m_axi_o_BREADY,
        m_axi_o_BRESP,
        m_axi_o_BID,
        m_axi_o_BUSER,
        output_ftmap,
        grp_fu_412_p_din0,
        grp_fu_412_p_din1,
        grp_fu_412_p_opcode,
        grp_fu_412_p_dout0,
        grp_fu_412_p_ce,
        grp_fu_416_p_din0,
        grp_fu_416_p_din1,
        grp_fu_416_p_opcode,
        grp_fu_416_p_dout0,
        grp_fu_416_p_ce,
        grp_fu_420_p_din0,
        grp_fu_420_p_din1,
        grp_fu_420_p_dout0,
        grp_fu_420_p_ce,
        grp_fu_424_p_din0,
        grp_fu_424_p_din1,
        grp_fu_424_p_dout0,
        grp_fu_424_p_ce,
        grp_fu_428_p_din0,
        grp_fu_428_p_din1,
        grp_fu_428_p_opcode,
        grp_fu_428_p_dout0,
        grp_fu_428_p_ce
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_state3 = 61'd4;
parameter    ap_ST_fsm_state4 = 61'd8;
parameter    ap_ST_fsm_state5 = 61'd16;
parameter    ap_ST_fsm_state6 = 61'd32;
parameter    ap_ST_fsm_state7 = 61'd64;
parameter    ap_ST_fsm_state8 = 61'd128;
parameter    ap_ST_fsm_state9 = 61'd256;
parameter    ap_ST_fsm_state10 = 61'd512;
parameter    ap_ST_fsm_state11 = 61'd1024;
parameter    ap_ST_fsm_state12 = 61'd2048;
parameter    ap_ST_fsm_state13 = 61'd4096;
parameter    ap_ST_fsm_state14 = 61'd8192;
parameter    ap_ST_fsm_state15 = 61'd16384;
parameter    ap_ST_fsm_state16 = 61'd32768;
parameter    ap_ST_fsm_state17 = 61'd65536;
parameter    ap_ST_fsm_state18 = 61'd131072;
parameter    ap_ST_fsm_state19 = 61'd262144;
parameter    ap_ST_fsm_state20 = 61'd524288;
parameter    ap_ST_fsm_state21 = 61'd1048576;
parameter    ap_ST_fsm_state22 = 61'd2097152;
parameter    ap_ST_fsm_state23 = 61'd4194304;
parameter    ap_ST_fsm_state24 = 61'd8388608;
parameter    ap_ST_fsm_state25 = 61'd16777216;
parameter    ap_ST_fsm_state26 = 61'd33554432;
parameter    ap_ST_fsm_state27 = 61'd67108864;
parameter    ap_ST_fsm_state28 = 61'd134217728;
parameter    ap_ST_fsm_state29 = 61'd268435456;
parameter    ap_ST_fsm_state30 = 61'd536870912;
parameter    ap_ST_fsm_state31 = 61'd1073741824;
parameter    ap_ST_fsm_state32 = 61'd2147483648;
parameter    ap_ST_fsm_state33 = 61'd4294967296;
parameter    ap_ST_fsm_state34 = 61'd8589934592;
parameter    ap_ST_fsm_state35 = 61'd17179869184;
parameter    ap_ST_fsm_state36 = 61'd34359738368;
parameter    ap_ST_fsm_state37 = 61'd68719476736;
parameter    ap_ST_fsm_state38 = 61'd137438953472;
parameter    ap_ST_fsm_state39 = 61'd274877906944;
parameter    ap_ST_fsm_state40 = 61'd549755813888;
parameter    ap_ST_fsm_state41 = 61'd1099511627776;
parameter    ap_ST_fsm_state42 = 61'd2199023255552;
parameter    ap_ST_fsm_state43 = 61'd4398046511104;
parameter    ap_ST_fsm_state44 = 61'd8796093022208;
parameter    ap_ST_fsm_state45 = 61'd17592186044416;
parameter    ap_ST_fsm_state46 = 61'd35184372088832;
parameter    ap_ST_fsm_state47 = 61'd70368744177664;
parameter    ap_ST_fsm_state48 = 61'd140737488355328;
parameter    ap_ST_fsm_state49 = 61'd281474976710656;
parameter    ap_ST_fsm_state50 = 61'd562949953421312;
parameter    ap_ST_fsm_state51 = 61'd1125899906842624;
parameter    ap_ST_fsm_state52 = 61'd2251799813685248;
parameter    ap_ST_fsm_state53 = 61'd4503599627370496;
parameter    ap_ST_fsm_state54 = 61'd9007199254740992;
parameter    ap_ST_fsm_state55 = 61'd18014398509481984;
parameter    ap_ST_fsm_state56 = 61'd36028797018963968;
parameter    ap_ST_fsm_state57 = 61'd72057594037927936;
parameter    ap_ST_fsm_state58 = 61'd144115188075855872;
parameter    ap_ST_fsm_state59 = 61'd288230376151711744;
parameter    ap_ST_fsm_state60 = 61'd576460752303423488;
parameter    ap_ST_fsm_state61 = 61'd1152921504606846976;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i3_AWVALID;
input   m_axi_i3_AWREADY;
output  [63:0] m_axi_i3_AWADDR;
output  [0:0] m_axi_i3_AWID;
output  [31:0] m_axi_i3_AWLEN;
output  [2:0] m_axi_i3_AWSIZE;
output  [1:0] m_axi_i3_AWBURST;
output  [1:0] m_axi_i3_AWLOCK;
output  [3:0] m_axi_i3_AWCACHE;
output  [2:0] m_axi_i3_AWPROT;
output  [3:0] m_axi_i3_AWQOS;
output  [3:0] m_axi_i3_AWREGION;
output  [0:0] m_axi_i3_AWUSER;
output   m_axi_i3_WVALID;
input   m_axi_i3_WREADY;
output  [31:0] m_axi_i3_WDATA;
output  [3:0] m_axi_i3_WSTRB;
output   m_axi_i3_WLAST;
output  [0:0] m_axi_i3_WID;
output  [0:0] m_axi_i3_WUSER;
output   m_axi_i3_ARVALID;
input   m_axi_i3_ARREADY;
output  [63:0] m_axi_i3_ARADDR;
output  [0:0] m_axi_i3_ARID;
output  [31:0] m_axi_i3_ARLEN;
output  [2:0] m_axi_i3_ARSIZE;
output  [1:0] m_axi_i3_ARBURST;
output  [1:0] m_axi_i3_ARLOCK;
output  [3:0] m_axi_i3_ARCACHE;
output  [2:0] m_axi_i3_ARPROT;
output  [3:0] m_axi_i3_ARQOS;
output  [3:0] m_axi_i3_ARREGION;
output  [0:0] m_axi_i3_ARUSER;
input   m_axi_i3_RVALID;
output   m_axi_i3_RREADY;
input  [31:0] m_axi_i3_RDATA;
input   m_axi_i3_RLAST;
input  [0:0] m_axi_i3_RID;
input  [12:0] m_axi_i3_RFIFONUM;
input  [0:0] m_axi_i3_RUSER;
input  [1:0] m_axi_i3_RRESP;
input   m_axi_i3_BVALID;
output   m_axi_i3_BREADY;
input  [1:0] m_axi_i3_BRESP;
input  [0:0] m_axi_i3_BID;
input  [0:0] m_axi_i3_BUSER;
input  [63:0] input_ftmap;
output   m_axi_w3_AWVALID;
input   m_axi_w3_AWREADY;
output  [63:0] m_axi_w3_AWADDR;
output  [0:0] m_axi_w3_AWID;
output  [31:0] m_axi_w3_AWLEN;
output  [2:0] m_axi_w3_AWSIZE;
output  [1:0] m_axi_w3_AWBURST;
output  [1:0] m_axi_w3_AWLOCK;
output  [3:0] m_axi_w3_AWCACHE;
output  [2:0] m_axi_w3_AWPROT;
output  [3:0] m_axi_w3_AWQOS;
output  [3:0] m_axi_w3_AWREGION;
output  [0:0] m_axi_w3_AWUSER;
output   m_axi_w3_WVALID;
input   m_axi_w3_WREADY;
output  [31:0] m_axi_w3_WDATA;
output  [3:0] m_axi_w3_WSTRB;
output   m_axi_w3_WLAST;
output  [0:0] m_axi_w3_WID;
output  [0:0] m_axi_w3_WUSER;
output   m_axi_w3_ARVALID;
input   m_axi_w3_ARREADY;
output  [63:0] m_axi_w3_ARADDR;
output  [0:0] m_axi_w3_ARID;
output  [31:0] m_axi_w3_ARLEN;
output  [2:0] m_axi_w3_ARSIZE;
output  [1:0] m_axi_w3_ARBURST;
output  [1:0] m_axi_w3_ARLOCK;
output  [3:0] m_axi_w3_ARCACHE;
output  [2:0] m_axi_w3_ARPROT;
output  [3:0] m_axi_w3_ARQOS;
output  [3:0] m_axi_w3_ARREGION;
output  [0:0] m_axi_w3_ARUSER;
input   m_axi_w3_RVALID;
output   m_axi_w3_RREADY;
input  [31:0] m_axi_w3_RDATA;
input   m_axi_w3_RLAST;
input  [0:0] m_axi_w3_RID;
input  [12:0] m_axi_w3_RFIFONUM;
input  [0:0] m_axi_w3_RUSER;
input  [1:0] m_axi_w3_RRESP;
input   m_axi_w3_BVALID;
output   m_axi_w3_BREADY;
input  [1:0] m_axi_w3_BRESP;
input  [0:0] m_axi_w3_BID;
input  [0:0] m_axi_w3_BUSER;
input  [63:0] conv3_weights;
input  [31:0] conv3_biases_0_0_val;
output   m_axi_o_AWVALID;
input   m_axi_o_AWREADY;
output  [63:0] m_axi_o_AWADDR;
output  [0:0] m_axi_o_AWID;
output  [31:0] m_axi_o_AWLEN;
output  [2:0] m_axi_o_AWSIZE;
output  [1:0] m_axi_o_AWBURST;
output  [1:0] m_axi_o_AWLOCK;
output  [3:0] m_axi_o_AWCACHE;
output  [2:0] m_axi_o_AWPROT;
output  [3:0] m_axi_o_AWQOS;
output  [3:0] m_axi_o_AWREGION;
output  [0:0] m_axi_o_AWUSER;
output   m_axi_o_WVALID;
input   m_axi_o_WREADY;
output  [31:0] m_axi_o_WDATA;
output  [3:0] m_axi_o_WSTRB;
output   m_axi_o_WLAST;
output  [0:0] m_axi_o_WID;
output  [0:0] m_axi_o_WUSER;
output   m_axi_o_ARVALID;
input   m_axi_o_ARREADY;
output  [63:0] m_axi_o_ARADDR;
output  [0:0] m_axi_o_ARID;
output  [31:0] m_axi_o_ARLEN;
output  [2:0] m_axi_o_ARSIZE;
output  [1:0] m_axi_o_ARBURST;
output  [1:0] m_axi_o_ARLOCK;
output  [3:0] m_axi_o_ARCACHE;
output  [2:0] m_axi_o_ARPROT;
output  [3:0] m_axi_o_ARQOS;
output  [3:0] m_axi_o_ARREGION;
output  [0:0] m_axi_o_ARUSER;
input   m_axi_o_RVALID;
output   m_axi_o_RREADY;
input  [31:0] m_axi_o_RDATA;
input   m_axi_o_RLAST;
input  [0:0] m_axi_o_RID;
input  [12:0] m_axi_o_RFIFONUM;
input  [0:0] m_axi_o_RUSER;
input  [1:0] m_axi_o_RRESP;
input   m_axi_o_BVALID;
output   m_axi_o_BREADY;
input  [1:0] m_axi_o_BRESP;
input  [0:0] m_axi_o_BID;
input  [0:0] m_axi_o_BUSER;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_412_p_din0;
output  [31:0] grp_fu_412_p_din1;
output  [1:0] grp_fu_412_p_opcode;
input  [31:0] grp_fu_412_p_dout0;
output   grp_fu_412_p_ce;
output  [31:0] grp_fu_416_p_din0;
output  [31:0] grp_fu_416_p_din1;
output  [1:0] grp_fu_416_p_opcode;
input  [31:0] grp_fu_416_p_dout0;
output   grp_fu_416_p_ce;
output  [31:0] grp_fu_420_p_din0;
output  [31:0] grp_fu_420_p_din1;
input  [31:0] grp_fu_420_p_dout0;
output   grp_fu_420_p_ce;
output  [31:0] grp_fu_424_p_din0;
output  [31:0] grp_fu_424_p_din1;
input  [31:0] grp_fu_424_p_dout0;
output   grp_fu_424_p_ce;
output  [31:0] grp_fu_428_p_din0;
output  [31:0] grp_fu_428_p_din1;
output  [4:0] grp_fu_428_p_opcode;
input  [0:0] grp_fu_428_p_dout0;
output   grp_fu_428_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i3_ARVALID;
reg[63:0] m_axi_i3_ARADDR;
reg[31:0] m_axi_i3_ARLEN;
reg m_axi_i3_RREADY;
reg m_axi_w3_ARVALID;
reg[63:0] m_axi_w3_ARADDR;
reg[0:0] m_axi_w3_ARID;
reg[31:0] m_axi_w3_ARLEN;
reg[2:0] m_axi_w3_ARSIZE;
reg[1:0] m_axi_w3_ARBURST;
reg[1:0] m_axi_w3_ARLOCK;
reg[3:0] m_axi_w3_ARCACHE;
reg[2:0] m_axi_w3_ARPROT;
reg[3:0] m_axi_w3_ARQOS;
reg[3:0] m_axi_w3_ARREGION;
reg[0:0] m_axi_w3_ARUSER;
reg m_axi_w3_RREADY;
reg m_axi_o_AWVALID;
reg[63:0] m_axi_o_AWADDR;
reg[0:0] m_axi_o_AWID;
reg[31:0] m_axi_o_AWLEN;
reg[2:0] m_axi_o_AWSIZE;
reg[1:0] m_axi_o_AWBURST;
reg[1:0] m_axi_o_AWLOCK;
reg[3:0] m_axi_o_AWCACHE;
reg[2:0] m_axi_o_AWPROT;
reg[3:0] m_axi_o_AWQOS;
reg[3:0] m_axi_o_AWREGION;
reg[0:0] m_axi_o_AWUSER;
reg m_axi_o_WVALID;
reg[31:0] m_axi_o_WDATA;
reg[3:0] m_axi_o_WSTRB;
reg m_axi_o_WLAST;
reg[0:0] m_axi_o_WID;
reg[0:0] m_axi_o_WUSER;
reg m_axi_o_BREADY;

(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we0;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_d0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1;
reg   [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_we0;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_d0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1;
reg   [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1;
reg   [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1;
reg   [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1;
reg   [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1;
reg   [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
reg    conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
wire   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1;
reg    i3_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    i3_blk_n_R;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state14;
reg    w3_blk_n_AR;
wire    ap_CS_fsm_state27;
reg    o_blk_n_AW;
wire    ap_CS_fsm_state40;
reg    o_blk_n_B;
wire    ap_CS_fsm_state47;
reg   [0:0] icmp_ln123_reg_1291;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state55;
reg   [31:0] reg_528;
wire  signed [61:0] trunc_ln_fu_532_p4;
reg   [61:0] trunc_ln_reg_1179;
reg   [63:0] w3_addr_reg_1184;
wire   [9:0] zext_ln119_fu_566_p1;
reg   [9:0] zext_ln119_reg_1195;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln32_fu_560_p2;
wire   [8:0] zext_ln119_1_fu_570_p1;
reg   [8:0] zext_ln119_1_reg_1200;
wire   [22:0] add_ln78_1_fu_574_p2;
reg   [22:0] add_ln78_1_reg_1206;
wire    ap_CS_fsm_state3;
wire   [9:0] add_ln90_fu_596_p2;
reg   [9:0] add_ln90_reg_1211;
wire   [5:0] add_ln78_fu_608_p2;
reg   [5:0] add_ln78_reg_1219;
wire   [63:0] zext_ln79_fu_614_p1;
reg   [63:0] zext_ln79_reg_1224;
wire   [0:0] icmp_ln78_fu_602_p2;
wire   [15:0] add_ln90_2_fu_651_p2;
reg   [15:0] add_ln90_2_reg_1229;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln79_fu_663_p2;
reg   [3:0] add_ln79_reg_1239;
reg   [63:0] i3_addr_reg_1244;
wire   [0:0] icmp_ln79_fu_657_p2;
reg   [63:0] i3_addr_1_reg_1250;
wire   [31:0] left_fu_814_p1;
reg   [31:0] left_reg_1256;
wire   [31:0] right_fu_818_p1;
reg   [31:0] right_reg_1261;
wire   [1:0] add_ln88_fu_846_p2;
wire    ap_CS_fsm_state15;
wire   [7:0] empty_75_fu_882_p2;
reg   [7:0] empty_75_reg_1277;
wire    ap_CS_fsm_state24;
wire   [15:0] empty_80_fu_922_p2;
reg   [15:0] empty_80_reg_1282;
wire   [0:0] exitcond477_fu_876_p2;
reg   [0:0] tmp_34_reg_1287;
wire   [0:0] icmp_ln123_fu_956_p2;
wire    ap_CS_fsm_state39;
reg   [61:0] trunc_ln6_reg_1295;
wire   [2:0] or_ln126_fu_1020_p2;
reg   [2:0] or_ln126_reg_1301;
wire   [63:0] add_ln126_3_fu_1069_p2;
reg   [63:0] add_ln126_3_reg_1308;
reg   [61:0] trunc_ln136_1_reg_1321;
wire   [0:0] icmp_ln123_1_fu_1084_p2;
wire   [2:0] add_ln123_fu_1098_p2;
reg   [2:0] add_ln123_reg_1327;
wire   [0:0] icmp_ln63_fu_1114_p2;
reg   [0:0] icmp_ln63_reg_1337;
wire    ap_CS_fsm_state56;
wire   [2:0] add_ln63_fu_1120_p2;
reg   [2:0] add_ln63_reg_1341;
wire    ap_CS_fsm_state58;
wire   [2:0] add_ln63_1_fu_1127_p2;
reg   [2:0] add_ln63_1_reg_1346;
wire    ap_CS_fsm_state59;
wire   [2:0] add_ln63_2_fu_1139_p2;
reg   [2:0] add_ln63_2_reg_1354;
wire   [0:0] icmp_ln63_1_fu_1133_p2;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_done;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_idle;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_ready;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWVALID;
wire   [63:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWADDR;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWLEN;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWBURST;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWPROT;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWQOS;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWREGION;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WVALID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WDATA;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WSTRB;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WLAST;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WID;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARVALID;
wire   [63:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARADDR;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLEN;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARBURST;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARPROT;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARQOS;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARREGION;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_RREADY;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_BREADY;
wire   [7:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0;
wire   [7:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0;
wire   [7:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0;
wire   [7:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0;
wire   [7:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_done;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_idle;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_ready;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
wire   [7:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din1;
wire   [1:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_opcode;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_ce;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din1;
wire   [1:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_opcode;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_ce;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_ce;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din0;
wire   [31:0] grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_ce;
wire    grp_conv3_Pipeline_RELU_fu_454_ap_start;
wire    grp_conv3_Pipeline_RELU_fu_454_ap_done;
wire    grp_conv3_Pipeline_RELU_fu_454_ap_idle;
wire    grp_conv3_Pipeline_RELU_fu_454_ap_ready;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
wire    grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din0;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din1;
wire   [1:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_opcode;
wire    grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_ce;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din0;
wire   [31:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din1;
wire   [4:0] grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_opcode;
wire    grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_ce;
wire    grp_conv3_Pipeline_4_fu_465_ap_start;
wire    grp_conv3_Pipeline_4_fu_465_ap_done;
wire    grp_conv3_Pipeline_4_fu_465_ap_idle;
wire    grp_conv3_Pipeline_4_fu_465_ap_ready;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_AWVALID;
wire   [63:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWADDR;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWID;
wire   [31:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLEN;
wire   [2:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWBURST;
wire   [1:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWPROT;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWQOS;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWREGION;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_AWUSER;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_WVALID;
wire   [31:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_WDATA;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_WSTRB;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_WLAST;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_WID;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_WUSER;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_ARVALID;
wire   [63:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARADDR;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARID;
wire   [31:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARLEN;
wire   [2:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARBURST;
wire   [1:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARPROT;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARQOS;
wire   [3:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARREGION;
wire   [0:0] grp_conv3_Pipeline_4_fu_465_m_axi_o_ARUSER;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_RREADY;
wire    grp_conv3_Pipeline_4_fu_465_m_axi_o_BREADY;
wire   [9:0] grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_478_ap_start;
wire    grp_conv3_Pipeline_RELU1_fu_478_ap_done;
wire    grp_conv3_Pipeline_RELU1_fu_478_ap_idle;
wire    grp_conv3_Pipeline_RELU1_fu_478_ap_ready;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
wire    grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din0;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din1;
wire   [1:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_opcode;
wire    grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_ce;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din0;
wire   [31:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din1;
wire   [4:0] grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_opcode;
wire    grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_ce;
wire    grp_conv3_Pipeline_6_fu_488_ap_start;
wire    grp_conv3_Pipeline_6_fu_488_ap_done;
wire    grp_conv3_Pipeline_6_fu_488_ap_idle;
wire    grp_conv3_Pipeline_6_fu_488_ap_ready;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_AWVALID;
wire   [63:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWADDR;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWID;
wire   [31:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLEN;
wire   [2:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWBURST;
wire   [1:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWPROT;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWQOS;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWREGION;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_AWUSER;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_WVALID;
wire   [31:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_WDATA;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_WSTRB;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_WLAST;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_WID;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_WUSER;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_ARVALID;
wire   [63:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARADDR;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARID;
wire   [31:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARLEN;
wire   [2:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARBURST;
wire   [1:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARPROT;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARQOS;
wire   [3:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARREGION;
wire   [0:0] grp_conv3_Pipeline_6_fu_488_m_axi_o_ARUSER;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_RREADY;
wire    grp_conv3_Pipeline_6_fu_488_m_axi_o_BREADY;
wire   [9:0] grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_500_ap_start;
wire    grp_conv3_Pipeline_CLEARW_fu_500_ap_done;
wire    grp_conv3_Pipeline_CLEARW_fu_500_ap_idle;
wire    grp_conv3_Pipeline_CLEARW_fu_500_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_ap_start;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_ap_done;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_ap_idle;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_ap_start;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_ap_done;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_ap_idle;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
wire    grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
wire   [31:0] grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
reg   [5:0] bin_reg_336;
reg   [22:0] phi_mul_reg_347;
reg   [3:0] bh_1_reg_358;
reg   [1:0] p_reg_369;
wire   [0:0] icmp_ln88_fu_840_p2;
reg   [7:0] loop_index_i_reg_380;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state26;
reg   [2:0] bh_reg_391;
wire    ap_CS_fsm_state38;
reg   [2:0] h_reg_403;
wire    ap_CS_fsm_state61;
reg    ap_block_state47;
reg    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
reg    grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg;
reg   [60:0] ap_NS_fsm;
wire    ap_NS_fsm_state37;
reg    grp_conv3_Pipeline_RELU_fu_454_ap_start_reg;
reg    grp_conv3_Pipeline_4_fu_465_ap_start_reg;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
reg    grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg;
reg    ap_block_state47_ignore_call0;
reg    grp_conv3_Pipeline_6_fu_488_ap_start_reg;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
reg    grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg;
wire    ap_CS_fsm_state57;
reg    grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg;
reg    grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln90_5_fu_831_p1;
wire   [63:0] zext_ln91_1_fu_867_p1;
wire   [63:0] p_cast797_fu_951_p1;
wire  signed [63:0] sext_ln106_fu_542_p1;
wire  signed [63:0] sext_ln84_1_fu_778_p1;
wire  signed [63:0] sext_ln85_fu_804_p1;
wire  signed [63:0] sext_ln136_fu_1074_p1;
wire  signed [63:0] sext_ln136_1_fu_1104_p1;
reg   [7:0] h_1_fu_216;
wire   [7:0] add_ln32_fu_1145_p2;
reg    ap_block_state59_on_subcall_done;
wire   [31:0] empty_76_fu_945_p1;
wire   [8:0] tmp_s_fu_584_p3;
wire   [9:0] zext_ln90_1_fu_592_p1;
wire   [9:0] zext_ln90_fu_580_p1;
wire   [9:0] zext_ln90_2_fu_618_p1;
wire   [9:0] add_ln90_1_fu_622_p2;
wire   [8:0] trunc_ln90_fu_627_p1;
wire   [10:0] p_shl1_fu_639_p3;
wire   [15:0] p_shl_fu_631_p3;
wire   [15:0] zext_ln90_3_fu_647_p1;
wire   [3:0] add_ln82_fu_669_p2;
wire  signed [9:0] sext_ln82_fu_675_p1;
wire   [9:0] add_ln82_1_fu_679_p2;
wire   [0:0] tmp_33_fu_698_p3;
wire   [0:0] tmp_fu_684_p3;
wire   [0:0] icmp_ln56_fu_692_p2;
wire   [0:0] or_ln55_fu_714_p2;
wire   [9:0] select_ln55_fu_706_p3;
wire   [9:0] hclamp_fu_720_p3;
wire   [11:0] shl_ln84_1_fu_736_p3;
wire   [19:0] shl_ln_fu_728_p3;
wire  signed [19:0] sext_ln84_fu_744_p1;
wire   [19:0] sub_ln84_fu_748_p2;
wire  signed [63:0] sext_ln84_2_fu_754_p1;
wire   [63:0] add_ln84_fu_758_p2;
wire   [63:0] add_ln84_1_fu_763_p2;
wire   [61:0] trunc_ln2_fu_768_p4;
wire   [63:0] add_ln85_fu_788_p2;
wire   [61:0] trunc_ln3_fu_794_p4;
wire   [15:0] zext_ln90_4_fu_822_p1;
wire   [15:0] add_ln90_3_fu_826_p2;
wire   [7:0] zext_ln88_fu_836_p1;
wire   [7:0] add_ln91_fu_852_p2;
wire   [15:0] zext_ln91_fu_858_p1;
wire   [15:0] add_ln91_1_fu_862_p2;
wire   [8:0] loop_index_i_cast_fu_872_p1;
wire   [8:0] arrayidx36612_sum_i_fu_888_p2;
wire   [7:0] empty_78_fu_900_p2;
wire   [0:0] empty_77_fu_894_p2;
wire  signed [8:0] p_cast796_fu_906_p1;
wire   [8:0] empty_79_fu_910_p3;
wire   [15:0] p_cast794_fu_918_p1;
wire   [8:0] mul84_fu_931_p0;
wire   [10:0] mul84_fu_931_p1;
wire   [18:0] mul84_fu_931_p2;
wire   [8:0] zext_ln123_fu_962_p1;
wire   [8:0] add_ln126_fu_966_p2;
wire   [18:0] shl_ln1_fu_971_p3;
wire   [10:0] shl_ln126_1_fu_983_p3;
wire   [19:0] zext_ln126_fu_979_p1;
wire   [19:0] zext_ln126_1_fu_991_p1;
wire   [19:0] sub_ln126_fu_995_p2;
wire  signed [63:0] sext_ln126_fu_1001_p1;
wire   [63:0] add_ln126_1_fu_1005_p2;
wire   [8:0] zext_ln126_2_fu_1026_p1;
wire   [8:0] add_ln126_2_fu_1030_p2;
wire   [18:0] shl_ln126_2_fu_1035_p3;
wire   [10:0] shl_ln126_3_fu_1047_p3;
wire   [19:0] zext_ln126_3_fu_1043_p1;
wire   [19:0] zext_ln126_4_fu_1055_p1;
wire   [19:0] sub_ln126_1_fu_1059_p2;
wire  signed [63:0] sext_ln126_1_fu_1065_p1;
reg   [31:0] grp_fu_1359_p0;
reg   [31:0] grp_fu_1359_p1;
reg    grp_fu_1359_ce;
reg    grp_fu_1363_ce;
reg    grp_fu_1367_ce;
reg    grp_fu_1371_ce;
reg   [31:0] grp_fu_1375_p0;
reg   [31:0] grp_fu_1375_p1;
reg    grp_fu_1375_ce;
reg   [4:0] grp_fu_1375_opcode;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire   [18:0] mul84_fu_931_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 61'd1;
#0 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_RELU_fu_454_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_4_fu_465_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_6_fu_488_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg = 1'b0;
end

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 37440 ),
    .AddressWidth( 16 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we0),
    .d0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 37440 ),
    .AddressWidth( 16 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_we0),
    .d0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .d0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .address1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1)
);

srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
conv3_float_255_255_float_32_5_5_float_float_255_255_o_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .ce0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .we0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .d0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0),
    .q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .address1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1),
    .ce1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1),
    .q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1)
);

srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start),
    .ap_done(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_done),
    .ap_idle(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_idle),
    .ap_ready(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_ready),
    .m_axi_w3_AWVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWVALID),
    .m_axi_w3_AWREADY(1'b0),
    .m_axi_w3_AWADDR(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWADDR),
    .m_axi_w3_AWID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWID),
    .m_axi_w3_AWLEN(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWLEN),
    .m_axi_w3_AWSIZE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWSIZE),
    .m_axi_w3_AWBURST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWBURST),
    .m_axi_w3_AWLOCK(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWLOCK),
    .m_axi_w3_AWCACHE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWCACHE),
    .m_axi_w3_AWPROT(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWPROT),
    .m_axi_w3_AWQOS(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWQOS),
    .m_axi_w3_AWREGION(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWREGION),
    .m_axi_w3_AWUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_AWUSER),
    .m_axi_w3_WVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WVALID),
    .m_axi_w3_WREADY(1'b0),
    .m_axi_w3_WDATA(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WDATA),
    .m_axi_w3_WSTRB(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WSTRB),
    .m_axi_w3_WLAST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WLAST),
    .m_axi_w3_WID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WID),
    .m_axi_w3_WUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_WUSER),
    .m_axi_w3_ARVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARVALID),
    .m_axi_w3_ARREADY(m_axi_w3_ARREADY),
    .m_axi_w3_ARADDR(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARADDR),
    .m_axi_w3_ARID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARID),
    .m_axi_w3_ARLEN(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLEN),
    .m_axi_w3_ARSIZE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARSIZE),
    .m_axi_w3_ARBURST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARBURST),
    .m_axi_w3_ARLOCK(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLOCK),
    .m_axi_w3_ARCACHE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARCACHE),
    .m_axi_w3_ARPROT(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARPROT),
    .m_axi_w3_ARQOS(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARQOS),
    .m_axi_w3_ARREGION(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARREGION),
    .m_axi_w3_ARUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARUSER),
    .m_axi_w3_RVALID(m_axi_w3_RVALID),
    .m_axi_w3_RREADY(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_RREADY),
    .m_axi_w3_RDATA(m_axi_w3_RDATA),
    .m_axi_w3_RLAST(m_axi_w3_RLAST),
    .m_axi_w3_RID(m_axi_w3_RID),
    .m_axi_w3_RFIFONUM(m_axi_w3_RFIFONUM),
    .m_axi_w3_RUSER(m_axi_w3_RUSER),
    .m_axi_w3_RRESP(m_axi_w3_RRESP),
    .m_axi_w3_BVALID(1'b0),
    .m_axi_w3_BREADY(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_BREADY),
    .m_axi_w3_BRESP(2'd0),
    .m_axi_w3_BID(1'd0),
    .m_axi_w3_BUSER(1'd0),
    .sext_ln106(trunc_ln_reg_1179),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0)
);

srcnn_conv3_Pipeline_IN_ROW_COL grp_conv3_Pipeline_IN_ROW_COL_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start),
    .ap_done(grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_done),
    .ap_idle(grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_idle),
    .ap_ready(grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_ready),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .grp_fu_1359_p_din0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din0),
    .grp_fu_1359_p_din1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din1),
    .grp_fu_1359_p_opcode(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_opcode),
    .grp_fu_1359_p_dout0(grp_fu_412_p_dout0),
    .grp_fu_1359_p_ce(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_ce),
    .grp_fu_1363_p_din0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din0),
    .grp_fu_1363_p_din1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din1),
    .grp_fu_1363_p_opcode(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_opcode),
    .grp_fu_1363_p_dout0(grp_fu_416_p_dout0),
    .grp_fu_1363_p_ce(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_ce),
    .grp_fu_1367_p_din0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din0),
    .grp_fu_1367_p_din1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din1),
    .grp_fu_1367_p_dout0(grp_fu_420_p_dout0),
    .grp_fu_1367_p_ce(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_ce),
    .grp_fu_1371_p_din0(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din0),
    .grp_fu_1371_p_din1(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din1),
    .grp_fu_1371_p_dout0(grp_fu_424_p_dout0),
    .grp_fu_1371_p_ce(grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_ce)
);

srcnn_conv3_Pipeline_RELU grp_conv3_Pipeline_RELU_fu_454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_RELU_fu_454_ap_start),
    .ap_done(grp_conv3_Pipeline_RELU_fu_454_ap_done),
    .ap_idle(grp_conv3_Pipeline_RELU_fu_454_ap_idle),
    .ap_ready(grp_conv3_Pipeline_RELU_fu_454_ap_ready),
    .bh_1(bh_reg_391),
    .conv3_biases_0_0_val(conv3_biases_0_0_val),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1(grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1),
    .grp_fu_1359_p_din0(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din0),
    .grp_fu_1359_p_din1(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din1),
    .grp_fu_1359_p_opcode(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_opcode),
    .grp_fu_1359_p_dout0(grp_fu_412_p_dout0),
    .grp_fu_1359_p_ce(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_ce),
    .grp_fu_1375_p_din0(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din0),
    .grp_fu_1375_p_din1(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din1),
    .grp_fu_1375_p_opcode(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_opcode),
    .grp_fu_1375_p_dout0(grp_fu_428_p_dout0),
    .grp_fu_1375_p_ce(grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_ce)
);

srcnn_conv3_Pipeline_4 grp_conv3_Pipeline_4_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_4_fu_465_ap_start),
    .ap_done(grp_conv3_Pipeline_4_fu_465_ap_done),
    .ap_idle(grp_conv3_Pipeline_4_fu_465_ap_idle),
    .ap_ready(grp_conv3_Pipeline_4_fu_465_ap_ready),
    .m_axi_o_AWVALID(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWVALID),
    .m_axi_o_AWREADY(m_axi_o_AWREADY),
    .m_axi_o_AWADDR(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWADDR),
    .m_axi_o_AWID(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWID),
    .m_axi_o_AWLEN(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLEN),
    .m_axi_o_AWSIZE(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWSIZE),
    .m_axi_o_AWBURST(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWBURST),
    .m_axi_o_AWLOCK(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLOCK),
    .m_axi_o_AWCACHE(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWCACHE),
    .m_axi_o_AWPROT(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWPROT),
    .m_axi_o_AWQOS(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWQOS),
    .m_axi_o_AWREGION(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWREGION),
    .m_axi_o_AWUSER(grp_conv3_Pipeline_4_fu_465_m_axi_o_AWUSER),
    .m_axi_o_WVALID(grp_conv3_Pipeline_4_fu_465_m_axi_o_WVALID),
    .m_axi_o_WREADY(m_axi_o_WREADY),
    .m_axi_o_WDATA(grp_conv3_Pipeline_4_fu_465_m_axi_o_WDATA),
    .m_axi_o_WSTRB(grp_conv3_Pipeline_4_fu_465_m_axi_o_WSTRB),
    .m_axi_o_WLAST(grp_conv3_Pipeline_4_fu_465_m_axi_o_WLAST),
    .m_axi_o_WID(grp_conv3_Pipeline_4_fu_465_m_axi_o_WID),
    .m_axi_o_WUSER(grp_conv3_Pipeline_4_fu_465_m_axi_o_WUSER),
    .m_axi_o_ARVALID(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARVALID),
    .m_axi_o_ARREADY(1'b0),
    .m_axi_o_ARADDR(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARADDR),
    .m_axi_o_ARID(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARID),
    .m_axi_o_ARLEN(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARLEN),
    .m_axi_o_ARSIZE(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARSIZE),
    .m_axi_o_ARBURST(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARBURST),
    .m_axi_o_ARLOCK(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARLOCK),
    .m_axi_o_ARCACHE(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARCACHE),
    .m_axi_o_ARPROT(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARPROT),
    .m_axi_o_ARQOS(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARQOS),
    .m_axi_o_ARREGION(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARREGION),
    .m_axi_o_ARUSER(grp_conv3_Pipeline_4_fu_465_m_axi_o_ARUSER),
    .m_axi_o_RVALID(1'b0),
    .m_axi_o_RREADY(grp_conv3_Pipeline_4_fu_465_m_axi_o_RREADY),
    .m_axi_o_RDATA(32'd0),
    .m_axi_o_RLAST(1'b0),
    .m_axi_o_RID(1'd0),
    .m_axi_o_RFIFONUM(13'd0),
    .m_axi_o_RUSER(1'd0),
    .m_axi_o_RRESP(2'd0),
    .m_axi_o_BVALID(m_axi_o_BVALID),
    .m_axi_o_BREADY(grp_conv3_Pipeline_4_fu_465_m_axi_o_BREADY),
    .m_axi_o_BRESP(m_axi_o_BRESP),
    .m_axi_o_BID(m_axi_o_BID),
    .m_axi_o_BUSER(m_axi_o_BUSER),
    .sext_ln136(trunc_ln6_reg_1295),
    .bh_1(bh_reg_391),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0)
);

srcnn_conv3_Pipeline_RELU1 grp_conv3_Pipeline_RELU1_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_RELU1_fu_478_ap_start),
    .ap_done(grp_conv3_Pipeline_RELU1_fu_478_ap_done),
    .ap_idle(grp_conv3_Pipeline_RELU1_fu_478_ap_idle),
    .ap_ready(grp_conv3_Pipeline_RELU1_fu_478_ap_ready),
    .or_ln126(or_ln126_reg_1301),
    .conv3_biases_0_0_val(conv3_biases_0_0_val),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1(grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1),
    .grp_fu_1359_p_din0(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din0),
    .grp_fu_1359_p_din1(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din1),
    .grp_fu_1359_p_opcode(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_opcode),
    .grp_fu_1359_p_dout0(grp_fu_412_p_dout0),
    .grp_fu_1359_p_ce(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_ce),
    .grp_fu_1375_p_din0(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din0),
    .grp_fu_1375_p_din1(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din1),
    .grp_fu_1375_p_opcode(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_opcode),
    .grp_fu_1375_p_dout0(grp_fu_428_p_dout0),
    .grp_fu_1375_p_ce(grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_ce)
);

srcnn_conv3_Pipeline_6 grp_conv3_Pipeline_6_fu_488(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_6_fu_488_ap_start),
    .ap_done(grp_conv3_Pipeline_6_fu_488_ap_done),
    .ap_idle(grp_conv3_Pipeline_6_fu_488_ap_idle),
    .ap_ready(grp_conv3_Pipeline_6_fu_488_ap_ready),
    .m_axi_o_AWVALID(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWVALID),
    .m_axi_o_AWREADY(m_axi_o_AWREADY),
    .m_axi_o_AWADDR(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWADDR),
    .m_axi_o_AWID(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWID),
    .m_axi_o_AWLEN(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLEN),
    .m_axi_o_AWSIZE(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWSIZE),
    .m_axi_o_AWBURST(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWBURST),
    .m_axi_o_AWLOCK(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLOCK),
    .m_axi_o_AWCACHE(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWCACHE),
    .m_axi_o_AWPROT(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWPROT),
    .m_axi_o_AWQOS(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWQOS),
    .m_axi_o_AWREGION(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWREGION),
    .m_axi_o_AWUSER(grp_conv3_Pipeline_6_fu_488_m_axi_o_AWUSER),
    .m_axi_o_WVALID(grp_conv3_Pipeline_6_fu_488_m_axi_o_WVALID),
    .m_axi_o_WREADY(m_axi_o_WREADY),
    .m_axi_o_WDATA(grp_conv3_Pipeline_6_fu_488_m_axi_o_WDATA),
    .m_axi_o_WSTRB(grp_conv3_Pipeline_6_fu_488_m_axi_o_WSTRB),
    .m_axi_o_WLAST(grp_conv3_Pipeline_6_fu_488_m_axi_o_WLAST),
    .m_axi_o_WID(grp_conv3_Pipeline_6_fu_488_m_axi_o_WID),
    .m_axi_o_WUSER(grp_conv3_Pipeline_6_fu_488_m_axi_o_WUSER),
    .m_axi_o_ARVALID(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARVALID),
    .m_axi_o_ARREADY(1'b0),
    .m_axi_o_ARADDR(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARADDR),
    .m_axi_o_ARID(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARID),
    .m_axi_o_ARLEN(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARLEN),
    .m_axi_o_ARSIZE(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARSIZE),
    .m_axi_o_ARBURST(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARBURST),
    .m_axi_o_ARLOCK(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARLOCK),
    .m_axi_o_ARCACHE(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARCACHE),
    .m_axi_o_ARPROT(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARPROT),
    .m_axi_o_ARQOS(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARQOS),
    .m_axi_o_ARREGION(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARREGION),
    .m_axi_o_ARUSER(grp_conv3_Pipeline_6_fu_488_m_axi_o_ARUSER),
    .m_axi_o_RVALID(1'b0),
    .m_axi_o_RREADY(grp_conv3_Pipeline_6_fu_488_m_axi_o_RREADY),
    .m_axi_o_RDATA(32'd0),
    .m_axi_o_RLAST(1'b0),
    .m_axi_o_RID(1'd0),
    .m_axi_o_RFIFONUM(13'd0),
    .m_axi_o_RUSER(1'd0),
    .m_axi_o_RRESP(2'd0),
    .m_axi_o_BVALID(m_axi_o_BVALID),
    .m_axi_o_BREADY(grp_conv3_Pipeline_6_fu_488_m_axi_o_BREADY),
    .m_axi_o_BRESP(m_axi_o_BRESP),
    .m_axi_o_BID(m_axi_o_BID),
    .m_axi_o_BUSER(m_axi_o_BUSER),
    .sext_ln136_1(trunc_ln136_1_reg_1321),
    .or_ln126(or_ln126_reg_1301),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0)
);

srcnn_conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW_fu_500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW_fu_500_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW_fu_500_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW_fu_500_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW_fu_500_ap_ready),
    .h(h_reg_403),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0)
);

srcnn_conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW2_fu_510(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW2_fu_510_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW2_fu_510_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW2_fu_510_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW2_fu_510_ap_ready),
    .add_ln63(add_ln63_reg_1341),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0)
);

srcnn_conv3_Pipeline_CLEARW3 grp_conv3_Pipeline_CLEARW3_fu_519(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW3_fu_519_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW3_fu_519_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW3_fu_519_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW3_fu_519_ap_ready),
    .add_ln63_1(add_ln63_1_reg_1346),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0),
    .conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0(grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U435(
    .din0(mul84_fu_931_p0),
    .din1(mul84_fu_931_p1),
    .dout(mul84_fu_931_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_4_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_conv3_Pipeline_4_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_4_fu_465_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_4_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_6_fu_488_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state49)) begin
            grp_conv3_Pipeline_6_fu_488_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_6_fu_488_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_6_fu_488_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state58)) begin
            grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW2_fu_510_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW3_fu_519_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln63_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
            grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW_fu_500_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state37) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0)) & (icmp_ln123_1_fu_1084_p2 == 1'd1) & (icmp_ln123_reg_1291 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
            grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_RELU1_fu_478_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_RELU_fu_454_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln123_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_conv3_Pipeline_RELU_fu_454_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_RELU_fu_454_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_RELU_fu_454_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        bh_1_reg_358 <= 4'd0;
    end else if (((exitcond477_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        bh_1_reg_358 <= add_ln79_reg_1239;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        bh_reg_391 <= 3'd0;
    end else if (((m_axi_o_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
        bh_reg_391 <= add_ln123_reg_1327;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        bin_reg_336 <= 6'd0;
    end else if (((icmp_ln79_fu_657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        bin_reg_336 <= add_ln78_reg_1219;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_1_fu_216 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59_on_subcall_done) & ((icmp_ln63_1_fu_1133_p2 == 1'd0) | (icmp_ln63_reg_1337 == 1'd0)))) begin
        h_1_fu_216 <= add_ln32_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state47) & ((icmp_ln123_1_fu_1084_p2 == 1'd0) | (icmp_ln123_reg_1291 == 1'd0)))) begin
        h_reg_403 <= 3'd0;
    end else if (((grp_conv3_Pipeline_CLEARW3_fu_519_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        h_reg_403 <= add_ln63_2_reg_1354;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        loop_index_i_reg_380 <= empty_75_reg_1277;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        loop_index_i_reg_380 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (m_axi_i3_RVALID == 1'b1))) begin
        p_reg_369 <= 2'd0;
    end else if (((icmp_ln88_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_reg_369 <= add_ln88_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_347 <= 23'd0;
    end else if (((icmp_ln79_fu_657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_mul_reg_347 <= add_ln78_1_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_1_fu_1084_p2 == 1'd1) & (icmp_ln123_reg_1291 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        add_ln123_reg_1327 <= add_ln123_fu_1098_p2;
        trunc_ln136_1_reg_1321 <= {{add_ln126_3_reg_1308[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        add_ln126_3_reg_1308 <= add_ln126_3_fu_1069_p2;
        or_ln126_reg_1301[2 : 1] <= or_ln126_fu_1020_p2[2 : 1];
        trunc_ln6_reg_1295 <= {{add_ln126_1_fu_1005_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        add_ln63_1_reg_1346 <= add_ln63_1_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_1_fu_1133_p2 == 1'd1) & (icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        add_ln63_2_reg_1354 <= add_ln63_2_fu_1139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        add_ln63_reg_1341 <= add_ln63_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln78_1_reg_1206 <= add_ln78_1_fu_574_p2;
        add_ln78_reg_1219 <= add_ln78_fu_608_p2;
        add_ln90_reg_1211 <= add_ln90_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln79_reg_1239 <= add_ln79_fu_663_p2;
        add_ln90_2_reg_1229[15 : 1] <= add_ln90_2_fu_651_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_75_reg_1277 <= empty_75_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond477_fu_876_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        empty_80_reg_1282 <= empty_80_fu_922_p2;
        tmp_34_reg_1287 <= mul84_fu_931_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_657_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i3_addr_1_reg_1250 <= sext_ln85_fu_804_p1;
        i3_addr_reg_1244 <= sext_ln84_1_fu_778_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        icmp_ln123_reg_1291 <= icmp_ln123_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        icmp_ln63_reg_1337 <= icmp_ln63_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        left_reg_1256 <= left_fu_814_p1;
        right_reg_1261 <= right_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_528 <= m_axi_i3_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_1179 <= {{conv3_weights[63:2]}};
        w3_addr_reg_1184 <= sext_ln106_fu_542_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln119_1_reg_1200[7 : 0] <= zext_ln119_1_fu_570_p1[7 : 0];
        zext_ln119_reg_1195[7 : 0] <= zext_ln119_fu_566_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln79_reg_1224[22 : 0] <= zext_ln79_fu_614_p1[22 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i3_RVALID == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i3_RVALID == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i3_RVALID == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((m_axi_w3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((grp_conv3_Pipeline_RELU_fu_454_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0))) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_4_fu_465_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0))) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_Pipeline_RELU1_fu_478_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0))) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_6_fu_488_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((m_axi_o_BVALID == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_CLEARW_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state59_on_subcall_done)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_CLEARW3_fu_519_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln32_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = p_cast797_fu_951_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln90_5_fu_831_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_d0 = empty_76_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_d0 = left_reg_1256;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln88_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_34_reg_1287 == 1'd0) & (1'b1 == ap_CS_fsm_state26)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = p_cast797_fu_951_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln91_1_fu_867_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_d0 = empty_76_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_d0 = right_reg_1261;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln88_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_34_reg_1287 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_6_fu_488_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_4_fu_465_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_CLEARW3_fu_519_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else if (((icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_CLEARW2_fu_510_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_CLEARW_fu_500_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_RELU1_fu_478_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_RELU_fu_454_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1359_ce = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1359_ce = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1359_ce = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_ce;
    end else begin
        grp_fu_1359_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1359_p0 = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1359_p0 = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1359_p0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din0;
    end else begin
        grp_fu_1359_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1359_p1 = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1359_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1359_p1 = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1359_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1359_p1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1359_p_din1;
    end else begin
        grp_fu_1359_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1363_ce = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_ce;
    end else begin
        grp_fu_1363_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1367_ce = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_ce;
    end else begin
        grp_fu_1367_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1371_ce = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_ce;
    end else begin
        grp_fu_1371_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1375_ce = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1375_ce = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_ce;
    end else begin
        grp_fu_1375_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1375_opcode = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1375_opcode = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_opcode;
    end else begin
        grp_fu_1375_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1375_p0 = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1375_p0 = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din0;
    end else begin
        grp_fu_1375_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1375_p1 = grp_conv3_Pipeline_RELU1_fu_478_grp_fu_1375_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1375_p1 = grp_conv3_Pipeline_RELU_fu_454_grp_fu_1375_p_din1;
    end else begin
        grp_fu_1375_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5))) begin
        i3_blk_n_AR = m_axi_i3_ARREADY;
    end else begin
        i3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13))) begin
        i3_blk_n_R = m_axi_i3_RVALID;
    end else begin
        i3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (m_axi_i3_ARREADY == 1'b1))) begin
        m_axi_i3_ARADDR = i3_addr_1_reg_1250;
    end else if ((((1'b1 == ap_CS_fsm_state16) & (m_axi_i3_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_i3_ARREADY == 1'b1)))) begin
        m_axi_i3_ARADDR = i3_addr_reg_1244;
    end else begin
        m_axi_i3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (m_axi_i3_ARREADY == 1'b1))) begin
        m_axi_i3_ARLEN = 32'd255;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (m_axi_i3_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_i3_ARREADY == 1'b1)))) begin
        m_axi_i3_ARLEN = 32'd1;
    end else begin
        m_axi_i3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (m_axi_i3_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state16) & (m_axi_i3_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_i3_ARREADY == 1'b1)))) begin
        m_axi_i3_ARVALID = 1'b1;
    end else begin
        m_axi_i3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (m_axi_i3_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state25) & (m_axi_i3_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (m_axi_i3_RVALID == 1'b1)))) begin
        m_axi_i3_RREADY = 1'b1;
    end else begin
        m_axi_i3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv3_Pipeline_RELU1_fu_478_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48))) begin
        m_axi_o_AWADDR = sext_ln136_1_fu_1104_p1;
    end else if ((~((grp_conv3_Pipeline_RELU_fu_454_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
        m_axi_o_AWADDR = sext_ln136_fu_1074_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWADDR = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWADDR = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWADDR;
    end else begin
        m_axi_o_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWBURST = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWBURST = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWBURST;
    end else begin
        m_axi_o_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWCACHE = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWCACHE = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWCACHE;
    end else begin
        m_axi_o_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWID = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWID;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWID = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWID;
    end else begin
        m_axi_o_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv3_Pipeline_RELU1_fu_478_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48)) | (~((grp_conv3_Pipeline_RELU_fu_454_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)))) begin
        m_axi_o_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWLEN = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWLEN = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLEN;
    end else begin
        m_axi_o_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWLOCK = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWLOCK = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWLOCK;
    end else begin
        m_axi_o_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWPROT = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWPROT = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWPROT;
    end else begin
        m_axi_o_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWQOS = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWQOS = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWQOS;
    end else begin
        m_axi_o_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWREGION = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWREGION = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWREGION;
    end else begin
        m_axi_o_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWSIZE = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWSIZE = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWSIZE;
    end else begin
        m_axi_o_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWUSER = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWUSER = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWUSER;
    end else begin
        m_axi_o_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv3_Pipeline_RELU1_fu_478_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48)) | (~((grp_conv3_Pipeline_RELU_fu_454_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)))) begin
        m_axi_o_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_AWVALID = grp_conv3_Pipeline_6_fu_488_m_axi_o_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_AWVALID = grp_conv3_Pipeline_4_fu_465_m_axi_o_AWVALID;
    end else begin
        m_axi_o_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0)) & (icmp_ln123_reg_1291 == 1'd1) & (1'b1 == ap_CS_fsm_state47)) | ((m_axi_o_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state55)))) begin
        m_axi_o_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_BREADY = grp_conv3_Pipeline_6_fu_488_m_axi_o_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_BREADY = grp_conv3_Pipeline_4_fu_465_m_axi_o_BREADY;
    end else begin
        m_axi_o_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WDATA = grp_conv3_Pipeline_6_fu_488_m_axi_o_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WDATA = grp_conv3_Pipeline_4_fu_465_m_axi_o_WDATA;
    end else begin
        m_axi_o_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WID = grp_conv3_Pipeline_6_fu_488_m_axi_o_WID;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WID = grp_conv3_Pipeline_4_fu_465_m_axi_o_WID;
    end else begin
        m_axi_o_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WLAST = grp_conv3_Pipeline_6_fu_488_m_axi_o_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WLAST = grp_conv3_Pipeline_4_fu_465_m_axi_o_WLAST;
    end else begin
        m_axi_o_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WSTRB = grp_conv3_Pipeline_6_fu_488_m_axi_o_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WSTRB = grp_conv3_Pipeline_4_fu_465_m_axi_o_WSTRB;
    end else begin
        m_axi_o_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WUSER = grp_conv3_Pipeline_6_fu_488_m_axi_o_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WUSER = grp_conv3_Pipeline_4_fu_465_m_axi_o_WUSER;
    end else begin
        m_axi_o_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        m_axi_o_WVALID = grp_conv3_Pipeline_6_fu_488_m_axi_o_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        m_axi_o_WVALID = grp_conv3_Pipeline_4_fu_465_m_axi_o_WVALID;
    end else begin
        m_axi_o_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (m_axi_w3_ARREADY == 1'b1))) begin
        m_axi_w3_ARADDR = w3_addr_reg_1184;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARADDR = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARADDR;
    end else begin
        m_axi_w3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARBURST = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARBURST;
    end else begin
        m_axi_w3_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARCACHE = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARCACHE;
    end else begin
        m_axi_w3_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARID = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARID;
    end else begin
        m_axi_w3_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (m_axi_w3_ARREADY == 1'b1))) begin
        m_axi_w3_ARLEN = 32'd800;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARLEN = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLEN;
    end else begin
        m_axi_w3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARLOCK = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARLOCK;
    end else begin
        m_axi_w3_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARPROT = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARPROT;
    end else begin
        m_axi_w3_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARQOS = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARQOS;
    end else begin
        m_axi_w3_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARREGION = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARREGION;
    end else begin
        m_axi_w3_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARSIZE = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARSIZE;
    end else begin
        m_axi_w3_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARUSER = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARUSER;
    end else begin
        m_axi_w3_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (m_axi_w3_ARREADY == 1'b1))) begin
        m_axi_w3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_ARVALID = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_ARVALID;
    end else begin
        m_axi_w3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_w3_RREADY = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_m_axi_w3_RREADY;
    end else begin
        m_axi_w3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40))) begin
        o_blk_n_AW = m_axi_o_AWREADY;
    end else begin
        o_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | ((icmp_ln123_reg_1291 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        o_blk_n_B = m_axi_o_BVALID;
    end else begin
        o_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        w3_blk_n_AR = m_axi_w3_ARREADY;
    end else begin
        w3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln32_fu_560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln78_fu_602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln79_fu_657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (m_axi_i3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (m_axi_i3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (m_axi_i3_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (m_axi_i3_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln88_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (m_axi_i3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((exitcond477_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (m_axi_i3_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (m_axi_w3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln123_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if ((~((grp_conv3_Pipeline_RELU_fu_454_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_conv3_Pipeline_4_fu_465_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if ((~((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state47) & ((icmp_ln123_1_fu_1084_p2 == 1'd0) | (icmp_ln123_reg_1291 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else if ((~((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0)) & (icmp_ln123_1_fu_1084_p2 == 1'd1) & (icmp_ln123_reg_1291 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if ((~((grp_conv3_Pipeline_RELU1_fu_478_ap_done == 1'b0) | (m_axi_o_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_conv3_Pipeline_6_fu_488_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((m_axi_o_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((icmp_ln63_fu_1114_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((grp_conv3_Pipeline_CLEARW_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59_on_subcall_done) & ((icmp_ln63_1_fu_1133_p2 == 1'd0) | (icmp_ln63_reg_1337 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln63_1_fu_1133_p2 == 1'd1) & (icmp_ln63_reg_1337 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_conv3_Pipeline_CLEARW3_fu_519_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln123_fu_1098_p2 = (bh_reg_391 + 3'd2);

assign add_ln126_1_fu_1005_p2 = ($signed(sext_ln126_fu_1001_p1) + $signed(output_ftmap));

assign add_ln126_2_fu_1030_p2 = (zext_ln126_2_fu_1026_p1 + zext_ln119_1_reg_1200);

assign add_ln126_3_fu_1069_p2 = ($signed(sext_ln126_1_fu_1065_p1) + $signed(output_ftmap));

assign add_ln126_fu_966_p2 = (zext_ln123_fu_962_p1 + zext_ln119_1_reg_1200);

assign add_ln32_fu_1145_p2 = (h_1_fu_216 + 8'd5);

assign add_ln63_1_fu_1127_p2 = (h_reg_403 + 3'd2);

assign add_ln63_2_fu_1139_p2 = (h_reg_403 + 3'd3);

assign add_ln63_fu_1120_p2 = (h_reg_403 + 3'd1);

assign add_ln78_1_fu_574_p2 = (phi_mul_reg_347 + 23'd260100);

assign add_ln78_fu_608_p2 = (bin_reg_336 + 6'd1);

assign add_ln79_fu_663_p2 = (bh_1_reg_358 + 4'd1);

assign add_ln82_1_fu_679_p2 = ($signed(sext_ln82_fu_675_p1) + $signed(zext_ln119_reg_1195));

assign add_ln82_fu_669_p2 = ($signed(bh_1_reg_358) + $signed(4'd14));

assign add_ln84_1_fu_763_p2 = (add_ln84_fu_758_p2 + zext_ln79_reg_1224);

assign add_ln84_fu_758_p2 = ($signed(sext_ln84_2_fu_754_p1) + $signed(input_ftmap));

assign add_ln85_fu_788_p2 = (add_ln84_1_fu_763_p2 + 64'd1016);

assign add_ln88_fu_846_p2 = (p_reg_369 + 2'd1);

assign add_ln90_1_fu_622_p2 = (add_ln90_reg_1211 + zext_ln90_2_fu_618_p1);

assign add_ln90_2_fu_651_p2 = (p_shl_fu_631_p3 + zext_ln90_3_fu_647_p1);

assign add_ln90_3_fu_826_p2 = (add_ln90_2_reg_1229 + zext_ln90_4_fu_822_p1);

assign add_ln90_fu_596_p2 = (zext_ln90_1_fu_592_p1 + zext_ln90_fu_580_p1);

assign add_ln91_1_fu_862_p2 = (add_ln90_2_reg_1229 + zext_ln91_fu_858_p1);

assign add_ln91_fu_852_p2 = (zext_ln88_fu_836_p1 + 8'd127);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_NS_fsm_state37 = ap_NS_fsm[32'd36];

always @ (*) begin
    ap_block_state47 = ((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state47_ignore_call0 = ((icmp_ln123_reg_1291 == 1'd1) & (m_axi_o_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state59_on_subcall_done = ((grp_conv3_Pipeline_CLEARW2_fu_510_ap_done == 1'b0) & (icmp_ln63_reg_1337 == 1'd1));
end

assign arrayidx36612_sum_i_fu_888_p2 = (loop_index_i_cast_fu_872_p1 + 9'd2);

assign empty_75_fu_882_p2 = (loop_index_i_reg_380 + 8'd1);

assign empty_76_fu_945_p1 = reg_528;

assign empty_77_fu_894_p2 = ((arrayidx36612_sum_i_fu_888_p2 < 9'd130) ? 1'b1 : 1'b0);

assign empty_78_fu_900_p2 = (loop_index_i_reg_380 ^ 8'd128);

assign empty_79_fu_910_p3 = ((empty_77_fu_894_p2[0:0] == 1'b1) ? arrayidx36612_sum_i_fu_888_p2 : p_cast796_fu_906_p1);

assign empty_80_fu_922_p2 = (add_ln90_2_reg_1229 + p_cast794_fu_918_p1);

assign exitcond477_fu_876_p2 = ((loop_index_i_reg_380 == 8'd255) ? 1'b1 : 1'b0);

assign grp_conv3_Pipeline_4_fu_465_ap_start = grp_conv3_Pipeline_4_fu_465_ap_start_reg;

assign grp_conv3_Pipeline_6_fu_488_ap_start = grp_conv3_Pipeline_6_fu_488_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW2_fu_510_ap_start = grp_conv3_Pipeline_CLEARW2_fu_510_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW3_fu_519_ap_start = grp_conv3_Pipeline_CLEARW3_fu_519_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW_fu_500_ap_start = grp_conv3_Pipeline_CLEARW_fu_500_ap_start_reg;

assign grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start = grp_conv3_Pipeline_IN_ROW_COL_fu_432_ap_start_reg;

assign grp_conv3_Pipeline_RELU1_fu_478_ap_start = grp_conv3_Pipeline_RELU1_fu_478_ap_start_reg;

assign grp_conv3_Pipeline_RELU_fu_454_ap_start = grp_conv3_Pipeline_RELU_fu_454_ap_start_reg;

assign grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415_ap_start_reg;

assign grp_fu_412_p_ce = grp_fu_1359_ce;

assign grp_fu_412_p_din0 = grp_fu_1359_p0;

assign grp_fu_412_p_din1 = grp_fu_1359_p1;

assign grp_fu_412_p_opcode = 2'd0;

assign grp_fu_416_p_ce = grp_fu_1363_ce;

assign grp_fu_416_p_din0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din0;

assign grp_fu_416_p_din1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1363_p_din1;

assign grp_fu_416_p_opcode = 2'd0;

assign grp_fu_420_p_ce = grp_fu_1367_ce;

assign grp_fu_420_p_din0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din0;

assign grp_fu_420_p_din1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1367_p_din1;

assign grp_fu_424_p_ce = grp_fu_1371_ce;

assign grp_fu_424_p_din0 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din0;

assign grp_fu_424_p_din1 = grp_conv3_Pipeline_IN_ROW_COL_fu_432_grp_fu_1371_p_din1;

assign grp_fu_428_p_ce = grp_fu_1375_ce;

assign grp_fu_428_p_din0 = grp_fu_1375_p0;

assign grp_fu_428_p_din1 = grp_fu_1375_p1;

assign grp_fu_428_p_opcode = grp_fu_1375_opcode;

assign hclamp_fu_720_p3 = ((or_ln55_fu_714_p2[0:0] == 1'b1) ? select_ln55_fu_706_p3 : add_ln82_1_fu_679_p2);

assign icmp_ln123_1_fu_1084_p2 = ((or_ln126_reg_1301 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_956_p2 = ((bh_reg_391 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_560_p2 = ((h_1_fu_216 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_692_p2 = (($signed(add_ln82_1_fu_679_p2) > $signed(10'd254)) ? 1'b1 : 1'b0);

assign icmp_ln63_1_fu_1133_p2 = ((add_ln63_1_fu_1127_p2 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_1114_p2 = ((h_reg_403 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_602_p2 = ((bin_reg_336 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_657_p2 = ((bh_1_reg_358 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_840_p2 = ((p_reg_369 == 2'd2) ? 1'b1 : 1'b0);

assign left_fu_814_p1 = reg_528;

assign loop_index_i_cast_fu_872_p1 = loop_index_i_reg_380;

assign m_axi_i3_ARBURST = 2'd0;

assign m_axi_i3_ARCACHE = 4'd0;

assign m_axi_i3_ARID = 1'd0;

assign m_axi_i3_ARLOCK = 2'd0;

assign m_axi_i3_ARPROT = 3'd0;

assign m_axi_i3_ARQOS = 4'd0;

assign m_axi_i3_ARREGION = 4'd0;

assign m_axi_i3_ARSIZE = 3'd0;

assign m_axi_i3_ARUSER = 1'd0;

assign m_axi_i3_AWADDR = 64'd0;

assign m_axi_i3_AWBURST = 2'd0;

assign m_axi_i3_AWCACHE = 4'd0;

assign m_axi_i3_AWID = 1'd0;

assign m_axi_i3_AWLEN = 32'd0;

assign m_axi_i3_AWLOCK = 2'd0;

assign m_axi_i3_AWPROT = 3'd0;

assign m_axi_i3_AWQOS = 4'd0;

assign m_axi_i3_AWREGION = 4'd0;

assign m_axi_i3_AWSIZE = 3'd0;

assign m_axi_i3_AWUSER = 1'd0;

assign m_axi_i3_AWVALID = 1'b0;

assign m_axi_i3_BREADY = 1'b0;

assign m_axi_i3_WDATA = 32'd0;

assign m_axi_i3_WID = 1'd0;

assign m_axi_i3_WLAST = 1'b0;

assign m_axi_i3_WSTRB = 4'd0;

assign m_axi_i3_WUSER = 1'd0;

assign m_axi_i3_WVALID = 1'b0;

assign m_axi_o_ARADDR = 64'd0;

assign m_axi_o_ARBURST = 2'd0;

assign m_axi_o_ARCACHE = 4'd0;

assign m_axi_o_ARID = 1'd0;

assign m_axi_o_ARLEN = 32'd0;

assign m_axi_o_ARLOCK = 2'd0;

assign m_axi_o_ARPROT = 3'd0;

assign m_axi_o_ARQOS = 4'd0;

assign m_axi_o_ARREGION = 4'd0;

assign m_axi_o_ARSIZE = 3'd0;

assign m_axi_o_ARUSER = 1'd0;

assign m_axi_o_ARVALID = 1'b0;

assign m_axi_o_RREADY = 1'b0;

assign m_axi_w3_AWADDR = 64'd0;

assign m_axi_w3_AWBURST = 2'd0;

assign m_axi_w3_AWCACHE = 4'd0;

assign m_axi_w3_AWID = 1'd0;

assign m_axi_w3_AWLEN = 32'd0;

assign m_axi_w3_AWLOCK = 2'd0;

assign m_axi_w3_AWPROT = 3'd0;

assign m_axi_w3_AWQOS = 4'd0;

assign m_axi_w3_AWREGION = 4'd0;

assign m_axi_w3_AWSIZE = 3'd0;

assign m_axi_w3_AWUSER = 1'd0;

assign m_axi_w3_AWVALID = 1'b0;

assign m_axi_w3_BREADY = 1'b0;

assign m_axi_w3_WDATA = 32'd0;

assign m_axi_w3_WID = 1'd0;

assign m_axi_w3_WLAST = 1'b0;

assign m_axi_w3_WSTRB = 4'd0;

assign m_axi_w3_WUSER = 1'd0;

assign m_axi_w3_WVALID = 1'b0;

assign mul84_fu_931_p0 = mul84_fu_931_p00;

assign mul84_fu_931_p00 = arrayidx36612_sum_i_fu_888_p2;

assign mul84_fu_931_p1 = 19'd1009;

assign or_ln126_fu_1020_p2 = (bh_reg_391 | 3'd1);

assign or_ln55_fu_714_p2 = (tmp_fu_684_p3 | icmp_ln56_fu_692_p2);

assign p_cast794_fu_918_p1 = empty_79_fu_910_p3;

assign p_cast796_fu_906_p1 = $signed(empty_78_fu_900_p2);

assign p_cast797_fu_951_p1 = empty_80_reg_1282;

assign p_shl1_fu_639_p3 = {{add_ln90_1_fu_622_p2}, {1'd0}};

assign p_shl_fu_631_p3 = {{trunc_ln90_fu_627_p1}, {7'd0}};

assign right_fu_818_p1 = m_axi_i3_RDATA;

assign select_ln55_fu_706_p3 = ((tmp_33_fu_698_p3[0:0] == 1'b1) ? 10'd0 : 10'd254);

assign sext_ln106_fu_542_p1 = trunc_ln_fu_532_p4;

assign sext_ln126_1_fu_1065_p1 = $signed(sub_ln126_1_fu_1059_p2);

assign sext_ln126_fu_1001_p1 = $signed(sub_ln126_fu_995_p2);

assign sext_ln136_1_fu_1104_p1 = $signed(trunc_ln136_1_reg_1321);

assign sext_ln136_fu_1074_p1 = $signed(trunc_ln6_reg_1295);

assign sext_ln82_fu_675_p1 = $signed(add_ln82_fu_669_p2);

assign sext_ln84_1_fu_778_p1 = $signed(trunc_ln2_fu_768_p4);

assign sext_ln84_2_fu_754_p1 = $signed(sub_ln84_fu_748_p2);

assign sext_ln84_fu_744_p1 = $signed(shl_ln84_1_fu_736_p3);

assign sext_ln85_fu_804_p1 = $signed(trunc_ln3_fu_794_p4);

assign shl_ln126_1_fu_983_p3 = {{add_ln126_fu_966_p2}, {2'd0}};

assign shl_ln126_2_fu_1035_p3 = {{add_ln126_2_fu_1030_p2}, {10'd0}};

assign shl_ln126_3_fu_1047_p3 = {{add_ln126_2_fu_1030_p2}, {2'd0}};

assign shl_ln1_fu_971_p3 = {{add_ln126_fu_966_p2}, {10'd0}};

assign shl_ln84_1_fu_736_p3 = {{hclamp_fu_720_p3}, {2'd0}};

assign shl_ln_fu_728_p3 = {{hclamp_fu_720_p3}, {10'd0}};

assign sub_ln126_1_fu_1059_p2 = (zext_ln126_3_fu_1043_p1 - zext_ln126_4_fu_1055_p1);

assign sub_ln126_fu_995_p2 = (zext_ln126_fu_979_p1 - zext_ln126_1_fu_991_p1);

assign sub_ln84_fu_748_p2 = ($signed(shl_ln_fu_728_p3) - $signed(sext_ln84_fu_744_p1));

assign tmp_33_fu_698_p3 = add_ln82_1_fu_679_p2[32'd9];

assign tmp_fu_684_p3 = add_ln82_1_fu_679_p2[32'd9];

assign tmp_s_fu_584_p3 = {{bin_reg_336}, {3'd0}};

assign trunc_ln2_fu_768_p4 = {{add_ln84_1_fu_763_p2[63:2]}};

assign trunc_ln3_fu_794_p4 = {{add_ln85_fu_788_p2[63:2]}};

assign trunc_ln90_fu_627_p1 = add_ln90_1_fu_622_p2[8:0];

assign trunc_ln_fu_532_p4 = {{conv3_weights[63:2]}};

assign zext_ln119_1_fu_570_p1 = h_1_fu_216;

assign zext_ln119_fu_566_p1 = h_1_fu_216;

assign zext_ln123_fu_962_p1 = bh_reg_391;

assign zext_ln126_1_fu_991_p1 = shl_ln126_1_fu_983_p3;

assign zext_ln126_2_fu_1026_p1 = or_ln126_fu_1020_p2;

assign zext_ln126_3_fu_1043_p1 = shl_ln126_2_fu_1035_p3;

assign zext_ln126_4_fu_1055_p1 = shl_ln126_3_fu_1047_p3;

assign zext_ln126_fu_979_p1 = shl_ln1_fu_971_p3;

assign zext_ln79_fu_614_p1 = phi_mul_reg_347;

assign zext_ln88_fu_836_p1 = p_reg_369;

assign zext_ln90_1_fu_592_p1 = tmp_s_fu_584_p3;

assign zext_ln90_2_fu_618_p1 = bh_1_reg_358;

assign zext_ln90_3_fu_647_p1 = p_shl1_fu_639_p3;

assign zext_ln90_4_fu_822_p1 = p_reg_369;

assign zext_ln90_5_fu_831_p1 = add_ln90_3_fu_826_p2;

assign zext_ln90_fu_580_p1 = bin_reg_336;

assign zext_ln91_1_fu_867_p1 = add_ln91_1_fu_862_p2;

assign zext_ln91_fu_858_p1 = add_ln91_fu_852_p2;

always @ (posedge ap_clk) begin
    zext_ln119_reg_1195[9:8] <= 2'b00;
    zext_ln119_1_reg_1200[8] <= 1'b0;
    zext_ln79_reg_1224[63:23] <= 41'b00000000000000000000000000000000000000000;
    add_ln90_2_reg_1229[0] <= 1'b0;
    or_ln126_reg_1301[0] <= 1'b1;
end

endmodule //srcnn_conv3
