// Seed: 2809483830
module module_0 ();
  wor id_2, id_3;
  always_latch id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor void id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output wor id_12,
    output supply1 id_13,
    input wire id_14
);
  assign id_13 = id_6;
  wire id_16;
  assign id_4 = 1;
  module_0();
  assign id_4.id_9 = 1;
endmodule
