{"dc_test":{"properties":{},"schematic":[["analog:resistor",[24,-48,0]],["analog:resistor",[24,0,0]],["analog:v_source",[-24,-24,0]],["wire",[-24,-24,0,0,-24]],["analog:i_probe",[-8,-48,0]],["wire",[-8,-48,0,-16,0]],["wire",[8,-48,0,16,0]],["wire",[-24,24,0,0,24]],["wire",[-24,48,0,48,0]],["ground",[-24,48,0]]],"test":[["test",""]]},"ac_test":{"properties":{"ac_fstart":"10","ac_fstop":"1G","ac_source":"src"},"schematic":[["analog:v_source",[-88,-32,0],{"name":"src"}],["analog:resistor",[-40,-32,5],{"r":"1k"}],["analog:capacitor",[-40,-32,0],{"c":"100n"}],["analog:capacitor",[-40,-32,3],{"c":"10p"}],["analog:resistor",[8,-32,0],{"r":"1k"}],["wire",[-88,16,0,48,0]],["wire",[8,16,0,-48,0]],["ground",[-88,16,0]],["analog:v_probe",[8,-32,0]]],"test":[["test",""]]},"FA":{"properties":{},"schematic":[["gates:xor2",[-48,-48,0]],["gates:xor2",[16,-32,0]],["port",[-72,-48,0],{"signal":"A"}],["port",[-72,-32,0],{"signal":"B"}],["port",[-72,-16,0],{"signal":"Cin"}],["gates:nand2",[0,0,0]],["wire",[16,-32,0,-16,0]],["wire",[0,0,0,0,-32]],["wire",[0,-40,0,0,8]],["wire",[0,16,0,-16,0]],["wire",[-16,16,0,0,-32]],["wire",[16,-16,0,-32,0]],["gates:nand2",[0,32,0]],["wire",[-16,-16,0,-56,0]],["gates:nand2",[48,16,0]],["wire",[48,8,0,0,8]],["wire",[48,32,0,0,8]],["port",[96,24,4],{"signal":"Cout"}],["port",[96,-24,4],{"signal":"S"}],["wire",[96,-24,0,-32,0]],["wire",[0,32,0,-56,0]],["wire",[-56,32,0,0,-80]],["wire",[-48,-48,0,-8,0]],["wire",[0,48,0,-64,0]],["wire",[-72,-48,0,16,0]],["wire",[-64,48,0,0,-80]],["wire",[-48,-32,0,-16,0]],["wire",[-72,-32,0,8,0]]],"icon":[["terminal",[-24,-8,0],{"name":"A"}],["terminal",[-24,8,0],{"name":"B"}],["terminal",[0,32,3],{"name":"Cin"}],["terminal",[24,0,4],{"name":"S"}],["terminal",[0,-32,7],{"name":"Cout"}],["line",[16,-24,0,-32,0]],["line",[-16,24,0,32,0]],["text",[-15,-8,0],{"text":"A","font":"4pt sans-serif"}],["text",[-15,8,0],{"text":"B","font":"4pt sans-serif"}],["text",[15,0,0],{"text":"S","font":"4pt sans-serif","align":"center-right"}],["text",[0,-23,0],{"text":"Cout","font":"4pt sans-serif","align":"top-center"}],["text",[0,23,0],{"text":"Cin","font":"4pt sans-serif","align":"bottom-center"}],["text",[0,0,0],{"text":"FA","align":"center"}],["line",[-16,-24,0,0,48]],["line",[16,-24,0,0,48]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B Cin\n.group outputs Cout S\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 LL\n001 LH\n010 LH\n011 HL\n100 LH\n101 HL\n110 HL\n111 HH\n\n.plot A B Cin\n.plot Cout S\n"]]},"lab2":{"properties":{},"schematic":[["user:FA",[48,-24,7]],["user:FA",[-16,-24,7]],["user:FA",[-80,-24,7]],["wire",[48,0,0,0,8],{"signal":"S[0]"}],["wire",[-16,0,0,0,8],{"signal":"S[1]"}],["wire",[-80,0,0,0,8],{"signal":"S[2]"}],["wire",[56,-48,0,0,-8],{"signal":"B[0]"}],["wire",[40,-48,0,0,-8],{"signal":"A[0]"}],["wire",[-8,-48,0,0,-8],{"signal":"B[1]"}],["wire",[-24,-48,0,0,-8],{"signal":"A[1]"}],["wire",[-88,-48,0,0,-8],{"signal":"A[2]"}],["wire",[-72,-48,0,0,-8],{"signal":"B[2]"}],["wire",[-112,-24,0,-8,0]],["wire",[-120,-24,0,0,32],{"signal":"S[3]"}],["ground",[80,-24,0]],["port",[-40,-80,1],{"signal":"A[3:0]"}],["port",[0,-80,1],{"signal":"B[3:0]"}],["port",[-16,32,3],{"signal":"S[3:0]"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[2:0] B[2:0]\n.group outputs S[3:0]\n\n.mode gate\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n000000 LLLL\n000001 LLLH\n000010 LLHL\n000011 LLHH\n000100 LHLL\n000101 LHLH\n000110 LHHL\n000111 LHHH\n\n001000 LLLH\n001001 LLHL\n001010 LLHH\n001011 LHLL\n001100 LHLH\n001101 LHHL\n001110 LHHH\n001111 HLLL\n\n010000 LLHL\n010001 LLHH\n010010 LHLL\n010011 LHLH\n010100 LHHL\n010101 LHHH\n010110 HLLL\n010111 HLLH\n\n011000 LLHH\n011001 LHLL\n011010 LHLH\n011011 LHHL\n011100 LHHH\n011101 HLLL\n011110 HLLH\n011111 HLHL\n\n100000 LHLL\n100001 LHLH\n100010 LHHL\n100011 LHHH\n100100 HLLL\n100101 HLLH\n100110 HLHL\n100111 HLHH\n\n101000 LHLH\n101001 LHHL\n101010 LHHH\n101011 HLLL\n101100 HLLH\n101101 HLHL\n101110 HLHH\n101111 HHLL\n\n110000 LHHL\n110001 LHHH\n110010 HLLL\n110011 HLLH\n110100 HLHL\n110101 HLHH\n110110 HHLL\n110111 HHLH\n\n111000 LHHH\n111001 HLLL\n111010 HLLH\n111011 HLHL\n111100 HLHH\n111101 HHLL\n111110 HHLH\n111111 HHHL\n\n.plot S[3:0]\n\n"]]},"and3":{"properties":{"name":{"edit":"yes","choices":[""],"type":"string","value":"","label":"Name"},"tcd":{"edit":"no","choices":[""],"type":"number","value":"30p","label":"Contamination delay (s)"},"tpd":{"edit":"no","choices":[""],"type":"number","value":"150p","label":"Propagation delay (s)"},"tr":{"edit":"no","choices":[""],"type":"number","value":"4500","label":"Output rise time (s/F)"},"tf":{"edit":"no","choices":[""],"type":"number","value":"2600","label":"Output fall time (s/F)"},"cin":{"edit":"no","choices":[""],"type":"number","value":"0.002p","label":"Input capacitance (F)"},"size":{"edit":"no","choices":[""],"type":"number","value":"17","label":"Size (μ²)"}},"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C\n.group outputs Z\n\n.mode gate\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 L\n001 L\n010 L\n011 L\n100 L\n101 L\n110 L\n111 H\n\n.plot A B C\n.plot Z\n"]],"schematic":[["gates:nand3",[-48,-16,0]],["gates:inverter",[0,0,0]],["port",[-48,-16,0],{"signal":"A"}],["port",[-48,0,0],{"signal":"B"}],["port",[-48,16,0],{"signal":"C"}],["port",[32,0,4],{"signal":"Z"}]],"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[0,16,0],{"name":"B"}],["terminal",[48,16,4],{"name":"Z"}],["arc",[20,4,0,16,12,15,9]],["arc",[20,28,6,16,12,15,9]],["line",[8,4,0,12,0]],["line",[8,28,0,12,0]],["property",[33,23,0],{"align":"top-left","format":"{name}"}],["terminal",[0,32,0],{"name":"C"}],["line",[8,-4,0,0,40]],["line",[40,16,0,-4,0]]]},"mux2":{"properties":{"name":{"edit":"yes","choices":[""],"type":"string","value":"","label":"Name"},"tcd":{"edit":"no","choices":[""],"type":"number","value":"20p","label":"Contamination delay (s)"},"tpd":{"edit":"no","choices":[""],"type":"number","value":"120p","label":"Propagation delay (s)"},"tr":{"edit":"no","choices":[""],"type":"number","value":"4500","label":"Output rise time (s/F)"},"tf":{"edit":"no","choices":[""],"type":"number","value":"2500","label":"Output fall time (s/F)"},"cin":{"edit":"no","choices":[""],"type":"number","value":"0.005p","label":"Input capacitance (F)"},"size":{"edit":"no","choices":[""],"type":"number","value":"27","label":"Size (μ²)"}},"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs D0 D1 S\n.group outputs Y\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 L\n001 L\n010 L\n011 H\n100 H\n101 L\n110 H\n111 H\n\n.plot D0 D1 S\n.plot Y\n"]],"schematic":[["gates:nand2",[-56,-32,0]],["gates:nand2",[-56,0,0]],["gates:nand2",[-8,-16,0]],["wire",[-8,-24,0,0,8]],["wire",[-8,0,0,0,8]],["gates:inverter",[-56,40,0]],["port",[-56,-32,0],{"signal":"D0"}],["port",[-56,0,0],{"signal":"D1"}],["port",[-56,40,0],{"signal":"S"}],["port",[40,-8,4],{"signal":"Y"}],["wire",[-56,16,0,-8,0],{"signal":"S"}],["wire",[-56,-16,0,-8,0],{"signal":"SN"}],["wire",[-16,40,0,-8,0],{"signal":"SN"}]],"icon":[["terminal",[0,0,0],{"name":"D1","line":"no"}],["terminal",[0,16,0],{"name":"D0","line":"no"}],["terminal",[8,32,5],{"name":"S"}],["line",[4,-8,0,0,32]],["line",[12,0,0,0,16]],["terminal",[16,8,4],{"name":"Y","line":"no"}],["text",[5,0,0],{"text":"1","font":"4pt sans-serif"}],["text",[5,16,0],{"text":"0","font":"4pt sans-serif"}],["line",[4,-8,0,8,8]],["line",[0,16,0,4,0]],["line",[0,0,0,4,0]],["line",[12,8,0,4,0]],["line",[4,24,0,8,-8]],["line",[8,24,0,0,-4]]]},"mux4":{"properties":{"name":{"edit":"yes","choices":[""],"type":"string","value":"","label":"Name"},"tcd":{"edit":"no","choices":[""],"type":"number","value":"40p","label":"Contamination delay (s)"},"tpd":{"edit":"no","choices":[""],"type":"number","value":"190p","label":"Propagation delay (s)"},"tr":{"edit":"no","choices":[""],"type":"number","value":"4500","label":"Output rise time (s/F)"},"tf":{"edit":"no","choices":[""],"type":"number","value":"2500","label":"Output fall time (s/F)"},"cin":{"edit":"no","choices":[""],"type":"number","value":"0.006p","label":"Input capacitance (F)"},"size":{"edit":"no","choices":[""],"type":"number","value":"66","label":"Size (μ²)"}},"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs D0 D1 D2 D3 S[1] S[0]\n.group outputs Y\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000000 L\n000001 L\n000010 L\n000011 L\n000100 L\n000101 L\n000110 L\n000111 H\n\n001000 L\n001001 L\n001010 H\n001011 L\n001100 L\n001101 L\n001110 H\n001111 H\n\n010000 L\n010001 H\n010010 L\n010011 L\n010100 L\n010101 H\n010110 L\n010111 H\n\n011000 L\n011001 H\n011010 H\n011011 L\n011100 L\n011101 H\n011110 H\n011111 H\n\n100000 H\n100001 L\n100010 L\n100011 L\n100100 H\n100101 L\n100110 L\n100111 H\n\n101000 H\n101001 L\n101010 H\n101011 L\n101100 H\n101101 L\n101110 H\n101111 H\n\n110000 H\n110001 H\n110010 L\n110011 L\n110100 H\n110101 H\n110110 L\n110111 H\n\n111000 H\n111001 H\n111010 H\n111011 L\n111100 H\n111101 H\n111110 H\n111111 H\n\n.plot D0 D1 D2 D3 S[1] S[0]\n.plot Y\n"]],"schematic":[["gates:nand3",[-48,-56,0]],["gates:nand3",[-48,-8,0]],["gates:nand3",[-48,40,0]],["gates:nand3",[-48,88,0]],["gates:nand4",[16,8,0]],["wire",[0,8,0,0,16]],["wire",[0,24,0,16,0]],["wire",[0,56,0,0,-16]],["wire",[0,40,0,16,0]],["wire",[16,8,0,0,-48]],["wire",[16,-40,0,-16,0]],["wire",[16,56,0,0,48]],["wire",[16,104,0,-16,0]],["gates:inverter",[-48,136,0]],["port",[-48,-56,0],{"signal":"D0"}],["port",[-48,-8,0],{"signal":"D1"}],["port",[-48,40,0],{"signal":"D2"}],["port",[-48,88,0],{"signal":"D3"}],["port",[-48,136,0],{"signal":"S[1:0]"}],["port",[64,32,4],{"signal":"Y"}],["wire",[-48,-40,0,-8,0],{"signal":"SN[0]"}],["wire",[-16,136,0,8,0],{"signal":"SN[1:0]"}],["wire",[-48,-24,0,-8,0],{"signal":"SN[1]"}],["wire",[-48,120,0,-8,0],{"signal":"S[1]"}],["wire",[-48,104,0,-8,0],{"signal":"S[0]"}],["wire",[-48,56,0,-8,0],{"signal":"SN[0]"}],["wire",[-48,72,0,-8,0],{"signal":"S[1]"}],["wire",[-48,24,0,-8,0],{"signal":"SN[1]"}],["wire",[-48,8,0,-8,0],{"signal":"S[0]"}]],"icon":[["terminal",[0,0,0],{"name":"D3","line":"no"}],["terminal",[0,16,0],{"name":"D2","line":"no"}],["terminal",[8,64,5],{"name":"S[1:0]"}],["terminal",[16,24,4],{"name":"Y","line":"no"}],["text",[5,0,0],{"text":"3","font":"4pt sans-serif"}],["text",[5,16,0],{"text":"2","font":"4pt sans-serif"}],["terminal",[0,32,0],{"name":"D1","line":"no"}],["terminal",[0,48,0],{"name":"D0","line":"no"}],["line",[4,-8,0,0,64]],["text",[5,32,0],{"text":"1","font":"4pt sans-serif"}],["text",[5,48,0],{"text":"0","font":"4pt sans-serif"}],["line",[0,0,0,4,0]],["line",[0,16,0,4,0]],["line",[0,32,0,4,0]],["line",[0,48,0,4,0]],["line",[16,24,0,-4,0]],["line",[4,-8,0,8,8]],["line",[4,56,0,8,-8]],["line",[12,0,0,0,48]],["line",[8,56,0,0,-4]]]},"ZERO":{"properties":{}},"ONE":{"properties":{}},"inc29":{"properties":{}},"L04":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:and4",[-104,-56,0]],["wire",[-104,-56,0,-8,0],{"signal":"A"}],["wire",[-104,-40,0,-8,0],{"signal":"B"}],["wire",[-104,-24,0,-8,0],{"signal":"C"}],["wire",[-104,-8,0,-8,0],{"signal":"D"}],["wire",[-48,-32,0,-8,0],{"signal":"Z"}],["gates:nand4",[-8,-56,0]],["wire",[-8,-56,0,-8,0],{"signal":"A"}],["wire",[-8,-40,0,-8,0],{"signal":"B"}],["wire",[-8,-24,0,-8,0],{"signal":"C"}],["wire",[-8,-8,0,-8,0],{"signal":"D"}],["wire",[80,-32,0,-8,0],{"signal":"Z"}],["gates:inverter",[40,-32,0]],["gates:nand2",[-16,32,0]],["gates:nand2",[-16,64,0]],["gates:nor2",[32,48,0]],["wire",[32,64,0,0,8]],["wire",[32,48,0,0,-8]],["wire",[88,56,0,-8,0],{"signal":"Z"}],["wire",[-16,32,0,-8,0],{"signal":"A"}],["wire",[-16,48,0,-8,0],{"signal":"B"}],["wire",[-16,64,0,-8,0],{"signal":"C"}],["wire",[-16,80,0,-8,0],{"signal":"D"}]],"test":[["test",""]]}}