// Seed: 1154317171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_5;
  wire  id_6;
  logic id_7;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
