Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 04:17:44 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_418_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 SharedReg240_instance/s3_reg_c_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg100_instance/Y_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.129ns (3.565%)  route 3.490ns (96.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.643ns (routing 1.576ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.429ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=42219, routed)       2.643     3.594    SharedReg240_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y115       FDCE                                         r  SharedReg240_instance/s3_reg_c_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.673 r  SharedReg240_instance/s3_reg_c_rep__9/Q
                         net (fo=123, routed)         3.441     7.114    SharedReg100_instance/s3_reg_c_rep__9
    SLICE_X143Y206       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     7.164 r  SharedReg100_instance/s3_reg_gate__0/O
                         net (fo=1, routed)           0.049     7.213    SharedReg100_instance/s3_reg_gate__0_n_0
    SLICE_X143Y206       FDCE                                         r  SharedReg100_instance/Y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=42219, routed)       2.387     7.047    SharedReg100_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X143Y206       FDCE                                         r  SharedReg100_instance/Y_reg[32]/C
                         clock pessimism              0.438     7.485    
                         clock uncertainty           -0.035     7.450    
    SLICE_X143Y206       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.475    SharedReg100_instance/Y_reg[32]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  0.262    




