// Seed: 701913396
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  integer id_3;
  assign id_3 = "";
  assign id_3 = id_3;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_3 = 32'd57
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  output wire id_2;
  inout wire _id_1;
  logic [id_1  -  id_3 : 1] id_5, id_6;
  rtran (id_2, id_3, -1);
  wire id_7;
endmodule
