#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 13 21:52:15 2018
# Process ID: 6964
# Current directory: D:/git_repos/VHDL/vga_display/vga_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5660 D:\git_repos\VHDL\vga_display\vga_controller\vga_controller.xpr
# Log file: D:/git_repos/VHDL/vga_display/vga_controller/vivado.log
# Journal file: D:/git_repos/VHDL/vga_display/vga_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_controller_tb_behav -key {Behavioral:sim_1:Functional:vga_controller_tb} -tclbatch {vga_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vga_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 s
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 830.586 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 845.457 ; gain = 0.270
run 1 s
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 846.332 ; gain = 0.613
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 32 us
run 0.168 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 851.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 851.602 ; gain = 0.000
run 67200 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 854.254 ; gain = 0.574
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git_repos/VHDL/vga_display/vga_controller/vga_controller.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76340fcfd331462da06f28220816ef40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 16832 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 13 22:35:01 2018...
