

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:02:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D7
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_206  |test_Pipeline_ARRAY_1_READ  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_222  |test_Pipeline_ARRAY_2_READ  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_238   |test_Pipeline_ARRAY_WRITE   |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   13035|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1296|    2370|    5298|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     320|    -|
|Register         |        -|     -|   11486|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1296|   13856|   18653|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    51|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi               |        0|   0|  246|  424|    0|
    |mem_m_axi_U                            |mem_m_axi                   |        8|   0|  884|  880|    0|
    |mul_64ns_64ns_128_1_1_U36              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U37              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U38              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U39              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U40              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U41              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U42              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U43              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U44              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U45              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U46              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U47              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U48              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U49              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U50              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U51              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U52              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U53              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U54              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U55              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U56              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U57              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U58              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U59              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U60              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U61              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U62              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U63              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U64              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U65              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U66              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U67              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U68              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U69              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U70              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U71              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U72              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U73              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U74              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U75              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U76              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U77              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U78              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U79              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U80              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U81              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U82              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U83              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U84              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U85              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U86              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U87              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U88              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U89              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U90              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U91              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U92              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U93              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U94              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U95              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U96              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U97              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U98              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U99              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U100             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U101             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U102             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U103             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U104             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U105             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U106             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U107             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U108             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U109             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U110             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U111             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U112             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U113             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U114             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U115             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U116             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_206  |test_Pipeline_ARRAY_1_READ  |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_222  |test_Pipeline_ARRAY_2_READ  |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_238   |test_Pipeline_ARRAY_WRITE   |        0|   0|   66|  122|    0|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                  |                            |        8|1296| 2370| 5298|    0|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln63_1_fu_1144_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln63_2_fu_1156_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln63_3_fu_1162_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln63_4_fu_996_p2    |         +|   0|  0|  128|         128|         128|
    |add_ln63_5_fu_1002_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln63_6_fu_1170_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln63_7_fu_1175_p2   |         +|   0|  0|   64|          57|          57|
    |add_ln63_8_fu_1181_p2   |         +|   0|  0|   64|          57|          57|
    |add_ln63_fu_1140_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln70_10_fu_1232_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_11_fu_1236_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_12_fu_1248_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_13_fu_1254_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_14_fu_1028_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_15_fu_1034_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_16_fu_1262_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_17_fu_1267_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_18_fu_1273_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_1_fu_1190_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln70_20_fu_1278_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_21_fu_1282_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_22_fu_1294_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_23_fu_1300_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_24_fu_1044_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_25_fu_1050_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_26_fu_1308_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_27_fu_1313_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_28_fu_1319_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_2_fu_1202_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln70_30_fu_1324_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_31_fu_1328_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_32_fu_1340_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_33_fu_1346_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_34_fu_1060_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_35_fu_1066_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_36_fu_1354_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_37_fu_1359_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_38_fu_1365_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_3_fu_1208_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln70_40_fu_1370_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_41_fu_1374_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_42_fu_1386_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_43_fu_1392_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_44_fu_1076_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_45_fu_1082_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_46_fu_1400_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_47_fu_1405_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_48_fu_1411_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_4_fu_1012_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_50_fu_1422_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_51_fu_1426_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_52_fu_1438_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_53_fu_1444_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_54_fu_1092_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_55_fu_1098_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_56_fu_1452_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_57_fu_1457_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_58_fu_1463_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_5_fu_1018_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_60_fu_1474_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_61_fu_1478_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_62_fu_1490_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_63_fu_1496_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_64_fu_1108_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_65_fu_1114_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_66_fu_1504_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_67_fu_1509_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_68_fu_1515_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_6_fu_1216_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln70_70_fu_1526_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_71_fu_1530_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_72_fu_1542_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_73_fu_1548_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_74_fu_1124_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_75_fu_1130_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln70_76_fu_1556_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln70_77_fu_1561_p2  |         +|   0|  0|   58|          58|          58|
    |add_ln70_78_fu_1567_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln70_7_fu_1221_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln70_8_fu_1227_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln70_fu_1186_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln79_1_fu_1618_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_2_fu_1638_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_3_fu_1753_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_4_fu_1773_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_5_fu_1793_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_6_fu_1813_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_7_fu_1833_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_8_fu_1578_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln79_fu_1598_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_1_fu_1670_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln80_2_fu_1654_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln80_fu_1871_p2     |         +|   0|  0|   79|          72|          72|
    |add_ln81_1_fu_1692_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln81_2_fu_1676_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln81_fu_1903_p2     |         +|   0|  0|   67|          60|          60|
    |add_ln82_fu_1698_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln83_fu_1919_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln84_fu_1928_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln85_fu_1948_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln86_fu_1968_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln87_fu_1988_p2     |         +|   0|  0|   57|          57|          57|
    |arr_1_fu_1734_p2        |         +|   0|  0|  128|         128|         128|
    |arr_2_fu_1738_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_1742_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_1746_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_1416_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_1468_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_1520_p2        |         +|   0|  0|  128|         128|         128|
    |arr_8_fu_1572_p2        |         +|   0|  0|  128|         128|         128|
    |arr_fu_1730_p2          |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1895_p2     |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_2028_p2     |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1714_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1923_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1942_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1962_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1982_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_2002_p2     |         +|   0|  0|   57|          57|          57|
    |out1_w_fu_1849_p2       |         +|   0|  0|   65|          58|          58|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|13035|       12573|       12573|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  148|         32|    1|         32|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  320|         68|  201|        789|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |add_ln63_2_reg_2531                                 |  128|   0|  128|          0|
    |add_ln63_5_reg_2411                                 |  128|   0|  128|          0|
    |add_ln63_6_reg_2536                                 |  128|   0|  128|          0|
    |add_ln63_7_reg_2541                                 |   57|   0|   57|          0|
    |add_ln63_8_reg_2546                                 |   57|   0|   57|          0|
    |add_ln70_12_reg_2571                                |  128|   0|  128|          0|
    |add_ln70_15_reg_2441                                |  128|   0|  128|          0|
    |add_ln70_16_reg_2576                                |  128|   0|  128|          0|
    |add_ln70_17_reg_2581                                |   58|   0|   58|          0|
    |add_ln70_18_reg_2586                                |   58|   0|   58|          0|
    |add_ln70_22_reg_2591                                |  128|   0|  128|          0|
    |add_ln70_25_reg_2456                                |  128|   0|  128|          0|
    |add_ln70_26_reg_2596                                |  128|   0|  128|          0|
    |add_ln70_27_reg_2601                                |   58|   0|   58|          0|
    |add_ln70_28_reg_2606                                |   58|   0|   58|          0|
    |add_ln70_2_reg_2551                                 |  128|   0|  128|          0|
    |add_ln70_32_reg_2611                                |  128|   0|  128|          0|
    |add_ln70_35_reg_2471                                |  128|   0|  128|          0|
    |add_ln70_36_reg_2616                                |  128|   0|  128|          0|
    |add_ln70_37_reg_2621                                |   58|   0|   58|          0|
    |add_ln70_38_reg_2626                                |   58|   0|   58|          0|
    |add_ln70_45_reg_2481                                |  128|   0|  128|          0|
    |add_ln70_55_reg_2491                                |  128|   0|  128|          0|
    |add_ln70_5_reg_2426                                 |  128|   0|  128|          0|
    |add_ln70_65_reg_2506                                |  128|   0|  128|          0|
    |add_ln70_6_reg_2556                                 |  128|   0|  128|          0|
    |add_ln70_75_reg_2521                                |  128|   0|  128|          0|
    |add_ln70_7_reg_2561                                 |   58|   0|   58|          0|
    |add_ln70_8_reg_2566                                 |   58|   0|   58|          0|
    |add_ln79_8_reg_2631                                 |   58|   0|   58|          0|
    |add_ln80_1_reg_2642                                 |   58|   0|   58|          0|
    |add_ln81_1_reg_2648                                 |   58|   0|   58|          0|
    |ap_CS_fsm                                           |   31|   0|   31|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_206_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_222_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_238_ap_start_reg   |    1|   0|    1|          0|
    |mul_ln49_10_reg_2201                                |  128|   0|  128|          0|
    |mul_ln49_11_reg_2206                                |  128|   0|  128|          0|
    |mul_ln49_12_reg_2211                                |  128|   0|  128|          0|
    |mul_ln49_16_reg_2216                                |  128|   0|  128|          0|
    |mul_ln49_17_reg_2221                                |  128|   0|  128|          0|
    |mul_ln49_18_reg_2226                                |  128|   0|  128|          0|
    |mul_ln49_19_reg_2231                                |  128|   0|  128|          0|
    |mul_ln49_1_reg_2171                                 |  128|   0|  128|          0|
    |mul_ln49_22_reg_2236                                |  128|   0|  128|          0|
    |mul_ln49_23_reg_2241                                |  128|   0|  128|          0|
    |mul_ln49_24_reg_2246                                |  128|   0|  128|          0|
    |mul_ln49_25_reg_2251                                |  128|   0|  128|          0|
    |mul_ln49_27_reg_2256                                |  128|   0|  128|          0|
    |mul_ln49_28_reg_2261                                |  128|   0|  128|          0|
    |mul_ln49_29_reg_2266                                |  128|   0|  128|          0|
    |mul_ln49_2_reg_2176                                 |  128|   0|  128|          0|
    |mul_ln49_31_reg_2271                                |  128|   0|  128|          0|
    |mul_ln49_32_reg_2276                                |  128|   0|  128|          0|
    |mul_ln49_34_reg_2281                                |  128|   0|  128|          0|
    |mul_ln49_3_reg_2181                                 |  128|   0|  128|          0|
    |mul_ln49_4_reg_2186                                 |  128|   0|  128|          0|
    |mul_ln49_7_reg_2191                                 |  128|   0|  128|          0|
    |mul_ln49_9_reg_2196                                 |  128|   0|  128|          0|
    |mul_ln63_1_reg_2291                                 |  128|   0|  128|          0|
    |mul_ln63_4_reg_2321                                 |  128|   0|  128|          0|
    |mul_ln63_5_reg_2336                                 |  128|   0|  128|          0|
    |mul_ln63_6_reg_2356                                 |  128|   0|  128|          0|
    |mul_ln63_7_reg_2381                                 |  128|   0|  128|          0|
    |mul_ln63_reg_2286                                   |  128|   0|  128|          0|
    |mul_ln70_10_reg_2341                                |  128|   0|  128|          0|
    |mul_ln70_13_reg_2346                                |  128|   0|  128|          0|
    |mul_ln70_14_reg_2351                                |  128|   0|  128|          0|
    |mul_ln70_15_reg_2361                                |  128|   0|  128|          0|
    |mul_ln70_16_reg_2366                                |  128|   0|  128|          0|
    |mul_ln70_19_reg_2371                                |  128|   0|  128|          0|
    |mul_ln70_1_reg_2301                                 |  128|   0|  128|          0|
    |mul_ln70_20_reg_2376                                |  128|   0|  128|          0|
    |mul_ln70_21_reg_2386                                |  128|   0|  128|          0|
    |mul_ln70_22_reg_2391                                |  128|   0|  128|          0|
    |mul_ln70_23_reg_2396                                |  128|   0|  128|          0|
    |mul_ln70_26_reg_2401                                |  128|   0|  128|          0|
    |mul_ln70_27_reg_2406                                |  128|   0|  128|          0|
    |mul_ln70_28_reg_2421                                |  128|   0|  128|          0|
    |mul_ln70_29_reg_2436                                |  128|   0|  128|          0|
    |mul_ln70_2_reg_2306                                 |  128|   0|  128|          0|
    |mul_ln70_30_reg_2451                                |  128|   0|  128|          0|
    |mul_ln70_31_reg_2466                                |  128|   0|  128|          0|
    |mul_ln70_34_reg_2501                                |  128|   0|  128|          0|
    |mul_ln70_35_reg_2516                                |  128|   0|  128|          0|
    |mul_ln70_4_reg_2311                                 |  128|   0|  128|          0|
    |mul_ln70_5_reg_2316                                 |  128|   0|  128|          0|
    |mul_ln70_8_reg_2326                                 |  128|   0|  128|          0|
    |mul_ln70_9_reg_2331                                 |  128|   0|  128|          0|
    |mul_ln70_reg_2296                                   |  128|   0|  128|          0|
    |out1_w_1_reg_2668                                   |   58|   0|   58|          0|
    |out1_w_2_reg_2708                                   |   59|   0|   59|          0|
    |out1_w_3_reg_2653                                   |   58|   0|   58|          0|
    |out1_w_4_reg_2678                                   |   58|   0|   58|          0|
    |out1_w_5_reg_2683                                   |   58|   0|   58|          0|
    |out1_w_6_reg_2688                                   |   58|   0|   58|          0|
    |out1_w_7_reg_2693                                   |   58|   0|   58|          0|
    |out1_w_8_reg_2698                                   |   57|   0|   57|          0|
    |out1_w_reg_2663                                     |   58|   0|   58|          0|
    |tmp_reg_2673                                        |    2|   0|    2|          0|
    |trunc_ln22_1_reg_2143                               |   61|   0|   61|          0|
    |trunc_ln29_1_reg_2149                               |   61|   0|   61|          0|
    |trunc_ln63_3_reg_2416                               |   57|   0|   57|          0|
    |trunc_ln6_reg_2658                                  |   58|   0|   58|          0|
    |trunc_ln70_11_reg_2461                              |   58|   0|   58|          0|
    |trunc_ln70_15_reg_2476                              |   58|   0|   58|          0|
    |trunc_ln70_19_reg_2486                              |   58|   0|   58|          0|
    |trunc_ln70_23_reg_2496                              |   58|   0|   58|          0|
    |trunc_ln70_27_reg_2511                              |   58|   0|   58|          0|
    |trunc_ln70_31_reg_2526                              |   58|   0|   58|          0|
    |trunc_ln70_3_reg_2431                               |   58|   0|   58|          0|
    |trunc_ln70_7_reg_2446                               |   58|   0|   58|          0|
    |trunc_ln79_4_reg_2637                               |   70|   0|   70|          0|
    |trunc_ln91_1_reg_2155                               |   61|   0|   61|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               |11486|   0|11486|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

