

================================================================
== Vivado HLS Report for 'create_codeword'
================================================================
* Date:           Fri Nov 13 14:51:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1312|     1312| 6.560 us | 6.560 us |  1312|  1312|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- first_codewords   |       28|       28|         3|          1|          1|    27|    yes   |
        |- assign_codewords  |     1280|     1280|         6|          5|          5|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    351|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      54|     12|    0|
|Multiplexer      |        -|      -|       -|    185|    -|
|Register         |        -|      -|     218|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     272|    548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |first_codeword_V_U  |create_codeword_fmb6  |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1503_fu_198_p2     |     +    |      0|  0|  33|          26|          26|
    |add_ln700_fu_306_p2      |     +    |      0|  0|  34|           1|          27|
    |i_4_fu_218_p2            |     +    |      0|  0|  15|           9|           1|
    |i_fu_180_p2              |     +    |      0|  0|  15|           5|           1|
    |ret_V_fu_251_p2          |     -    |      0|  0|  15|           5|           6|
    |sub_ln556_fu_261_p2      |     -    |      0|  0|  12|           1|           3|
    |icmp_ln16_fu_174_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln24_fu_212_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln883_fu_229_p2     |   icmp   |      0|  0|  11|           5|           1|
    |lshr_ln808_fu_285_p2     |   lshr   |      0|  0|  81|          27|          27|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln796_fu_298_p3   |  select  |      0|  0|  22|           1|          22|
    |r_V_fu_277_p2            |    shl   |      0|  0|  81|          27|          27|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 351|         126|         161|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_167_p4  |   9|          2|    9|         18|
    |encoding_V_address0            |  15|          3|    8|         24|
    |encoding_V_d0                  |  15|          3|   32|         96|
    |first_codeword_V_address0      |  21|          4|    5|         20|
    |first_codeword_V_d0            |  15|          3|   27|         81|
    |i1_0_reg_163                   |   9|          2|    9|         18|
    |i_0_reg_152                    |   9|          2|    5|         10|
    |p_094_0_reg_139                |   9|          2|   26|         52|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 185|         39|  126|        337|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln700_reg_415                |  27|   0|   27|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |codeword_length_hist_1_reg_341   |   9|   0|    9|          0|
    |first_codeword_V_add_1_reg_383   |   5|   0|    5|          0|
    |i1_0_reg_163                     |   9|   0|    9|          0|
    |i_0_reg_152                      |   5|   0|    5|          0|
    |i_4_reg_355                      |   9|   0|    9|          0|
    |icmp_ln16_reg_322                |   1|   0|    1|          0|
    |icmp_ln16_reg_322_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_351                |   1|   0|    1|          0|
    |icmp_ln883_reg_379               |   1|   0|    1|          0|
    |length_V_reg_371                 |   5|   0|    5|          0|
    |out_reversed_V_1_reg_388         |  27|   0|   27|          0|
    |p_094_0_reg_139                  |  26|   0|   27|          1|
    |p_Result_s_reg_393               |  27|   0|   27|          0|
    |ret_V_reg_399                    |   6|   0|    6|          0|
    |select_ln796_reg_410             |  22|   0|   22|          0|
    |sub_ln556_reg_405                |   3|   0|    3|          0|
    |zext_ln19_reg_331                |   5|   0|   64|         59|
    |zext_ln19_reg_331_pp0_iter1_reg  |   5|   0|   64|         59|
    |zext_ln26_reg_360                |   9|   0|   64|         55|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 218|   0|  392|        174|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_done                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_continue                           |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|symbol_bits_V_address0                | out |    8|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_ce0                     | out |    1|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_q0                      |  in |    5|  ap_memory |        symbol_bits_V        |     array    |
|codeword_length_histogram_V_address0  | out |    6|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_ce0       | out |    1|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_q0        |  in |    9|  ap_memory | codeword_length_histogram_V |     array    |
|encoding_V_address0                   | out |    8|  ap_memory |          encoding_V         |     array    |
|encoding_V_ce0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_we0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_d0                         | out |   32|  ap_memory |          encoding_V         |     array    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

