// Seed: 3619652083
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri0 id_2
    , id_6, id_7,
    output wire id_3,
    input  tri0 id_4
);
  logic id_8 = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd16
) (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    input tri id_3,
    output wand id_4,
    output wor id_5,
    output tri id_6,
    output tri0 id_7,
    output tri id_8,
    output wire id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wand id_12,
    output uwire id_13,
    input supply0 _id_14,
    input uwire id_15,
    output wire id_16,
    input wand id_17,
    output wand id_18,
    input uwire id_19
);
  logic [-1 'b0 : -1 'b0] id_21;
  ;
  assign id_13 = 1;
  parameter id_22 = 1;
  logic id_23;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_2,
      id_15
  );
  wire [id_14 : 1] id_24;
endmodule
