{
  "Top": "test_scalaire",
  "RtlTop": "test_scalaire",
  "RtlPrefix": "",
  "RtlSubPrefix": "test_scalaire_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_bus_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_bus_B",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_bus_res",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "res",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1",
      "config_dataflow -strict_mode=off",
      "config_export -display_name=ip_scal",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.1",
      "config_interface -m_axi_addr64=0",
      "config_interface -register_io=scalar_in"
    ],
    "DirectiveTcl": ["set_directive_top test_scalaire -name test_scalaire"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "test_scalaire"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "2852",
    "Latency": "2851"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "test_scalaire",
    "Version": "1.1",
    "DisplayName": "ip_scal",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_test_scalaire_1_1.zip"
  },
  "Files": {
    "CSource": ["..\/ip_scal.cpp"],
    "Vhdl": [
      "impl\/vhdl\/test_scalaire_bus_A_m_axi.vhd",
      "impl\/vhdl\/test_scalaire_bus_B_m_axi.vhd",
      "impl\/vhdl\/test_scalaire_bus_res_m_axi.vhd",
      "impl\/vhdl\/test_scalaire_control_s_axi.vhd",
      "impl\/vhdl\/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_fadd_32ns_32ns_32_13_full_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_fadd_32ns_32ns_32_13_no_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_fadd_32ns_32ns_32_14_no_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_fcmp_32ns_32ns_1_4_no_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/test_scalaire_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_sitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/test_scalaire_test_scalaire_Pipeline_loop_1.vhd",
      "impl\/vhdl\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_23_2.vhd",
      "impl\/vhdl\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_24_2.vhd",
      "impl\/vhdl\/test_scalaire.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/test_scalaire_bus_A_m_axi.v",
      "impl\/verilog\/test_scalaire_bus_B_m_axi.v",
      "impl\/verilog\/test_scalaire_bus_res_m_axi.v",
      "impl\/verilog\/test_scalaire_control_s_axi.v",
      "impl\/verilog\/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/test_scalaire_fadd_32ns_32ns_32_13_full_dsp_1.v",
      "impl\/verilog\/test_scalaire_fadd_32ns_32ns_32_13_no_dsp_1.v",
      "impl\/verilog\/test_scalaire_fadd_32ns_32ns_32_14_no_dsp_1.v",
      "impl\/verilog\/test_scalaire_fcmp_32ns_32ns_1_4_no_dsp_1.v",
      "impl\/verilog\/test_scalaire_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/test_scalaire_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/test_scalaire_sitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/test_scalaire_test_scalaire_Pipeline_loop_1.v",
      "impl\/verilog\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_23_2.v",
      "impl\/verilog\/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_24_2.v",
      "impl\/verilog\/test_scalaire.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/test_scalaire_v1_1\/data\/test_scalaire.mdd",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/data\/test_scalaire.tcl",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/Makefile",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/xtest_scalaire.c",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/xtest_scalaire.h",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/xtest_scalaire_hw.h",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/xtest_scalaire_linux.c",
      "impl\/misc\/drivers\/test_scalaire_v1_1\/src\/xtest_scalaire_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_fadd_32ns_32ns_32_13_full_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_fadd_32ns_32ns_32_13_no_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl",
      "impl\/misc\/test_scalaire_sitofp_32ns_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/test_scalaire.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_fadd_32ns_32ns_32_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_fadd_32ns_32ns_32_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_fadd_32ns_32ns_32_13_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_fadd_32ns_32ns_32_13_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_fadd_32ns_32ns_32_14_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_fadd_32ns_32ns_32_14_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_fcmp_32ns_32ns_1_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name test_scalaire_fcmp_32ns_32ns_1_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_fmul_32ns_32ns_32_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_fmul_32ns_32ns_32_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_scalaire_sitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_scalaire_sitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_bus_res",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x18",
          "name": "B",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "res",
          "access": "W",
          "description": "Data signal of res",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "res",
              "access": "W",
              "description": "Bit 31 to 0 of res"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "res"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_bus_A:m_axi_bus_B:m_axi_bus_res",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_bus_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_bus_A_",
      "paramPrefix": "C_M_AXI_BUS_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_bus_A_ARADDR",
        "m_axi_bus_A_ARBURST",
        "m_axi_bus_A_ARCACHE",
        "m_axi_bus_A_ARID",
        "m_axi_bus_A_ARLEN",
        "m_axi_bus_A_ARLOCK",
        "m_axi_bus_A_ARPROT",
        "m_axi_bus_A_ARQOS",
        "m_axi_bus_A_ARREADY",
        "m_axi_bus_A_ARREGION",
        "m_axi_bus_A_ARSIZE",
        "m_axi_bus_A_ARUSER",
        "m_axi_bus_A_ARVALID",
        "m_axi_bus_A_AWADDR",
        "m_axi_bus_A_AWBURST",
        "m_axi_bus_A_AWCACHE",
        "m_axi_bus_A_AWID",
        "m_axi_bus_A_AWLEN",
        "m_axi_bus_A_AWLOCK",
        "m_axi_bus_A_AWPROT",
        "m_axi_bus_A_AWQOS",
        "m_axi_bus_A_AWREADY",
        "m_axi_bus_A_AWREGION",
        "m_axi_bus_A_AWSIZE",
        "m_axi_bus_A_AWUSER",
        "m_axi_bus_A_AWVALID",
        "m_axi_bus_A_BID",
        "m_axi_bus_A_BREADY",
        "m_axi_bus_A_BRESP",
        "m_axi_bus_A_BUSER",
        "m_axi_bus_A_BVALID",
        "m_axi_bus_A_RDATA",
        "m_axi_bus_A_RID",
        "m_axi_bus_A_RLAST",
        "m_axi_bus_A_RREADY",
        "m_axi_bus_A_RRESP",
        "m_axi_bus_A_RUSER",
        "m_axi_bus_A_RVALID",
        "m_axi_bus_A_WDATA",
        "m_axi_bus_A_WID",
        "m_axi_bus_A_WLAST",
        "m_axi_bus_A_WREADY",
        "m_axi_bus_A_WSTRB",
        "m_axi_bus_A_WUSER",
        "m_axi_bus_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "m_axi_bus_B": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_bus_B_",
      "paramPrefix": "C_M_AXI_BUS_B_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_bus_B_ARADDR",
        "m_axi_bus_B_ARBURST",
        "m_axi_bus_B_ARCACHE",
        "m_axi_bus_B_ARID",
        "m_axi_bus_B_ARLEN",
        "m_axi_bus_B_ARLOCK",
        "m_axi_bus_B_ARPROT",
        "m_axi_bus_B_ARQOS",
        "m_axi_bus_B_ARREADY",
        "m_axi_bus_B_ARREGION",
        "m_axi_bus_B_ARSIZE",
        "m_axi_bus_B_ARUSER",
        "m_axi_bus_B_ARVALID",
        "m_axi_bus_B_AWADDR",
        "m_axi_bus_B_AWBURST",
        "m_axi_bus_B_AWCACHE",
        "m_axi_bus_B_AWID",
        "m_axi_bus_B_AWLEN",
        "m_axi_bus_B_AWLOCK",
        "m_axi_bus_B_AWPROT",
        "m_axi_bus_B_AWQOS",
        "m_axi_bus_B_AWREADY",
        "m_axi_bus_B_AWREGION",
        "m_axi_bus_B_AWSIZE",
        "m_axi_bus_B_AWUSER",
        "m_axi_bus_B_AWVALID",
        "m_axi_bus_B_BID",
        "m_axi_bus_B_BREADY",
        "m_axi_bus_B_BRESP",
        "m_axi_bus_B_BUSER",
        "m_axi_bus_B_BVALID",
        "m_axi_bus_B_RDATA",
        "m_axi_bus_B_RID",
        "m_axi_bus_B_RLAST",
        "m_axi_bus_B_RREADY",
        "m_axi_bus_B_RRESP",
        "m_axi_bus_B_RUSER",
        "m_axi_bus_B_RVALID",
        "m_axi_bus_B_WDATA",
        "m_axi_bus_B_WID",
        "m_axi_bus_B_WLAST",
        "m_axi_bus_B_WREADY",
        "m_axi_bus_B_WSTRB",
        "m_axi_bus_B_WUSER",
        "m_axi_bus_B_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        }
      ]
    },
    "m_axi_bus_res": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_bus_res_",
      "paramPrefix": "C_M_AXI_BUS_RES_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_bus_res_ARADDR",
        "m_axi_bus_res_ARBURST",
        "m_axi_bus_res_ARCACHE",
        "m_axi_bus_res_ARID",
        "m_axi_bus_res_ARLEN",
        "m_axi_bus_res_ARLOCK",
        "m_axi_bus_res_ARPROT",
        "m_axi_bus_res_ARQOS",
        "m_axi_bus_res_ARREADY",
        "m_axi_bus_res_ARREGION",
        "m_axi_bus_res_ARSIZE",
        "m_axi_bus_res_ARUSER",
        "m_axi_bus_res_ARVALID",
        "m_axi_bus_res_AWADDR",
        "m_axi_bus_res_AWBURST",
        "m_axi_bus_res_AWCACHE",
        "m_axi_bus_res_AWID",
        "m_axi_bus_res_AWLEN",
        "m_axi_bus_res_AWLOCK",
        "m_axi_bus_res_AWPROT",
        "m_axi_bus_res_AWQOS",
        "m_axi_bus_res_AWREADY",
        "m_axi_bus_res_AWREGION",
        "m_axi_bus_res_AWSIZE",
        "m_axi_bus_res_AWUSER",
        "m_axi_bus_res_AWVALID",
        "m_axi_bus_res_BID",
        "m_axi_bus_res_BREADY",
        "m_axi_bus_res_BRESP",
        "m_axi_bus_res_BUSER",
        "m_axi_bus_res_BVALID",
        "m_axi_bus_res_RDATA",
        "m_axi_bus_res_RID",
        "m_axi_bus_res_RLAST",
        "m_axi_bus_res_RREADY",
        "m_axi_bus_res_RRESP",
        "m_axi_bus_res_RUSER",
        "m_axi_bus_res_RVALID",
        "m_axi_bus_res_WDATA",
        "m_axi_bus_res_WID",
        "m_axi_bus_res_WLAST",
        "m_axi_bus_res_WREADY",
        "m_axi_bus_res_WSTRB",
        "m_axi_bus_res_WUSER",
        "m_axi_bus_res_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "res"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "res"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_bus_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_B_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_B_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_B_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_B_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_B_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_B_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_B_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_B_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_B_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_B_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_B_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_B_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_B_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_B_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_bus_B_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_B_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_B_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_B_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_B_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_B_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_res_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_res_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_res_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_res_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_res_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_res_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_res_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_bus_res_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_bus_res_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_res_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_res_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_bus_res_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_bus_res_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_bus_res_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_bus_res_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_res_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_bus_res_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_bus_res_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_bus_res_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_bus_res_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "test_scalaire",
      "Instances": [{
          "ModuleName": "test_scalaire_Pipeline_loop_1",
          "InstanceName": "grp_test_scalaire_Pipeline_loop_1_fu_139"
        }]
    },
    "Info": {
      "test_scalaire_Pipeline_loop_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "test_scalaire": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "test_scalaire_Pipeline_loop_1": {
        "Latency": {
          "LatencyBest": "2827",
          "LatencyAvg": "2827",
          "LatencyWorst": "2827",
          "PipelineII": "2827",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "loop_1",
            "TripCount": "256",
            "Latency": "2825",
            "PipelineII": "11",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "6",
          "FF": "748",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "922",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "test_scalaire": {
        "Latency": {
          "LatencyBest": "2851",
          "LatencyAvg": "2851",
          "LatencyWorst": "2851",
          "PipelineII": "2852",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "10",
          "DSP": "5",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "6",
          "FF": "2678",
          "AVAIL_FF": "35200",
          "UTIL_FF": "7",
          "LUT": "3342",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-27 11:10:18 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
