Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 17 13:05:15 2024
| Host         : JasonArch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.750        0.000                      0                 3658        0.083        0.000                      0                 3658        9.020        0.000                       0                  1797  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.750        0.000                      0                 3658        0.083        0.000                      0                 3658        9.020        0.000                       0                  1797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.750ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 3.055ns (38.869%)  route 4.805ns (61.131%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.916     9.817    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.332    10.149 r  main_i/PUFART_0/inst/buffer[14]_i_1/O
                         net (fo=2, routed)           0.657    10.806    main_i/PUFART_0/inst/buffer[14]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.477    22.656    main_i/PUFART_0/inst/clk
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[14]/C
                         clock pessimism              0.263    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.061    22.556    main_i/PUFART_0/inst/buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 11.750    

Slack (MET) :             11.848ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/interbuffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.055ns (40.220%)  route 4.541ns (59.780%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.917     9.818    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.332    10.150 r  main_i/PUFART_0/inst/buffer[15]_i_1/O
                         net (fo=2, routed)           0.392    10.542    main_i/PUFART_0/inst/buffer[15]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.465    22.644    main_i/PUFART_0/inst/clk
    SLICE_X51Y91         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[15]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.081    22.390    main_i/PUFART_0/inst/interbuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         22.390    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 11.848    

Slack (MET) :             11.848ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/interbuffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 3.055ns (40.226%)  route 4.539ns (59.773%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.916     9.817    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.332    10.149 r  main_i/PUFART_0/inst/buffer[14]_i_1/O
                         net (fo=2, routed)           0.392    10.540    main_i/PUFART_0/inst/buffer[14]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.464    22.643    main_i/PUFART_0/inst/clk
    SLICE_X51Y90         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[14]/C
                         clock pessimism              0.129    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)       -0.081    22.389    main_i/PUFART_0/inst/interbuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         22.389    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.848    

Slack (MET) :             11.902ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.055ns (39.620%)  route 4.656ns (60.380%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.917     9.818    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.332    10.150 r  main_i/PUFART_0/inst/buffer[15]_i_1/O
                         net (fo=2, routed)           0.507    10.657    main_i/PUFART_0/inst/buffer[15]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.477    22.656    main_i/PUFART_0/inst/clk
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[15]/C
                         clock pessimism              0.263    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.058    22.559    main_i/PUFART_0/inst/buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         22.559    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                 11.902    

Slack (MET) :             12.009ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.055ns (40.374%)  route 4.512ns (59.626%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.820     9.721    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.053 r  main_i/PUFART_0/inst/buffer[12]_i_1/O
                         net (fo=2, routed)           0.460    10.513    main_i/PUFART_0/inst/buffer[12]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.477    22.656    main_i/PUFART_0/inst/clk
    SLICE_X47Y91         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[12]/C
                         clock pessimism              0.263    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.095    22.522    main_i/PUFART_0/inst/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 12.009    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 3.055ns (40.941%)  route 4.407ns (59.059%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.656     9.557    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I3_O)        0.332     9.889 r  main_i/PUFART_0/inst/buffer[11]_i_1/O
                         net (fo=2, routed)           0.519    10.408    main_i/PUFART_0/inst/buffer[11]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.464    22.643    main_i/PUFART_0/inst/clk
    SLICE_X50Y90         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[11]/C
                         clock pessimism              0.129    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.045    22.425    main_i/PUFART_0/inst/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.018ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/interbuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 3.015ns (40.484%)  route 4.432ns (59.516%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           0.764     8.512    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.118     8.630 r  main_i/PUFART_0/inst/buffer[7]_i_2/O
                         net (fo=8, routed)           0.857     9.486    main_i/PUFART_0/inst/buffer[7]_i_2_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I3_O)        0.326     9.812 r  main_i/PUFART_0/inst/buffer[3]_i_1/O
                         net (fo=2, routed)           0.581    10.393    main_i/PUFART_0/inst/buffer[3]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.464    22.643    main_i/PUFART_0/inst/clk
    SLICE_X51Y90         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[3]/C
                         clock pessimism              0.129    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)       -0.058    22.412    main_i/PUFART_0/inst/interbuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 12.018    

Slack (MET) :             12.070ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 3.055ns (41.157%)  route 4.368ns (58.843%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.806     9.707    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.039 r  main_i/PUFART_0/inst/buffer[10]_i_1/O
                         net (fo=2, routed)           0.330    10.369    main_i/PUFART_0/inst/buffer[10]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.464    22.643    main_i/PUFART_0/inst/clk
    SLICE_X50Y90         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[10]/C
                         clock pessimism              0.129    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.031    22.439    main_i/PUFART_0/inst/buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                 12.070    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/interbuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 3.055ns (41.282%)  route 4.345ns (58.718%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           1.001     8.749    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  main_i/PUFART_0/inst/buffer[15]_i_2/O
                         net (fo=8, routed)           0.533     9.434    main_i/PUFART_0/inst/buffer[15]_i_2_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.332     9.766 r  main_i/PUFART_0/inst/buffer[8]_i_1/O
                         net (fo=2, routed)           0.580    10.346    main_i/PUFART_0/inst/buffer[8]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.464    22.643    main_i/PUFART_0/inst/clk
    SLICE_X50Y89         FDRE                                         r  main_i/PUFART_0/inst/interbuffer_reg[8]/C
                         clock pessimism              0.129    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.045    22.425    main_i/PUFART_0/inst/interbuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 main_i/PUFART_0/inst/datacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_0/inst/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 3.015ns (40.753%)  route 4.383ns (59.247%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 22.642 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.652     2.946    main_i/PUFART_0/inst/clk
    SLICE_X45Y97         FDRE                                         r  main_i/PUFART_0/inst/datacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  main_i/PUFART_0/inst/datacount_reg[1]/Q
                         net (fo=34, routed)          0.995     4.360    main_i/PUFART_0/inst/datacount[1]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.172 r  main_i/PUFART_0/inst/buffer_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.172    main_i/PUFART_0/inst/buffer_reg[31]_i_14_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  main_i/PUFART_0/inst/buffer_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.289    main_i/PUFART_0/inst/buffer_reg[31]_i_28_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  main_i/PUFART_0/inst/buffer_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.406    main_i/PUFART_0/inst/buffer_reg[31]_i_32_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  main_i/PUFART_0/inst/buffer_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.523    main_i/PUFART_0/inst/buffer_reg[31]_i_27_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.640 r  main_i/PUFART_0/inst/buffer_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.640    main_i/PUFART_0/inst/buffer_reg[31]_i_33_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  main_i/PUFART_0/inst/buffer_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.001     5.758    main_i/PUFART_0/inst/buffer_reg[31]_i_29_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  main_i/PUFART_0/inst/buffer_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.875    main_i/PUFART_0/inst/buffer_reg[31]_i_24_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.094 r  main_i/PUFART_0/inst/buffer_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.797     6.891    main_i/PUFART_0/inst/interbuffer1[29]
    SLICE_X45Y96         LUT4 (Prop_lut4_I3_O)        0.295     7.186 r  main_i/PUFART_0/inst/buffer[31]_i_25/O
                         net (fo=1, routed)           0.438     7.624    main_i/PUFART_0/inst/buffer[31]_i_25_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.748 r  main_i/PUFART_0/inst/buffer[31]_i_15/O
                         net (fo=4, routed)           0.764     8.512    main_i/PUFART_0/inst/buffer[31]_i_15_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.118     8.630 r  main_i/PUFART_0/inst/buffer[7]_i_2/O
                         net (fo=8, routed)           0.857     9.486    main_i/PUFART_0/inst/buffer[7]_i_2_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I3_O)        0.326     9.812 r  main_i/PUFART_0/inst/buffer[3]_i_1/O
                         net (fo=2, routed)           0.532    10.344    main_i/PUFART_0/inst/buffer[3]_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        1.463    22.642    main_i/PUFART_0/inst/clk
    SLICE_X50Y88         FDRE                                         r  main_i/PUFART_0/inst/buffer_reg[3]/C
                         clock pessimism              0.129    22.771    
                         clock uncertainty           -0.302    22.469    
    SLICE_X50Y88         FDRE (Setup_fdre_C_D)       -0.031    22.438    main_i/PUFART_0/inst/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 12.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.812%)  route 0.119ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.556     0.892    main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.119     1.139    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y90         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.824     1.190    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.575     0.911    main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y91         FDRE                                         r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.196    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.843     1.209    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.328%)  route 0.170ns (54.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.557     0.893    main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y92         FDRE                                         r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.170     1.204    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y92         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.824     1.190    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.656     0.992    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.316    main_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  main_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.885     1.251    main_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    main_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.659     0.995    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.313    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.930     1.296    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_i/THRESHOLDS/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/THRESHOLDS/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.556     0.892    main_i/THRESHOLDS/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y88         FDRE                                         r  main_i/THRESHOLDS/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_i/THRESHOLDS/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[24]/Q
                         net (fo=1, routed)           0.054     1.087    main_i/THRESHOLDS/U0/gpio_core_1/reg1[24]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  main_i/THRESHOLDS/U0/gpio_core_1/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.132    main_i/THRESHOLDS/U0/ip2bus_data[24]
    SLICE_X34Y88         FDRE                                         r  main_i/THRESHOLDS/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.823     1.189    main_i/THRESHOLDS/U0/s_axi_aclk
    SLICE_X34Y88         FDRE                                         r  main_i/THRESHOLDS/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.121     1.026    main_i/THRESHOLDS/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.659     0.995    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.219     1.355    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.398 r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.398    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X29Y99         FDRE                                         r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.845     1.211    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.543     0.879    main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X43Y75         FDRE                                         r  main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=2, routed)           0.063     1.083    main_i/PUFART_READ/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.128 r  main_i/PUFART_READ/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.128    main_i/PUFART_READ/U0/ip2bus_data[31]
    SLICE_X42Y75         FDRE                                         r  main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.808     1.174    main_i/PUFART_READ/U0/s_axi_aclk
    SLICE_X42Y75         FDRE                                         r  main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.121     1.013    main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.556     0.892    main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.117     1.149    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y89         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.823     1.189    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.034    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.543     0.879    main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X43Y75         FDRE                                         r  main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_i/PUFART_READ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=2, routed)           0.065     1.085    main_i/PUFART_READ/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X42Y75         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  main_i/PUFART_READ/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.130    main_i/PUFART_READ/U0/ip2bus_data[0]
    SLICE_X42Y75         FDRE                                         r  main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1797, routed)        0.808     1.174    main_i/PUFART_READ/U0/s_axi_aclk
    SLICE_X42Y75         FDRE                                         r  main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.121     1.013    main_i/PUFART_READ/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { main_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  main_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X110Y85   main_i/ADCCLK_0/inst/clockcount_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y87   main_i/ADCCLK_0/inst/clockcount_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y87   main_i/ADCCLK_0/inst/clockcount_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y87   main_i/ADCCLK_0/inst/clockcount_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y88   main_i/ADCCLK_0/inst/clockcount_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y88   main_i/ADCCLK_0/inst/clockcount_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y88   main_i/ADCCLK_0/inst/clockcount_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X111Y88   main_i/ADCCLK_0/inst/clockcount_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X50Y90    main_i/PUFART_0/inst/buffer_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y83    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y83    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y83    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y83    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    main_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



