# Simple_MUX_4X1
Simple implementation of a 4 to 1 multiplexer in VHDL.

## Built With
-Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition<br />
(Copyright (C) 2020 Intel Corporation. All rights reserved).

## Circuit Schematic
![alt text](https://github.com/AlexandreLujan/Simple_MUX_4X1/blob/main/Simple_MUX_4X1.png?raw=true)

## Simulation
-Simulation result using ModelSim-Altera contained in Quartus.<br />
![alt text](https://github.com/AlexandreLujan/Simple_MUX_4X1/blob/main/Simulation.png?raw=true)
