

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_pilot_scan'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      178|      178|  0.593 us|  0.593 us|  173|  173|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pilot_scan  |      176|      176|         6|          1|          1|   172|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|      49|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     311|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     8|     311|     137|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_15s_30_1_1_U13  |mul_16s_15s_30_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15s_30_1_1_U14  |mul_16s_15s_30_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15s_30_1_1_U15  |mul_16s_15s_30_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15s_30_1_1_U16  |mul_16s_15s_30_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_30s_30_4_1_U17  |mac_muladd_16s_15s_30s_30_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_30s_30_4_1_U19  |mac_muladd_16s_15s_30s_30_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_15s_30s_30_4_1_U18  |mac_mulsub_16s_15s_30s_30_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_15s_30s_30_4_1_U20  |mac_mulsub_16s_15s_30s_30_4_1  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                        Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |DMRS_IM_U  |chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R  |        1|  0|   0|    0|   172|   15|     1|         2580|
    |DMRS_RE_U  |chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R  |        1|  0|   0|    0|   172|   15|     1|         2580|
    +-----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                      |        2|  0|   0|    0|   344|   30|     2|         5160|
    +-----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln246_fu_214_p2   |         +|   0|  0|  15|           8|           1|
    |sub_ln248_fu_252_p2   |         -|   0|  0|  17|          10|          10|
    |icmp_ln246_fu_208_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  49|          27|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1     |   9|          2|    8|         16|
    |m_fu_66                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |m_1_reg_405                       |   8|   0|    8|          0|
    |m_fu_66                           |   8|   0|    8|          0|
    |mul_ln46_1_reg_492                |  30|   0|   30|          0|
    |mul_ln46_3_reg_502                |  30|   0|   30|          0|
    |mul_ln47_2_reg_507                |  30|   0|   30|          0|
    |mul_ln47_reg_497                  |  30|   0|   30|          0|
    |sext_ln46_1_reg_465               |  30|   0|   30|          0|
    |sext_ln46_3_reg_473               |  30|   0|   30|          0|
    |y_im_1_reg_481                    |  16|   0|   16|          0|
    |y_im_reg_454                      |  16|   0|   16|          0|
    |zext_ln246_reg_416                |   8|   0|   64|         56|
    |zext_ln246_reg_416                |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 311|  32|  367|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_pilot_scan|  return value|
|pilot_h_im_1_address0  |  out|    8|   ap_memory|                      pilot_h_im_1|         array|
|pilot_h_im_1_ce0       |  out|    1|   ap_memory|                      pilot_h_im_1|         array|
|pilot_h_im_1_we0       |  out|    1|   ap_memory|                      pilot_h_im_1|         array|
|pilot_h_im_1_d0        |  out|   16|   ap_memory|                      pilot_h_im_1|         array|
|pilot_h_im_address0    |  out|    8|   ap_memory|                        pilot_h_im|         array|
|pilot_h_im_ce0         |  out|    1|   ap_memory|                        pilot_h_im|         array|
|pilot_h_im_we0         |  out|    1|   ap_memory|                        pilot_h_im|         array|
|pilot_h_im_d0          |  out|   16|   ap_memory|                        pilot_h_im|         array|
|pilot_h_re_1_address0  |  out|    8|   ap_memory|                      pilot_h_re_1|         array|
|pilot_h_re_1_ce0       |  out|    1|   ap_memory|                      pilot_h_re_1|         array|
|pilot_h_re_1_we0       |  out|    1|   ap_memory|                      pilot_h_re_1|         array|
|pilot_h_re_1_d0        |  out|   16|   ap_memory|                      pilot_h_re_1|         array|
|pilot_h_re_address0    |  out|    8|   ap_memory|                        pilot_h_re|         array|
|pilot_h_re_ce0         |  out|    1|   ap_memory|                        pilot_h_re|         array|
|pilot_h_re_we0         |  out|    1|   ap_memory|                        pilot_h_re|         array|
|pilot_h_re_d0          |  out|   16|   ap_memory|                        pilot_h_re|         array|
|fft_re_address0        |  out|   10|   ap_memory|                            fft_re|         array|
|fft_re_ce0             |  out|    1|   ap_memory|                            fft_re|         array|
|fft_re_q0              |   in|   16|   ap_memory|                            fft_re|         array|
|fft_im_address0        |  out|   10|   ap_memory|                            fft_im|         array|
|fft_im_ce0             |  out|    1|   ap_memory|                            fft_im|         array|
|fft_im_q0              |   in|   16|   ap_memory|                            fft_im|         array|
|fft_re_1_address0      |  out|   10|   ap_memory|                          fft_re_1|         array|
|fft_re_1_ce0           |  out|    1|   ap_memory|                          fft_re_1|         array|
|fft_re_1_q0            |   in|   16|   ap_memory|                          fft_re_1|         array|
|fft_im_1_address0      |  out|   10|   ap_memory|                          fft_im_1|         array|
|fft_im_1_ce0           |  out|    1|   ap_memory|                          fft_im_1|         array|
|fft_im_1_q0            |   in|   16|   ap_memory|                          fft_im_1|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

