{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:00:33 2016 " "Info: Processing started: Tue Dec 13 10:00:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outX Main.v(4) " "Error (10206): Verilog HDL Module Declaration error at Main.v(4): top module port \"outX\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outY Main.v(5) " "Error (10206): Verilog HDL Module Declaration error at Main.v(5): top module port \"outY\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outULA Main.v(6) " "Error (10206): Verilog HDL Module Declaration error at Main.v(6): top module port \"outULA\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outPC Main.v(7) " "Error (10206): Verilog HDL Module Declaration error at Main.v(7): top module port \"outPC\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outMEM Main.v(8) " "Error (10206): Verilog HDL Module Declaration error at Main.v(8): top module port \"outMEM\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "FUNCAO Main.v(9) " "Error (10206): Verilog HDL Module Declaration error at Main.v(9): top module port \"FUNCAO\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Tx Main.v(10) " "Error (10206): Verilog HDL Module Declaration error at Main.v(10): top module port \"Tx\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Ty Main.v(10) " "Error (10206): Verilog HDL Module Declaration error at Main.v(10): top module port \"Ty\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Tz Main.v(10) " "Error (10206): Verilog HDL Module Declaration error at Main.v(10): top module port \"Tz\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Tula Main.v(11) " "Error (10206): Verilog HDL Module Declaration error at Main.v(11): top module port \"Tula\" is not found in the port list" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 11 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 13 10:00:34 2016 " "Error: Processing ended: Tue Dec 13 10:00:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
