// Seed: 3524939337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    .id_23(id_8),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_3 = 32'd98
) (
    output tri0 id_0,
    input  tri0 _id_1,
    input  tri1 id_2,
    input  tri0 _id_3
);
  assign id_0 = 1;
  logic id_5;
  assign id_5 = id_2;
  assign id_5 = -1;
  logic [7:0] id_6;
  wire [-1 : id_3] id_7;
  assign id_0 = id_6 - id_2;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7,
      id_5,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_5
  );
  assign id_6[id_1] = id_1;
  assign id_0 = id_5;
endmodule
