Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:11:08 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x/post_route_timing.rpt
| Design       : generic_fifo_sc_x
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[0]/C                    ram1/ram_reg_3/ADDRARDADDR[5]  7.724         
wp_reg[0]/C                    ram1/ram_reg_3/ADDRBWRADDR[5]  7.789         
rp_reg[0]/C                    empty_r_reg/D                  7.815         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  7.932         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  7.961         
wp_reg[0]/C                    gb2_reg/D                      8.262         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.284         
rp_reg[0]/C                    gb_reg/D                       8.339         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.349         
rp_reg[0]/C                    full_r_reg/D                   8.406         
wp_reg[0]/C                    wp_reg[1]/D                    8.446         
wp_reg[0]/C                    ram1/ram_reg_2/ADDRBWRADDR[5]  8.492         
rp_reg[0]/C                    ram1/ram_reg_2/ADDRARDADDR[5]  8.521         
cnt_reg[0]/C                   cnt_reg[0]/D                   8.753         
rp_reg[0]/C                    rp_reg[1]/D                    8.901         
cnt_reg[2]/C                   cnt_reg[2]/D                   8.944         
cnt_reg[1]/C                   cnt_reg[1]/D                   9.015         
wp_reg[0]/C                    wp_reg[0]/D                    9.111         
rp_reg[0]/C                    rp_reg[0]/D                    9.151         



