{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@401:433@HdlStmIf", "      enable_int <= enable_up;\n      txnrx_int <= txnrx_up;\n    end\n  end\n\n  generate if (CLK_DESKEW) begin\n\n    reg enable_int_n = 'd0;\n    reg txnrx_int_n = 'd0;\n\n    always @(negedge clk) begin\n      enable_int_n <= enable_int;\n      txnrx_int_n <= txnrx_int;\n    end\n\n    always @(posedge l_clk) begin\n      enable_int_p <= enable_int_n;\n      txnrx_int_p <= txnrx_int_n;\n    end\n\n  end else begin /* CLK_DESKEW == 0 */\n\n    always @(posedge l_clk) begin\n      enable_int_p <= enable_int_p;\n      txnrx_int_p <= txnrx_int_p;\n    end\n\n  end\n  endgenerate\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  genvar i;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@498:530", "      enable_int <= enable_up;\n      txnrx_int <= txnrx_up;\n    end\n  end\n\n  generate if (CLK_DESKEW) begin\n\n    reg enable_int_n = 'd0;\n    reg txnrx_int_n = 'd0;\n\n    always @(negedge clk) begin\n      enable_int_n <= enable_int;\n      txnrx_int_n <= txnrx_int;\n    end\n\n    always @(posedge l_clk) begin\n      enable_int_p <= enable_int_n;\n      txnrx_int_p <= txnrx_int_n;\n    end\n\n  end else begin /* CLK_DESKEW == 0 */\n\n    always @(posedge l_clk) begin\n      enable_int_p <= enable_int_p;\n      txnrx_int_p <= txnrx_int_p;\n    end\n\n  end\n  endgenerate\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  genvar i;\n"]], "Diff Content": {"Delete": [[424, "      enable_int_p <= enable_int_p;\n"], [425, "      txnrx_int_p <= txnrx_int_p;\n"]], "Add": [[425, "      enable_int_p <= enable_int;\n"], [425, "      txnrx_int_p <= txnrx_int;\n"]]}}