Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 23 23:25:22 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vendmach_top_timing_summary_routed.rpt -rpx vendmach_top_timing_summary_routed.rpx
| Design       : vendmach_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk_deb1/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div1/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.060        0.000                      0                  218        0.185        0.000                      0                  218        3.500        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.060        0.000                      0                  218        0.185        0.000                      0                  218        3.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 2.902ns (58.704%)  route 2.041ns (41.296%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.881 r  sm/delay3s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.881    sm/delay3s_reg[28]_i_1_n_6
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    13.451    sm/clk
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[29]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.941    sm/delay3s_reg[29]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.881ns (58.528%)  route 2.041ns (41.472%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.860 r  sm/delay3s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.860    sm/delay3s_reg[28]_i_1_n_4
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    13.451    sm/clk
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[31]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.941    sm/delay3s_reg[31]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 2.807ns (57.895%)  route 2.041ns (42.105%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.786 r  sm/delay3s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.786    sm/delay3s_reg[28]_i_1_n_5
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    13.451    sm/clk
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[30]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.941    sm/delay3s_reg[30]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 2.791ns (57.756%)  route 2.041ns (42.244%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.770 r  sm/delay3s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.770    sm/delay3s_reg[28]_i_1_n_7
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    13.451    sm/clk
    SLICE_X110Y97        FDRE                                         r  sm/delay3s_reg[28]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.941    sm/delay3s_reg[28]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 2.788ns (57.729%)  route 2.041ns (42.270%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.767 r  sm/delay3s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.767    sm/delay3s_reg[24]_i_1_n_6
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[25]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[25]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 2.767ns (57.545%)  route 2.041ns (42.455%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.746 r  sm/delay3s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.746    sm/delay3s_reg[24]_i_1_n_4
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[27]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[27]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 2.693ns (56.881%)  route 2.041ns (43.119%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.672 r  sm/delay3s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.672    sm/delay3s_reg[24]_i_1_n_5
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[26]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[26]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.677ns (56.735%)  route 2.041ns (43.265%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.656 r  sm/delay3s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.656    sm/delay3s_reg[24]_i_1_n_7
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y96        FDRE                                         r  sm/delay3s_reg[24]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[24]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 2.674ns (56.708%)  route 2.041ns (43.292%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.653 r  sm/delay3s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.653    sm/delay3s_reg[20]_i_1_n_6
    SLICE_X110Y95        FDRE                                         r  sm/delay3s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y95        FDRE                                         r  sm/delay3s_reg[21]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[21]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 2.653ns (56.514%)  route 2.041ns (43.486%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.864     5.938    sm/clk
    SLICE_X110Y92        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.810     7.204    sm/delay3s_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I0_O)        0.124     7.328 r  sm/FSM_onehot_state[6]_i_26/O
                         net (fo=1, routed)           0.000     7.328    sm/FSM_onehot_state[6]_i_26_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.878 r  sm/FSM_onehot_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.878    sm/FSM_onehot_state_reg[6]_i_12_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  sm/FSM_onehot_state_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.992    sm/FSM_onehot_state_reg[6]_i_4_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  sm/FSM_onehot_state_reg[6]_i_3/CO[3]
                         net (fo=34, routed)          1.231     9.337    sm/state1
    SLICE_X110Y90        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.863 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.863    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.205 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.205    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.319 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.632 r  sm/delay3s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.632    sm/delay3s_reg[20]_i_1_n_4
    SLICE_X110Y95        FDRE                                         r  sm/delay3s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.686    13.450    sm/clk
    SLICE_X110Y95        FDRE                                         r  sm/delay3s_reg[23]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.062    13.940    sm/delay3s_reg[23]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sm/deb8_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/bt_apple_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.636     1.722    sm/clk
    SLICE_X112Y93        FDRE                                         r  sm/deb8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.148     1.870 f  sm/deb8_reg/Q
                         net (fo=1, routed)           0.059     1.929    sm/deb8
    SLICE_X112Y93        LUT2 (Prop_lut2_I1_O)        0.098     2.027 r  sm/bt_apple_i_1/O
                         net (fo=1, routed)           0.000     2.027    sm/bt_apple_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  sm/bt_apple_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.908     2.250    sm/clk
    SLICE_X112Y93        FDRE                                         r  sm/bt_apple_reg/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120     1.842    sm/bt_apple_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sm/deb4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/dime_add_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X112Y91        FDRE                                         r  sm/deb4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.148     1.869 f  sm/deb4_reg/Q
                         net (fo=1, routed)           0.059     1.928    sm/deb4
    SLICE_X112Y91        LUT2 (Prop_lut2_I1_O)        0.098     2.026 r  sm/dime_add_i_1/O
                         net (fo=1, routed)           0.000     2.026    sm/dime_add_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  sm/dime_add_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.907     2.249    sm/clk
    SLICE_X112Y91        FDRE                                         r  sm/dime_add_reg/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.120     1.841    sm/dime_add_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sm/deb2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/nickel_add_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X113Y92        FDRE                                         r  sm/deb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.128     1.849 f  sm/deb2_reg/Q
                         net (fo=1, routed)           0.054     1.904    sm/deb2
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.099     2.003 r  sm/nickel_add_i_1/O
                         net (fo=1, routed)           0.000     2.003    sm/nickel_add_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  sm/nickel_add_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.907     2.249    sm/clk
    SLICE_X113Y92        FDRE                                         r  sm/nickel_add_reg/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.091     1.812    sm/nickel_add_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sm/nickel_add_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X113Y92        FDRE                                         r  sm/nickel_add_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  sm/nickel_add_reg/Q
                         net (fo=9, routed)           0.146     2.008    sm/nickel_add
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.045     2.053 r  sm/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.053    sm/FSM_onehot_state[1]_i_1_n_0
    SLICE_X111Y91        FDCE                                         r  sm/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.907     2.249    sm/clk
    SLICE_X111Y91        FDCE                                         r  sm/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y91        FDCE (Hold_fdce_C_D)         0.092     1.829    sm/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sm/nickel_add_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X113Y92        FDRE                                         r  sm/nickel_add_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 f  sm/nickel_add_reg/Q
                         net (fo=9, routed)           0.145     2.007    sm/nickel_add
    SLICE_X111Y91        LUT4 (Prop_lut4_I0_O)        0.045     2.052 r  sm/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    sm/FSM_onehot_state[0]_i_1_n_0
    SLICE_X111Y91        FDPE                                         r  sm/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.907     2.249    sm/clk
    SLICE_X111Y91        FDPE                                         r  sm/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y91        FDPE (Hold_fdpe_C_D)         0.091     1.828    sm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X112Y92        FDCE                                         r  sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 f  sm/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.149     2.034    sm/delay3s
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.045     2.079 r  sm/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.079    sm/FSM_onehot_state[4]_i_1_n_0
    SLICE_X112Y92        FDCE                                         r  sm/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.907     2.249    sm/clk
    SLICE_X112Y92        FDCE                                         r  sm/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.121     1.842    sm/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sm/deb9_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/deb10_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.450%)  route 0.208ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.637     1.723    sm/clk
    SLICE_X113Y98        FDRE                                         r  sm/deb9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  sm/deb9_reg/Q
                         net (fo=2, routed)           0.208     2.072    sm/deb9
    SLICE_X113Y93        FDRE                                         r  sm/deb10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.908     2.250    sm/clk
    SLICE_X113Y93        FDRE                                         r  sm/deb10_reg/C
                         clock pessimism             -0.512     1.738    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.070     1.808    sm/deb10_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_deb1/clk_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_deb1/clk_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.600     1.686    clk_deb1/CLK
    SLICE_X104Y80        FDCE                                         r  clk_deb1/clk_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.164     1.850 f  clk_deb1/clk_temp_reg[0]/Q
                         net (fo=2, routed)           0.175     2.025    clk_deb1/clk_temp[0]
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.045     2.070 r  clk_deb1/clk_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.070    clk_deb1/p_2_in[0]
    SLICE_X104Y80        FDCE                                         r  clk_deb1/clk_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.869     2.211    clk_deb1/CLK
    SLICE_X104Y80        FDCE                                         r  clk_deb1/clk_temp_reg[0]/C
                         clock pessimism             -0.525     1.686    
    SLICE_X104Y80        FDCE (Hold_fdce_C_D)         0.120     1.806    clk_deb1/clk_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sm/coin_val_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.636     1.722    sm/clk
    SLICE_X107Y99        FDCE                                         r  sm/coin_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  sm/coin_val_reg[31]/Q
                         net (fo=72, routed)          0.120     1.983    sm/coin_val_reg__0[31]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.091 r  sm/coin_val_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    sm/coin_val_reg[28]_i_1_n_4
    SLICE_X107Y99        FDCE                                         r  sm/coin_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.906     2.248    sm/clk
    SLICE_X107Y99        FDCE                                         r  sm/coin_val_reg[31]/C
                         clock pessimism             -0.526     1.722    
    SLICE_X107Y99        FDCE (Hold_fdce_C_D)         0.105     1.827    sm/coin_val_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sm/coin_val_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.635     1.721    sm/clk
    SLICE_X107Y94        FDCE                                         r  sm/coin_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  sm/coin_val_reg[11]/Q
                         net (fo=9, routed)           0.120     1.983    sm/coin_val_reg__0[11]
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.091 r  sm/coin_val_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    sm/coin_val_reg[8]_i_1_n_4
    SLICE_X107Y94        FDCE                                         r  sm/coin_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.905     2.247    sm/clk
    SLICE_X107Y94        FDCE                                         r  sm/coin_val_reg[11]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y94        FDCE (Hold_fdce_C_D)         0.105     1.826    sm/coin_val_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   aseg01/seg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   aseg01/seg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   aseg01/seg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y86   clk_deb1/clk_temp_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y86   clk_deb1/clk_temp_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y86   clk_deb1/clk_temp_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y86   clk_deb1/clk_temp_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y80   clk_deb1/clk_temp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y85   clk_deb1/clk_temp_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   aseg01/seg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   aseg01/seg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   aseg01/seg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y86   clk_deb1/clk_temp_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y80   clk_deb1/clk_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y85   clk_deb1/clk_temp_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y86   clk_deb1/clk_temp_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   aseg01/seg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   aseg01/seg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   aseg01/seg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y86   clk_deb1/clk_temp_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y86   clk_deb1/clk_temp_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y80   clk_deb1/clk_temp_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y85   clk_deb1/clk_temp_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y86   clk_deb1/clk_temp_reg[31]/C



