verilog xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../bd/design_1/ip/design_1_UART_0_2/sim/design_1_UART_0_2.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_to_ram_0_0/sim/design_1_to_ram_0_0.v" \
"../../../bd/design_1/ip/design_1_RAM_2Port_0_0/sim/design_1_RAM_2Port_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
