{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652691793860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652691793861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 18:03:13 2022 " "Processing started: Mon May 16 18:03:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652691793861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652691793861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_4by4 -c multiplier_16bit_4by4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_4by4 -c multiplier_16bit_4by4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652691793861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652691794248 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_4by4.v(19) " "Verilog HDL Module Instantiation warning at multiplier_16bit_4by4.v(19): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652691794308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier_16bit_4by4.v 4 4 " "Using design file multiplier_16bit_4by4.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.v" "" { Text "C:/altera/verilog_220412/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652691794309 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_16bit_2by2 " "Found entity 2: multiplier_16bit_2by2" {  } { { "multiplier_16bit_2by2.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652691794309 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_adder_4bit " "Found entity 3: cla_adder_4bit" {  } { { "cla_adder_4bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652691794309 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplier_16bit_4by4 " "Found entity 4: multiplier_16bit_4by4" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652691794309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652691794309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 cla_adder_4bit.v(15) " "Verilog HDL Implicit Net warning at cla_adder_4bit.v(15): created implicit net for \"c0\"" {  } { { "cla_adder_4bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_4bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652691794309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_16bit_4by4 " "Elaborating entity \"multiplier_16bit_4by4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652691794313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit_2by2 multiplier_16bit_2by2:i0 " "Elaborating entity \"multiplier_16bit_2by2\" for hierarchy \"multiplier_16bit_2by2:i0\"" {  } { { "multiplier_16bit_4by4.v" "i0" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652691794322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA multiplier_16bit_2by2:i0\|HA:i4 " "Elaborating entity \"HA\" for hierarchy \"multiplier_16bit_2by2:i0\|HA:i4\"" {  } { { "multiplier_16bit_2by2.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652691794328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder_4bit cla_adder_4bit:i4 " "Elaborating entity \"cla_adder_4bit\" for hierarchy \"cla_adder_4bit:i4\"" {  } { { "multiplier_16bit_4by4.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652691794343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1652691794562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652691794727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652691794727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652691794761 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652691794761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652691794761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652691794761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652691794780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 18:03:14 2022 " "Processing ended: Mon May 16 18:03:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652691794780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652691794780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652691794780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652691794780 ""}
