// 
// E:\WATAKUMI\PIC\Project_ATCS\CSCC.SCL
// Generated by Stimulus MPLAB X
// Mon Nov 20 23:13:47 JST 2023
// 


configuration for "pic12f1822" is
end configuration;

testbench for "pic12f1822" is
begin
    AA1: process is
    begin
        loop
            RA2 <= '0';
            wait for 55 us;
            RA2 <= '1';
            wait for 55 us;
        end loop;
    end process AA1;

end testbench;
