Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 31 14:36:50 2020
| Host         : wgzesg-MacBookPro running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[0]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[10]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[11]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[12]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[13]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[14]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[15]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[16]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[1]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[2]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[3]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[4]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[5]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[6]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[7]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[8]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mapping/gameState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mapping/gameState_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line40/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[23]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 632 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.282        0.000                      0                  248        0.160        0.000                      0                  248        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.282        0.000                      0                  248        0.160        0.000                      0                  248        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.545ns (27.466%)  route 4.080ns (72.534%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.637     5.158    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  ledoutput/current_max_reg[6]/Q
                         net (fo=14, routed)          1.290     6.904    ledoutput/current_max_reg_n_0_[6]
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  ledoutput/led[4]_i_2/O
                         net (fo=1, routed)           0.849     7.905    ledoutput/led[4]_i_2_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.362     8.267 r  ledoutput/led[4]_i_1/O
                         net (fo=7, routed)           0.434     8.702    ledoutput/led[4]_i_1_n_0
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.327     9.029 r  ledoutput/seg[0]_i_3/O
                         net (fo=1, routed)           0.298     9.327    ledoutput/seg[0]_i_3_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.451 r  ledoutput/seg[0]_i_1/O
                         net (fo=2, routed)           0.425     9.876    ledoutput/seg[0]_i_1_n_0
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.124    10.000 r  ledoutput/seg[3]_i_1/O
                         net (fo=1, routed)           0.783    10.783    ledoutput/seg[3]_i_1_n_0
    SLICE_X64Y37         FDSE                                         r  ledoutput/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.515    14.856    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y37         FDSE                                         r  ledoutput/seg_reg[3]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDSE (Setup_fdse_C_D)       -0.030    15.065    ledoutput/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 0.704ns (13.352%)  route 4.568ns (86.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.637     5.158    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  ledoutput/current_max_reg[6]/Q
                         net (fo=14, routed)          0.848     6.463    ledoutput/current_max_reg_n_0_[6]
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.587 f  ledoutput/seg[6]_i_11/O
                         net (fo=2, routed)           0.382     6.969    ledoutput/seg[6]_i_11_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  ledoutput/volume[3]_i_2/O
                         net (fo=5, routed)           3.338    10.431    ledoutput/volume[3]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  ledoutput/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    14.774    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  ledoutput/led_reg[8]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.105    14.822    ledoutput/led_reg[8]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.741ns (33.089%)  route 3.521ns (66.911%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.637     5.158    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  ledoutput/current_max_reg[6]/Q
                         net (fo=14, routed)          1.290     6.904    ledoutput/current_max_reg_n_0_[6]
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.152     7.056 r  ledoutput/led[4]_i_2/O
                         net (fo=1, routed)           0.849     7.905    ledoutput/led[4]_i_2_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.362     8.267 f  ledoutput/led[4]_i_1/O
                         net (fo=7, routed)           0.434     8.702    ledoutput/led[4]_i_1_n_0
    SLICE_X63Y38         LUT4 (Prop_lut4_I0_O)        0.321     9.023 r  ledoutput/volume[0]_i_3/O
                         net (fo=2, routed)           0.663     9.686    ledoutput/volume[0]_i_3_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326    10.012 f  ledoutput/seg[4]_i_2/O
                         net (fo=1, routed)           0.284    10.296    ledoutput/seg[4]_i_2_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.420 r  ledoutput/seg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.420    ledoutput/seg[4]_i_1__0_n_0
    SLICE_X65Y37         FDRE                                         r  ledoutput/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.515    14.856    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  ledoutput/seg_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y37         FDRE (Setup_fdre_C_D)        0.031    15.126    ledoutput/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.970ns (20.239%)  route 3.823ns (79.761%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.637     5.158    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  ledoutput/current_max_reg[6]/Q
                         net (fo=14, routed)          1.290     6.904    ledoutput/current_max_reg_n_0_[6]
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  ledoutput/led[4]_i_2/O
                         net (fo=1, routed)           0.849     7.905    ledoutput/led[4]_i_2_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.362     8.267 r  ledoutput/led[4]_i_1/O
                         net (fo=7, routed)           1.684     9.951    ledoutput/led[4]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  ledoutput/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.447    14.788    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  ledoutput/led_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)       -0.261    14.752    ledoutput/led_reg[4]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 timerUnit/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.884ns (36.263%)  route 3.311ns (63.737%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.564     5.085    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  timerUnit/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  timerUnit/counter_reg[4]/Q
                         net (fo=2, routed)           1.596     7.137    clk6p25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.233 r  clk6p25m_BUFG_inst/O
                         net (fo=124, routed)         1.715     8.949    timerUnit/CLK
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.605 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.605    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  timerUnit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.833    timerUnit/counter_reg[12]_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  timerUnit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    timerUnit/counter_reg[16]_i_1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.281 r  timerUnit/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.281    timerUnit/counter_reg[20]_i_1_n_6
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.450    14.791    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[21]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.062    15.091    timerUnit/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 timerUnit/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.863ns (36.004%)  route 3.311ns (63.996%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.564     5.085    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  timerUnit/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  timerUnit/counter_reg[4]/Q
                         net (fo=2, routed)           1.596     7.137    clk6p25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.233 r  clk6p25m_BUFG_inst/O
                         net (fo=124, routed)         1.715     8.949    timerUnit/CLK
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.605 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.605    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  timerUnit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.833    timerUnit/counter_reg[12]_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  timerUnit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    timerUnit/counter_reg[16]_i_1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.260 r  timerUnit/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.260    timerUnit/counter_reg[20]_i_1_n_4
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.450    14.791    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[23]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.062    15.091    timerUnit/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 timerUnit/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.789ns (35.076%)  route 3.311ns (64.924%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.564     5.085    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  timerUnit/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  timerUnit/counter_reg[4]/Q
                         net (fo=2, routed)           1.596     7.137    clk6p25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.233 r  clk6p25m_BUFG_inst/O
                         net (fo=124, routed)         1.715     8.949    timerUnit/CLK
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.605 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.605    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  timerUnit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.833    timerUnit/counter_reg[12]_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  timerUnit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    timerUnit/counter_reg[16]_i_1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.186 r  timerUnit/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.186    timerUnit/counter_reg[20]_i_1_n_5
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.450    14.791    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[22]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.062    15.091    timerUnit/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 timerUnit/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.773ns (34.871%)  route 3.311ns (65.129%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.564     5.085    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  timerUnit/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  timerUnit/counter_reg[4]/Q
                         net (fo=2, routed)           1.596     7.137    clk6p25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.233 r  clk6p25m_BUFG_inst/O
                         net (fo=124, routed)         1.715     8.949    timerUnit/CLK
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.605 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.605    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  timerUnit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.833    timerUnit/counter_reg[12]_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  timerUnit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    timerUnit/counter_reg[16]_i_1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.170 r  timerUnit/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.170    timerUnit/counter_reg[20]_i_1_n_7
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.450    14.791    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  timerUnit/counter_reg[20]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.062    15.091    timerUnit/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 timerUnit/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.770ns (34.833%)  route 3.311ns (65.167%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.564     5.085    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  timerUnit/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  timerUnit/counter_reg[4]/Q
                         net (fo=2, routed)           1.596     7.137    clk6p25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.233 r  clk6p25m_BUFG_inst/O
                         net (fo=124, routed)         1.715     8.949    timerUnit/CLK
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.605 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.605    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  timerUnit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.833    timerUnit/counter_reg[12]_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.167 r  timerUnit/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.167    timerUnit/counter_reg[16]_i_1_n_6
    SLICE_X57Y37         FDRE                                         r  timerUnit/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.449    14.790    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  timerUnit/counter_reg[17]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)        0.062    15.090    timerUnit/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 ledoutput/volume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapping/characterState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.182ns (23.922%)  route 3.759ns (76.078%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.635     5.156    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  ledoutput/volume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  ledoutput/volume_reg[0]/Q
                         net (fo=8, routed)           2.172     7.785    ledoutput/characterState_reg[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.909 r  ledoutput/gameState[0]_i_2/O
                         net (fo=2, routed)           0.980     8.889    nolabel_line38/volume_reg[2]
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.152     9.041 f  nolabel_line38/characterState_i_9/O
                         net (fo=1, routed)           0.154     9.195    mapping/inter_reg
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.326     9.521 r  mapping/characterState_i_3/O
                         net (fo=1, routed)           0.452     9.973    mapping/characterState_i_3_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  mapping/characterState_i_1/O
                         net (fo=1, routed)           0.000    10.097    mapping/characterState_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  mapping/characterState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.445    14.786    mapping/CLOCK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  mapping/characterState_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.029    15.040    mapping/characterState_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mapping/characterState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapping/gameState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.289%)  route 0.327ns (63.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    mapping/CLOCK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  mapping/characterState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  mapping/characterState_reg/Q
                         net (fo=7, routed)           0.327     1.913    mapping/characterState
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  mapping/gameState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    mapping/gameState[1]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  mapping/gameState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.956    mapping/CLOCK_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  mapping/gameState_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091     1.798    mapping/gameState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ledoutput/max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[1]/Q
                         net (fo=3, routed)           0.130     1.747    ledoutput/Q[1]
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     1.992    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[1]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.070     1.584    ledoutput/current_max_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ledoutput/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[5]/Q
                         net (fo=3, routed)           0.172     1.789    ledoutput/Q[5]
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     1.992    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledoutput/current_max_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.070     1.584    ledoutput/current_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.191%)  route 0.178ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ledoutput/max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[10]/Q
                         net (fo=3, routed)           0.178     1.795    ledoutput/Q[10]
    SLICE_X63Y40         FDRE                                         r  ledoutput/current_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     1.992    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  ledoutput/current_max_reg[10]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.070     1.584    ledoutput/current_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.530%)  route 0.183ns (56.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ledoutput/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[8]/Q
                         net (fo=3, routed)           0.183     1.800    ledoutput/Q[8]
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     1.992    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.072     1.586    ledoutput/current_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.216%)  route 0.185ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ledoutput/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[2]/Q
                         net (fo=3, routed)           0.185     1.802    ledoutput/Q[2]
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     1.992    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  ledoutput/current_max_reg[2]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.066     1.580    ledoutput/current_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.593     1.476    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ledoutput/max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ledoutput/max_reg[11]/Q
                         net (fo=3, routed)           0.205     1.822    ledoutput/Q[11]
    SLICE_X60Y41         FDRE                                         r  ledoutput/current_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.863     1.990    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  ledoutput/current_max_reg[11]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.087     1.579    ledoutput/current_max_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ledoutput/seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.591     1.474    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  ledoutput/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ledoutput/seg_reg[2]/Q
                         net (fo=2, routed)           0.163     1.801    ledoutput/soundSeg[2]
    SLICE_X64Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  ledoutput/seg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    ledoutput/seg[2]_i_1__0_n_0
    SLICE_X64Y36         FDRE                                         r  ledoutput/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.861     1.988    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  ledoutput/seg_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y36         FDRE (Hold_fdre_C_D)         0.121     1.595    ledoutput/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.564     1.447    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  timerUnit/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  timerUnit/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.696    timerUnit/counter_reg_n_0_[11]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  timerUnit/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    timerUnit/counter_reg[8]_i_1_n_4
    SLICE_X57Y35         FDRE                                         r  timerUnit/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.832     1.959    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  timerUnit/counter_reg[11]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.105     1.552    timerUnit/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.564     1.447    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  timerUnit/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  timerUnit/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    timerUnit/counter_reg_n_0_[15]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  timerUnit/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    timerUnit/counter_reg[12]_i_1_n_4
    SLICE_X57Y36         FDRE                                         r  timerUnit/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.832     1.959    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  timerUnit/counter_reg[15]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.552    timerUnit/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40   mapping/characterState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   audio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   audio/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   nolabel_line40/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   nolabel_line40/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   nolabel_line40/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   ledoutput/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   ledoutput/led_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   timerUnit/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   timerUnit/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   timerUnit/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   timerUnit/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   timerUnit/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   audio/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   audio/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   audio/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   audio/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   audio/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   audio/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   audio/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   audio/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   audio/sclk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   mapping/gameState_reg[1]/C



