// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/13/2022 16:41:06"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rgb_to_gray (
	clk,
	reset,
	R,
	G,
	B,
	out,
	done);
input 	clk;
input 	reset;
input 	[7:0] R;
input 	[7:0] G;
input 	[7:0] B;
output 	[7:0] out;
output 	done;

// Design Ports Information
// out[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[1]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[7]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// done	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// G[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[4]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[6]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath|Mult2|auto_generated|mac_out4~dataout ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT1 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT2 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT3 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT4 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT6 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT7 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT8 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT9 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT10 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT12 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT17 ;
wire \datapath|Mult2|auto_generated|mac_out4~0 ;
wire \datapath|Mult2|auto_generated|mac_out4~1 ;
wire \datapath|Mult2|auto_generated|mac_out4~2 ;
wire \datapath|Mult2|auto_generated|mac_out4~3 ;
wire \datapath|Mult2|auto_generated|mac_out4~4 ;
wire \datapath|Mult2|auto_generated|mac_out4~5 ;
wire \datapath|Mult2|auto_generated|mac_out4~6 ;
wire \datapath|Mult2|auto_generated|mac_out4~7 ;
wire \datapath|Mult2|auto_generated|mac_out4~8 ;
wire \datapath|Mult2|auto_generated|mac_out4~9 ;
wire \datapath|Mult2|auto_generated|mac_out4~10 ;
wire \datapath|Mult2|auto_generated|mac_out4~11 ;
wire \datapath|Mult2|auto_generated|mac_out4~12 ;
wire \datapath|Mult2|auto_generated|mac_out4~13 ;
wire \datapath|Mult2|auto_generated|mac_out4~14 ;
wire \datapath|Mult2|auto_generated|mac_out4~15 ;
wire \datapath|Mult2|auto_generated|mac_out4~16 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT23 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT29 ;
wire \datapath|Mult2|auto_generated|mac_out2~0 ;
wire \datapath|Mult2|auto_generated|mac_out2~1 ;
wire \datapath|Mult2|auto_generated|mac_out2~2 ;
wire \datapath|Mult2|auto_generated|mac_out2~3 ;
wire \datapath|Mult2|auto_generated|mac_out2~4 ;
wire \datapath|Mult2|auto_generated|op_1~0_combout ;
wire \datapath|Mult2|auto_generated|op_1~2_combout ;
wire \datapath|Mult2|auto_generated|op_1~10_combout ;
wire \datapath|Mult2|auto_generated|op_1~12_combout ;
wire \datapath|Mult2|auto_generated|op_1~16_combout ;
wire \datapath|Mult2|auto_generated|op_1~18_combout ;
wire \datapath|Mult2|auto_generated|op_1~20_combout ;
wire \datapath|Mult2|auto_generated|op_1~22_combout ;
wire \datapath|Mult2|auto_generated|op_1~24_combout ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \datapath|Mult0|auto_generated|mac_out4~0 ;
wire \datapath|Mult0|auto_generated|mac_out4~1 ;
wire \datapath|Mult0|auto_generated|mac_out4~2 ;
wire \datapath|Mult0|auto_generated|mac_out4~3 ;
wire \datapath|Mult0|auto_generated|mac_out4~4 ;
wire \datapath|Mult0|auto_generated|mac_out4~5 ;
wire \datapath|Mult0|auto_generated|mac_out4~6 ;
wire \datapath|Mult0|auto_generated|mac_out4~7 ;
wire \datapath|Mult0|auto_generated|mac_out4~8 ;
wire \datapath|Mult0|auto_generated|mac_out4~9 ;
wire \datapath|Mult0|auto_generated|mac_out4~10 ;
wire \datapath|Mult0|auto_generated|mac_out4~11 ;
wire \datapath|Mult0|auto_generated|mac_out4~12 ;
wire \datapath|Mult0|auto_generated|mac_out4~13 ;
wire \datapath|Mult0|auto_generated|mac_out4~14 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \datapath|Mult0|auto_generated|mac_out2~0 ;
wire \datapath|Mult0|auto_generated|mac_out2~1 ;
wire \datapath|Mult0|auto_generated|mac_out2~2 ;
wire \datapath|Mult0|auto_generated|op_1~2_combout ;
wire \datapath|Mult0|auto_generated|op_1~4_combout ;
wire \datapath|Mult0|auto_generated|op_1~6_combout ;
wire \datapath|Mult0|auto_generated|op_1~14_combout ;
wire \datapath|Mult0|auto_generated|op_1~18_combout ;
wire \datapath|Mult0|auto_generated|op_1~20_combout ;
wire \datapath|Mult0|auto_generated|op_1~22_combout ;
wire \datapath|Mult0|auto_generated|op_1~24_combout ;
wire \datapath|Mult0|auto_generated|op_1~28_combout ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT20 ;
wire \datapath|Mult1|auto_generated|mac_out4~0 ;
wire \datapath|Mult1|auto_generated|mac_out4~1 ;
wire \datapath|Mult1|auto_generated|mac_out4~2 ;
wire \datapath|Mult1|auto_generated|mac_out4~3 ;
wire \datapath|Mult1|auto_generated|mac_out4~4 ;
wire \datapath|Mult1|auto_generated|mac_out4~5 ;
wire \datapath|Mult1|auto_generated|mac_out4~6 ;
wire \datapath|Mult1|auto_generated|mac_out4~7 ;
wire \datapath|Mult1|auto_generated|mac_out4~8 ;
wire \datapath|Mult1|auto_generated|mac_out4~9 ;
wire \datapath|Mult1|auto_generated|mac_out4~10 ;
wire \datapath|Mult1|auto_generated|mac_out4~11 ;
wire \datapath|Mult1|auto_generated|mac_out4~12 ;
wire \datapath|Mult1|auto_generated|mac_out4~13 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \datapath|Mult1|auto_generated|mac_out2~0 ;
wire \datapath|Mult1|auto_generated|mac_out2~1 ;
wire \datapath|Mult1|auto_generated|op_1~0_combout ;
wire \datapath|Mult1|auto_generated|op_1~8_combout ;
wire \datapath|Mult1|auto_generated|op_1~10_combout ;
wire \datapath|Mult1|auto_generated|op_1~12_combout ;
wire \datapath|Mult1|auto_generated|op_1~16_combout ;
wire \datapath|Mult1|auto_generated|op_1~26_combout ;
wire \datapath|Add0~6_combout ;
wire \datapath|Add0~8_combout ;
wire \datapath|Add0~10_combout ;
wire \datapath|Add0~16_combout ;
wire \datapath|Add0~28_combout ;
wire \datapath|Mult0|auto_generated|op_1~30_combout ;
wire \datapath|Mult1|auto_generated|op_1~32_combout ;
wire \datapath|Mult0|auto_generated|op_1~34_combout ;
wire \datapath|Mult0|auto_generated|op_1~36_combout ;
wire \datapath|Mult0|auto_generated|op_1~38_combout ;
wire \datapath|Mult1|auto_generated|op_1~40_combout ;
wire \~GND~combout ;
wire \datapath|Mult1|auto_generated|mac_mult3~dataout ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT19 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT20 ;
wire \datapath|Mult1|auto_generated|mac_mult3~DATAOUT21 ;
wire \datapath|Mult1|auto_generated|mac_mult3~0 ;
wire \datapath|Mult1|auto_generated|mac_mult3~1 ;
wire \datapath|Mult1|auto_generated|mac_mult3~2 ;
wire \datapath|Mult1|auto_generated|mac_mult3~3 ;
wire \datapath|Mult1|auto_generated|mac_mult3~4 ;
wire \datapath|Mult1|auto_generated|mac_mult3~5 ;
wire \datapath|Mult1|auto_generated|mac_mult3~6 ;
wire \datapath|Mult1|auto_generated|mac_mult3~7 ;
wire \datapath|Mult1|auto_generated|mac_mult3~8 ;
wire \datapath|Mult1|auto_generated|mac_mult3~9 ;
wire \datapath|Mult1|auto_generated|mac_mult3~10 ;
wire \datapath|Mult1|auto_generated|mac_mult3~11 ;
wire \datapath|Mult1|auto_generated|mac_mult3~12 ;
wire \datapath|Mult1|auto_generated|mac_mult3~13 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \datapath|Mult1|auto_generated|mac_mult1~dataout ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \datapath|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \datapath|Mult1|auto_generated|mac_mult1~0 ;
wire \datapath|Mult1|auto_generated|mac_mult1~1 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \datapath|Mult1|auto_generated|mac_out4~dataout ;
wire \datapath|Mult1|auto_generated|op_1~1 ;
wire \datapath|Mult1|auto_generated|op_1~3 ;
wire \datapath|Mult1|auto_generated|op_1~5 ;
wire \datapath|Mult1|auto_generated|op_1~7 ;
wire \datapath|Mult1|auto_generated|op_1~9 ;
wire \datapath|Mult1|auto_generated|op_1~11 ;
wire \datapath|Mult1|auto_generated|op_1~13 ;
wire \datapath|Mult1|auto_generated|op_1~15 ;
wire \datapath|Mult1|auto_generated|op_1~17 ;
wire \datapath|Mult1|auto_generated|op_1~19 ;
wire \datapath|Mult1|auto_generated|op_1~21 ;
wire \datapath|Mult1|auto_generated|op_1~23 ;
wire \datapath|Mult1|auto_generated|op_1~25 ;
wire \datapath|Mult1|auto_generated|op_1~27 ;
wire \datapath|Mult1|auto_generated|op_1~28_combout ;
wire \datapath|Mult0|auto_generated|mac_mult3~dataout ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \datapath|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \datapath|Mult0|auto_generated|mac_mult3~0 ;
wire \datapath|Mult0|auto_generated|mac_mult3~1 ;
wire \datapath|Mult0|auto_generated|mac_mult3~2 ;
wire \datapath|Mult0|auto_generated|mac_mult3~3 ;
wire \datapath|Mult0|auto_generated|mac_mult3~4 ;
wire \datapath|Mult0|auto_generated|mac_mult3~5 ;
wire \datapath|Mult0|auto_generated|mac_mult3~6 ;
wire \datapath|Mult0|auto_generated|mac_mult3~7 ;
wire \datapath|Mult0|auto_generated|mac_mult3~8 ;
wire \datapath|Mult0|auto_generated|mac_mult3~9 ;
wire \datapath|Mult0|auto_generated|mac_mult3~10 ;
wire \datapath|Mult0|auto_generated|mac_mult3~11 ;
wire \datapath|Mult0|auto_generated|mac_mult3~12 ;
wire \datapath|Mult0|auto_generated|mac_mult3~13 ;
wire \datapath|Mult0|auto_generated|mac_mult3~14 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \datapath|Mult0|auto_generated|mac_mult1~dataout ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \datapath|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \datapath|Mult0|auto_generated|mac_mult1~0 ;
wire \datapath|Mult0|auto_generated|mac_mult1~1 ;
wire \datapath|Mult0|auto_generated|mac_mult1~2 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \datapath|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \datapath|Mult0|auto_generated|mac_out4~dataout ;
wire \datapath|Mult0|auto_generated|op_1~1 ;
wire \datapath|Mult0|auto_generated|op_1~3 ;
wire \datapath|Mult0|auto_generated|op_1~5 ;
wire \datapath|Mult0|auto_generated|op_1~7 ;
wire \datapath|Mult0|auto_generated|op_1~9 ;
wire \datapath|Mult0|auto_generated|op_1~11 ;
wire \datapath|Mult0|auto_generated|op_1~13 ;
wire \datapath|Mult0|auto_generated|op_1~15 ;
wire \datapath|Mult0|auto_generated|op_1~17 ;
wire \datapath|Mult0|auto_generated|op_1~19 ;
wire \datapath|Mult0|auto_generated|op_1~21 ;
wire \datapath|Mult0|auto_generated|op_1~23 ;
wire \datapath|Mult0|auto_generated|op_1~25 ;
wire \datapath|Mult0|auto_generated|op_1~26_combout ;
wire \datapath|Mult1|auto_generated|op_1~24_combout ;
wire \datapath|Mult1|auto_generated|op_1~22_combout ;
wire \datapath|Mult1|auto_generated|op_1~20_combout ;
wire \datapath|Mult1|auto_generated|op_1~18_combout ;
wire \datapath|Mult0|auto_generated|op_1~16_combout ;
wire \datapath|Mult1|auto_generated|op_1~14_combout ;
wire \datapath|Mult0|auto_generated|op_1~12_combout ;
wire \datapath|Mult0|auto_generated|op_1~10_combout ;
wire \datapath|Mult0|auto_generated|op_1~8_combout ;
wire \datapath|Mult1|auto_generated|op_1~6_combout ;
wire \datapath|Mult1|auto_generated|op_1~4_combout ;
wire \datapath|Mult1|auto_generated|op_1~2_combout ;
wire \datapath|Mult0|auto_generated|op_1~0_combout ;
wire \datapath|Add0~1 ;
wire \datapath|Add0~3 ;
wire \datapath|Add0~5 ;
wire \datapath|Add0~7 ;
wire \datapath|Add0~9 ;
wire \datapath|Add0~11 ;
wire \datapath|Add0~13 ;
wire \datapath|Add0~15 ;
wire \datapath|Add0~17 ;
wire \datapath|Add0~19 ;
wire \datapath|Add0~21 ;
wire \datapath|Add0~23 ;
wire \datapath|Add0~25 ;
wire \datapath|Add0~27 ;
wire \datapath|Add0~29 ;
wire \datapath|Add0~30_combout ;
wire \datapath|Mult2|auto_generated|mac_mult3~dataout ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT1 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT2 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT3 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT4 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT5 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT6 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT7 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT8 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT9 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT10 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT11 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT12 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT13 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT14 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT15 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT16 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT17 ;
wire \datapath|Mult2|auto_generated|mac_mult3~DATAOUT18 ;
wire \datapath|Mult2|auto_generated|mac_mult3~0 ;
wire \datapath|Mult2|auto_generated|mac_mult3~1 ;
wire \datapath|Mult2|auto_generated|mac_mult3~2 ;
wire \datapath|Mult2|auto_generated|mac_mult3~3 ;
wire \datapath|Mult2|auto_generated|mac_mult3~4 ;
wire \datapath|Mult2|auto_generated|mac_mult3~5 ;
wire \datapath|Mult2|auto_generated|mac_mult3~6 ;
wire \datapath|Mult2|auto_generated|mac_mult3~7 ;
wire \datapath|Mult2|auto_generated|mac_mult3~8 ;
wire \datapath|Mult2|auto_generated|mac_mult3~9 ;
wire \datapath|Mult2|auto_generated|mac_mult3~10 ;
wire \datapath|Mult2|auto_generated|mac_mult3~11 ;
wire \datapath|Mult2|auto_generated|mac_mult3~12 ;
wire \datapath|Mult2|auto_generated|mac_mult3~13 ;
wire \datapath|Mult2|auto_generated|mac_mult3~14 ;
wire \datapath|Mult2|auto_generated|mac_mult3~15 ;
wire \datapath|Mult2|auto_generated|mac_mult3~16 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT14 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT13 ;
wire \datapath|Mult2|auto_generated|mac_mult1~dataout ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT1 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT2 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT3 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT4 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT5 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT6 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT7 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT8 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT9 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT10 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT11 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT12 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT13 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT14 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT15 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT16 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT17 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT18 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT19 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT20 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT21 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT22 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT23 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT24 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT25 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT26 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT27 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT28 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT29 ;
wire \datapath|Mult2|auto_generated|mac_mult1~DATAOUT30 ;
wire \datapath|Mult2|auto_generated|mac_mult1~0 ;
wire \datapath|Mult2|auto_generated|mac_mult1~1 ;
wire \datapath|Mult2|auto_generated|mac_mult1~2 ;
wire \datapath|Mult2|auto_generated|mac_mult1~3 ;
wire \datapath|Mult2|auto_generated|mac_mult1~4 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT30 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT11 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT28 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT27 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT26 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT25 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT24 ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT5 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT22 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT21 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT20 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT19 ;
wire \datapath|Mult2|auto_generated|mac_out2~DATAOUT18 ;
wire \datapath|Mult2|auto_generated|op_1~1 ;
wire \datapath|Mult2|auto_generated|op_1~3 ;
wire \datapath|Mult2|auto_generated|op_1~5 ;
wire \datapath|Mult2|auto_generated|op_1~7 ;
wire \datapath|Mult2|auto_generated|op_1~9 ;
wire \datapath|Mult2|auto_generated|op_1~11 ;
wire \datapath|Mult2|auto_generated|op_1~13 ;
wire \datapath|Mult2|auto_generated|op_1~15 ;
wire \datapath|Mult2|auto_generated|op_1~17 ;
wire \datapath|Mult2|auto_generated|op_1~19 ;
wire \datapath|Mult2|auto_generated|op_1~21 ;
wire \datapath|Mult2|auto_generated|op_1~23 ;
wire \datapath|Mult2|auto_generated|op_1~25 ;
wire \datapath|Mult2|auto_generated|op_1~27 ;
wire \datapath|Mult2|auto_generated|op_1~28_combout ;
wire \datapath|Mult2|auto_generated|op_1~26_combout ;
wire \datapath|Add0~26_combout ;
wire \datapath|Add0~24_combout ;
wire \datapath|Add0~22_combout ;
wire \datapath|Add0~20_combout ;
wire \datapath|Add0~18_combout ;
wire \datapath|Mult2|auto_generated|op_1~14_combout ;
wire \datapath|Add0~14_combout ;
wire \datapath|Add0~12_combout ;
wire \datapath|Mult2|auto_generated|op_1~8_combout ;
wire \datapath|Mult2|auto_generated|op_1~6_combout ;
wire \datapath|Mult2|auto_generated|op_1~4_combout ;
wire \datapath|Add0~4_combout ;
wire \datapath|Add0~2_combout ;
wire \datapath|Add0~0_combout ;
wire \datapath|Add1~1_cout ;
wire \datapath|Add1~3_cout ;
wire \datapath|Add1~5_cout ;
wire \datapath|Add1~7_cout ;
wire \datapath|Add1~9_cout ;
wire \datapath|Add1~11_cout ;
wire \datapath|Add1~13_cout ;
wire \datapath|Add1~15_cout ;
wire \datapath|Add1~17_cout ;
wire \datapath|Add1~19_cout ;
wire \datapath|Add1~21_cout ;
wire \datapath|Add1~23_cout ;
wire \datapath|Add1~25_cout ;
wire \datapath|Add1~27_cout ;
wire \datapath|Add1~29_cout ;
wire \datapath|Add1~31_cout ;
wire \datapath|Add1~32_combout ;
wire \clk~combout ;
wire \reset~combout ;
wire \controller|current_state~0_combout ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT15 ;
wire \datapath|Mult2|auto_generated|op_1~29 ;
wire \datapath|Mult2|auto_generated|op_1~30_combout ;
wire \datapath|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \datapath|Mult1|auto_generated|op_1~29 ;
wire \datapath|Mult1|auto_generated|op_1~30_combout ;
wire \datapath|Add0~31 ;
wire \datapath|Add0~32_combout ;
wire \datapath|Add1~33 ;
wire \datapath|Add1~34_combout ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \datapath|Mult0|auto_generated|op_1~27 ;
wire \datapath|Mult0|auto_generated|op_1~29 ;
wire \datapath|Mult0|auto_generated|op_1~31 ;
wire \datapath|Mult0|auto_generated|op_1~32_combout ;
wire \datapath|Add0~33 ;
wire \datapath|Add0~34_combout ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT16 ;
wire \datapath|Mult2|auto_generated|op_1~31 ;
wire \datapath|Mult2|auto_generated|op_1~32_combout ;
wire \datapath|Add1~35 ;
wire \datapath|Add1~36_combout ;
wire \datapath|Mult2|auto_generated|op_1~33 ;
wire \datapath|Mult2|auto_generated|op_1~34_combout ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \datapath|Mult1|auto_generated|op_1~31 ;
wire \datapath|Mult1|auto_generated|op_1~33 ;
wire \datapath|Mult1|auto_generated|op_1~34_combout ;
wire \datapath|Add0~35 ;
wire \datapath|Add0~36_combout ;
wire \datapath|Add1~37 ;
wire \datapath|Add1~38_combout ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \datapath|Mult1|auto_generated|op_1~35 ;
wire \datapath|Mult1|auto_generated|op_1~36_combout ;
wire \datapath|Add0~37 ;
wire \datapath|Add0~38_combout ;
wire \datapath|Mult2|auto_generated|mac_out4~DATAOUT18 ;
wire \datapath|Mult2|auto_generated|op_1~35 ;
wire \datapath|Mult2|auto_generated|op_1~36_combout ;
wire \datapath|Add1~39 ;
wire \datapath|Add1~40_combout ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT19 ;
wire \datapath|Mult1|auto_generated|op_1~37 ;
wire \datapath|Mult1|auto_generated|op_1~38_combout ;
wire \datapath|Add0~39 ;
wire \datapath|Add0~40_combout ;
wire \datapath|Add1~41 ;
wire \datapath|Add1~42_combout ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \datapath|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \datapath|Mult0|auto_generated|op_1~33 ;
wire \datapath|Mult0|auto_generated|op_1~35 ;
wire \datapath|Mult0|auto_generated|op_1~37 ;
wire \datapath|Mult0|auto_generated|op_1~39 ;
wire \datapath|Mult0|auto_generated|op_1~40_combout ;
wire \datapath|Add0~41 ;
wire \datapath|Add0~42_combout ;
wire \datapath|Add1~43 ;
wire \datapath|Add1~44_combout ;
wire \datapath|Mult1|auto_generated|mac_out4~DATAOUT21 ;
wire \datapath|Mult1|auto_generated|op_1~39 ;
wire \datapath|Mult1|auto_generated|op_1~41 ;
wire \datapath|Mult1|auto_generated|op_1~42_combout ;
wire \datapath|Add0~43 ;
wire \datapath|Add0~44_combout ;
wire \datapath|Add1~45 ;
wire \datapath|Add1~46_combout ;
wire [40:0] \datapath|Mult1|auto_generated|w201w ;
wire [2:0] \controller|current_state ;
wire [7:0] \R~combout ;
wire [7:0] \G~combout ;
wire [7:0] \B~combout ;
wire [39:0] \datapath|Mult0|auto_generated|w195w ;
wire [37:0] \datapath|Mult2|auto_generated|w183w ;

wire [35:0] \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;

assign \datapath|Mult2|auto_generated|mac_out4~0  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [0];
assign \datapath|Mult2|auto_generated|mac_out4~1  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [1];
assign \datapath|Mult2|auto_generated|mac_out4~2  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [2];
assign \datapath|Mult2|auto_generated|mac_out4~3  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [3];
assign \datapath|Mult2|auto_generated|mac_out4~4  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [4];
assign \datapath|Mult2|auto_generated|mac_out4~5  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [5];
assign \datapath|Mult2|auto_generated|mac_out4~6  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [6];
assign \datapath|Mult2|auto_generated|mac_out4~7  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [7];
assign \datapath|Mult2|auto_generated|mac_out4~8  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [8];
assign \datapath|Mult2|auto_generated|mac_out4~9  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [9];
assign \datapath|Mult2|auto_generated|mac_out4~10  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [10];
assign \datapath|Mult2|auto_generated|mac_out4~11  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [11];
assign \datapath|Mult2|auto_generated|mac_out4~12  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [12];
assign \datapath|Mult2|auto_generated|mac_out4~13  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [13];
assign \datapath|Mult2|auto_generated|mac_out4~14  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [14];
assign \datapath|Mult2|auto_generated|mac_out4~15  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [15];
assign \datapath|Mult2|auto_generated|mac_out4~16  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [16];
assign \datapath|Mult2|auto_generated|mac_out4~dataout  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [17];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT1  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [18];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT2  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [19];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT3  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [20];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT4  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [21];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT5  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [22];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT6  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [23];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT7  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [24];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT8  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [25];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT9  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [26];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT10  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [27];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT11  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [28];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT12  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [29];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT13  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [30];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT14  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [31];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT15  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [32];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT16  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [33];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT17  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [34];
assign \datapath|Mult2|auto_generated|mac_out4~DATAOUT18  = \datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus [35];

assign \datapath|Mult2|auto_generated|mac_out2~0  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [0];
assign \datapath|Mult2|auto_generated|mac_out2~1  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [1];
assign \datapath|Mult2|auto_generated|mac_out2~2  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [2];
assign \datapath|Mult2|auto_generated|mac_out2~3  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [3];
assign \datapath|Mult2|auto_generated|mac_out2~4  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [4];
assign \datapath|Mult2|auto_generated|w183w [0] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [5];
assign \datapath|Mult2|auto_generated|w183w [1] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [6];
assign \datapath|Mult2|auto_generated|w183w [2] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [7];
assign \datapath|Mult2|auto_generated|w183w [3] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [8];
assign \datapath|Mult2|auto_generated|w183w [4] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [9];
assign \datapath|Mult2|auto_generated|w183w [5] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [10];
assign \datapath|Mult2|auto_generated|w183w [6] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [11];
assign \datapath|Mult2|auto_generated|w183w [7] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [12];
assign \datapath|Mult2|auto_generated|w183w [8] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [13];
assign \datapath|Mult2|auto_generated|w183w [9] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [14];
assign \datapath|Mult2|auto_generated|w183w [10] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [15];
assign \datapath|Mult2|auto_generated|w183w [11] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [16];
assign \datapath|Mult2|auto_generated|w183w [12] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [17];
assign \datapath|Mult2|auto_generated|w183w [13] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [18];
assign \datapath|Mult2|auto_generated|w183w [14] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [19];
assign \datapath|Mult2|auto_generated|w183w [15] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [20];
assign \datapath|Mult2|auto_generated|w183w [16] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [21];
assign \datapath|Mult2|auto_generated|w183w [17] = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [22];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT18  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [23];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT19  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [24];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT20  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [25];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT21  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [26];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT22  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [27];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT23  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [28];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT24  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [29];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT25  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [30];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT26  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [31];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT27  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [32];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT28  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [33];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT29  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [34];
assign \datapath|Mult2|auto_generated|mac_out2~DATAOUT30  = \datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus [35];

assign \datapath|Mult0|auto_generated|mac_out4~0  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \datapath|Mult0|auto_generated|mac_out4~1  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \datapath|Mult0|auto_generated|mac_out4~2  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \datapath|Mult0|auto_generated|mac_out4~3  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \datapath|Mult0|auto_generated|mac_out4~4  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \datapath|Mult0|auto_generated|mac_out4~5  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \datapath|Mult0|auto_generated|mac_out4~6  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \datapath|Mult0|auto_generated|mac_out4~7  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \datapath|Mult0|auto_generated|mac_out4~8  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \datapath|Mult0|auto_generated|mac_out4~9  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \datapath|Mult0|auto_generated|mac_out4~10  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \datapath|Mult0|auto_generated|mac_out4~11  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \datapath|Mult0|auto_generated|mac_out4~12  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \datapath|Mult0|auto_generated|mac_out4~13  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \datapath|Mult0|auto_generated|mac_out4~14  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \datapath|Mult0|auto_generated|mac_out4~dataout  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT1  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT2  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT3  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT4  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT5  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT6  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT7  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT8  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT9  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT10  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT11  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT12  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT13  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT14  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT15  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT16  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT17  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT18  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT19  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \datapath|Mult0|auto_generated|mac_out4~DATAOUT20  = \datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \datapath|Mult0|auto_generated|mac_out2~0  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \datapath|Mult0|auto_generated|mac_out2~1  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \datapath|Mult0|auto_generated|mac_out2~2  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \datapath|Mult0|auto_generated|w195w [0] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \datapath|Mult0|auto_generated|w195w [1] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \datapath|Mult0|auto_generated|w195w [2] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \datapath|Mult0|auto_generated|w195w [3] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \datapath|Mult0|auto_generated|w195w [4] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \datapath|Mult0|auto_generated|w195w [5] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \datapath|Mult0|auto_generated|w195w [6] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \datapath|Mult0|auto_generated|w195w [7] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \datapath|Mult0|auto_generated|w195w [8] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \datapath|Mult0|auto_generated|w195w [9] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \datapath|Mult0|auto_generated|w195w [10] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \datapath|Mult0|auto_generated|w195w [11] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \datapath|Mult0|auto_generated|w195w [12] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \datapath|Mult0|auto_generated|w195w [13] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \datapath|Mult0|auto_generated|w195w [14] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \datapath|Mult0|auto_generated|w195w [15] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \datapath|Mult0|auto_generated|w195w [16] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \datapath|Mult0|auto_generated|w195w [17] = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT18  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT19  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT20  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT21  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT22  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT23  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT24  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT25  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT26  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT27  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT28  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT29  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT30  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT31  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \datapath|Mult0|auto_generated|mac_out2~DATAOUT32  = \datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \datapath|Mult1|auto_generated|mac_out4~0  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \datapath|Mult1|auto_generated|mac_out4~1  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \datapath|Mult1|auto_generated|mac_out4~2  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \datapath|Mult1|auto_generated|mac_out4~3  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \datapath|Mult1|auto_generated|mac_out4~4  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \datapath|Mult1|auto_generated|mac_out4~5  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \datapath|Mult1|auto_generated|mac_out4~6  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \datapath|Mult1|auto_generated|mac_out4~7  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \datapath|Mult1|auto_generated|mac_out4~8  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \datapath|Mult1|auto_generated|mac_out4~9  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \datapath|Mult1|auto_generated|mac_out4~10  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \datapath|Mult1|auto_generated|mac_out4~11  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \datapath|Mult1|auto_generated|mac_out4~12  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \datapath|Mult1|auto_generated|mac_out4~13  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \datapath|Mult1|auto_generated|mac_out4~dataout  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT1  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT2  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT3  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT4  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT5  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT6  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT7  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT8  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT9  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT10  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT11  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT12  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT13  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT14  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT15  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT16  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT17  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT18  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT19  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT20  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \datapath|Mult1|auto_generated|mac_out4~DATAOUT21  = \datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \datapath|Mult1|auto_generated|mac_out2~0  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \datapath|Mult1|auto_generated|mac_out2~1  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \datapath|Mult1|auto_generated|w201w [0] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \datapath|Mult1|auto_generated|w201w [1] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \datapath|Mult1|auto_generated|w201w [2] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \datapath|Mult1|auto_generated|w201w [3] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \datapath|Mult1|auto_generated|w201w [4] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \datapath|Mult1|auto_generated|w201w [5] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \datapath|Mult1|auto_generated|w201w [6] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \datapath|Mult1|auto_generated|w201w [7] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \datapath|Mult1|auto_generated|w201w [8] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \datapath|Mult1|auto_generated|w201w [9] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \datapath|Mult1|auto_generated|w201w [10] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \datapath|Mult1|auto_generated|w201w [11] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \datapath|Mult1|auto_generated|w201w [12] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \datapath|Mult1|auto_generated|w201w [13] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \datapath|Mult1|auto_generated|w201w [14] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \datapath|Mult1|auto_generated|w201w [15] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \datapath|Mult1|auto_generated|w201w [16] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \datapath|Mult1|auto_generated|w201w [17] = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT18  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT19  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT20  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT21  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT22  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT23  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT24  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT25  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT26  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT27  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT28  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT29  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT30  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT31  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT32  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \datapath|Mult1|auto_generated|mac_out2~DATAOUT33  = \datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \datapath|Mult2|auto_generated|mac_mult3~0  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \datapath|Mult2|auto_generated|mac_mult3~1  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \datapath|Mult2|auto_generated|mac_mult3~2  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \datapath|Mult2|auto_generated|mac_mult3~3  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \datapath|Mult2|auto_generated|mac_mult3~4  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \datapath|Mult2|auto_generated|mac_mult3~5  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \datapath|Mult2|auto_generated|mac_mult3~6  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \datapath|Mult2|auto_generated|mac_mult3~7  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \datapath|Mult2|auto_generated|mac_mult3~8  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \datapath|Mult2|auto_generated|mac_mult3~9  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \datapath|Mult2|auto_generated|mac_mult3~10  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \datapath|Mult2|auto_generated|mac_mult3~11  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \datapath|Mult2|auto_generated|mac_mult3~12  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \datapath|Mult2|auto_generated|mac_mult3~13  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \datapath|Mult2|auto_generated|mac_mult3~14  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \datapath|Mult2|auto_generated|mac_mult3~15  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \datapath|Mult2|auto_generated|mac_mult3~16  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \datapath|Mult2|auto_generated|mac_mult3~dataout  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT1  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT2  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT3  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT4  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT5  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT6  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT7  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT8  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT9  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT10  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT11  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT12  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT13  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT14  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT15  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT16  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT17  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \datapath|Mult2|auto_generated|mac_mult3~DATAOUT18  = \datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \datapath|Mult2|auto_generated|mac_mult1~0  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \datapath|Mult2|auto_generated|mac_mult1~1  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \datapath|Mult2|auto_generated|mac_mult1~2  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \datapath|Mult2|auto_generated|mac_mult1~3  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \datapath|Mult2|auto_generated|mac_mult1~4  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \datapath|Mult2|auto_generated|mac_mult1~dataout  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT1  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT2  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT3  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT4  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT5  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT6  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT7  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT8  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT9  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT10  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT11  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT12  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT13  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT14  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT15  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT16  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT17  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT18  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT19  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT20  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT21  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT22  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT23  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT24  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT25  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT26  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT27  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT28  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT29  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \datapath|Mult2|auto_generated|mac_mult1~DATAOUT30  = \datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \datapath|Mult0|auto_generated|mac_mult3~0  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \datapath|Mult0|auto_generated|mac_mult3~1  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \datapath|Mult0|auto_generated|mac_mult3~2  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \datapath|Mult0|auto_generated|mac_mult3~3  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \datapath|Mult0|auto_generated|mac_mult3~4  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \datapath|Mult0|auto_generated|mac_mult3~5  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \datapath|Mult0|auto_generated|mac_mult3~6  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \datapath|Mult0|auto_generated|mac_mult3~7  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \datapath|Mult0|auto_generated|mac_mult3~8  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \datapath|Mult0|auto_generated|mac_mult3~9  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \datapath|Mult0|auto_generated|mac_mult3~10  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \datapath|Mult0|auto_generated|mac_mult3~11  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \datapath|Mult0|auto_generated|mac_mult3~12  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \datapath|Mult0|auto_generated|mac_mult3~13  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \datapath|Mult0|auto_generated|mac_mult3~14  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \datapath|Mult0|auto_generated|mac_mult3~dataout  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT1  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT2  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT3  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT4  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT5  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT6  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT7  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT8  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT9  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT10  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT11  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT12  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT13  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT14  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT15  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT16  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT17  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT18  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT19  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \datapath|Mult0|auto_generated|mac_mult3~DATAOUT20  = \datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \datapath|Mult0|auto_generated|mac_mult1~0  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \datapath|Mult0|auto_generated|mac_mult1~1  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \datapath|Mult0|auto_generated|mac_mult1~2  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \datapath|Mult0|auto_generated|mac_mult1~dataout  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT1  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT2  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT3  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT4  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT5  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT6  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT7  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT8  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT9  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT10  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT11  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT12  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT13  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT14  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT15  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT16  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT17  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT18  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT19  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT20  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT21  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT22  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT23  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT24  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT25  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT26  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT27  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT28  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT29  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT30  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT31  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \datapath|Mult0|auto_generated|mac_mult1~DATAOUT32  = \datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \datapath|Mult1|auto_generated|mac_mult3~0  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \datapath|Mult1|auto_generated|mac_mult3~1  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \datapath|Mult1|auto_generated|mac_mult3~2  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \datapath|Mult1|auto_generated|mac_mult3~3  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \datapath|Mult1|auto_generated|mac_mult3~4  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \datapath|Mult1|auto_generated|mac_mult3~5  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \datapath|Mult1|auto_generated|mac_mult3~6  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \datapath|Mult1|auto_generated|mac_mult3~7  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \datapath|Mult1|auto_generated|mac_mult3~8  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \datapath|Mult1|auto_generated|mac_mult3~9  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \datapath|Mult1|auto_generated|mac_mult3~10  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \datapath|Mult1|auto_generated|mac_mult3~11  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \datapath|Mult1|auto_generated|mac_mult3~12  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \datapath|Mult1|auto_generated|mac_mult3~13  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \datapath|Mult1|auto_generated|mac_mult3~dataout  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT1  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT2  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT3  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT4  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT5  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT6  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT7  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT8  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT9  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT10  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT11  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT12  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT13  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT14  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT15  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT16  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT17  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT18  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT19  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT20  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \datapath|Mult1|auto_generated|mac_mult3~DATAOUT21  = \datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \datapath|Mult1|auto_generated|mac_mult1~0  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \datapath|Mult1|auto_generated|mac_mult1~1  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \datapath|Mult1|auto_generated|mac_mult1~dataout  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT1  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT2  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT3  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT4  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT5  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT6  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT7  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT8  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT9  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT10  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT11  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT12  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT13  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT14  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT15  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT16  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT17  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT18  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT19  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT20  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT21  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT22  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT23  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT24  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT25  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT26  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT27  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT28  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT29  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT30  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT31  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT32  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \datapath|Mult1|auto_generated|mac_mult1~DATAOUT33  = \datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: DSPOUT_X39_Y25_N2
cycloneii_mac_out \datapath|Mult2|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult2|auto_generated|mac_mult3~DATAOUT18 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT17 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT16 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT15 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT14 ,
\datapath|Mult2|auto_generated|mac_mult3~DATAOUT13 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT12 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT11 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT10 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT9 ,
\datapath|Mult2|auto_generated|mac_mult3~DATAOUT8 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT7 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT6 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT5 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT4 ,
\datapath|Mult2|auto_generated|mac_mult3~DATAOUT3 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT2 ,\datapath|Mult2|auto_generated|mac_mult3~DATAOUT1 ,\datapath|Mult2|auto_generated|mac_mult3~dataout ,\datapath|Mult2|auto_generated|mac_mult3~16 ,
\datapath|Mult2|auto_generated|mac_mult3~15 ,\datapath|Mult2|auto_generated|mac_mult3~14 ,\datapath|Mult2|auto_generated|mac_mult3~13 ,\datapath|Mult2|auto_generated|mac_mult3~12 ,\datapath|Mult2|auto_generated|mac_mult3~11 ,
\datapath|Mult2|auto_generated|mac_mult3~10 ,\datapath|Mult2|auto_generated|mac_mult3~9 ,\datapath|Mult2|auto_generated|mac_mult3~8 ,\datapath|Mult2|auto_generated|mac_mult3~7 ,\datapath|Mult2|auto_generated|mac_mult3~6 ,
\datapath|Mult2|auto_generated|mac_mult3~5 ,\datapath|Mult2|auto_generated|mac_mult3~4 ,\datapath|Mult2|auto_generated|mac_mult3~3 ,\datapath|Mult2|auto_generated|mac_mult3~2 ,\datapath|Mult2|auto_generated|mac_mult3~1 ,
\datapath|Mult2|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult2|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|mac_out4 .dataa_width = 36;
defparam \datapath|Mult2|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y26_N2
cycloneii_mac_out \datapath|Mult2|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult2|auto_generated|mac_mult1~DATAOUT30 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT29 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT28 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT27 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT26 ,
\datapath|Mult2|auto_generated|mac_mult1~DATAOUT25 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT24 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT23 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT22 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT21 ,
\datapath|Mult2|auto_generated|mac_mult1~DATAOUT20 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT19 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT18 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT17 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT16 ,
\datapath|Mult2|auto_generated|mac_mult1~DATAOUT15 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT14 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT13 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT12 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT11 ,
\datapath|Mult2|auto_generated|mac_mult1~DATAOUT10 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT9 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT8 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT7 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT6 ,
\datapath|Mult2|auto_generated|mac_mult1~DATAOUT5 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT4 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT3 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT2 ,\datapath|Mult2|auto_generated|mac_mult1~DATAOUT1 ,
\datapath|Mult2|auto_generated|mac_mult1~dataout ,\datapath|Mult2|auto_generated|mac_mult1~4 ,\datapath|Mult2|auto_generated|mac_mult1~3 ,\datapath|Mult2|auto_generated|mac_mult1~2 ,\datapath|Mult2|auto_generated|mac_mult1~1 ,
\datapath|Mult2|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult2|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|mac_out2 .dataa_width = 36;
defparam \datapath|Mult2|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~0 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~0_combout  = (\datapath|Mult2|auto_generated|mac_out4~dataout  & (\datapath|Mult2|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\datapath|Mult2|auto_generated|mac_out4~dataout  & 
// (\datapath|Mult2|auto_generated|mac_out2~DATAOUT18  & VCC))
// \datapath|Mult2|auto_generated|op_1~1  = CARRY((\datapath|Mult2|auto_generated|mac_out4~dataout  & \datapath|Mult2|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~dataout ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|Mult2|auto_generated|op_1~0_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \datapath|Mult2|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~2 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~2_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT1  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT19  & (\datapath|Mult2|auto_generated|op_1~1  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT19  & (!\datapath|Mult2|auto_generated|op_1~1 )))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT1  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT19  & (!\datapath|Mult2|auto_generated|op_1~1 )) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT19  & ((\datapath|Mult2|auto_generated|op_1~1 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~3  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT1  & (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT19  & !\datapath|Mult2|auto_generated|op_1~1 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT1  & 
// ((!\datapath|Mult2|auto_generated|op_1~1 ) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~1 ),
	.combout(\datapath|Mult2|auto_generated|op_1~2_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~10 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~10_combout  = (\datapath|Mult2|auto_generated|mac_out2~DATAOUT23  & ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT5  & (\datapath|Mult2|auto_generated|op_1~9  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT5  & (!\datapath|Mult2|auto_generated|op_1~9 )))) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT23  & ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT5  & (!\datapath|Mult2|auto_generated|op_1~9 )) # 
// (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT5  & ((\datapath|Mult2|auto_generated|op_1~9 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~11  = CARRY((\datapath|Mult2|auto_generated|mac_out2~DATAOUT23  & (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT5  & !\datapath|Mult2|auto_generated|op_1~9 )) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT23  & 
// ((!\datapath|Mult2|auto_generated|op_1~9 ) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~9 ),
	.combout(\datapath|Mult2|auto_generated|op_1~10_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~12 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~12_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT6  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT24  $ (!\datapath|Mult2|auto_generated|op_1~11 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~13  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT6  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT24 ) # (!\datapath|Mult2|auto_generated|op_1~11 ))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT6  
// & (\datapath|Mult2|auto_generated|mac_out2~DATAOUT24  & !\datapath|Mult2|auto_generated|op_1~11 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~11 ),
	.combout(\datapath|Mult2|auto_generated|op_1~12_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~16 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~16_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT8  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT26  $ (!\datapath|Mult2|auto_generated|op_1~15 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~17  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT8  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT26 ) # (!\datapath|Mult2|auto_generated|op_1~15 ))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT8  
// & (\datapath|Mult2|auto_generated|mac_out2~DATAOUT26  & !\datapath|Mult2|auto_generated|op_1~15 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~15 ),
	.combout(\datapath|Mult2|auto_generated|op_1~16_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~18 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~18_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT27  & (\datapath|Mult2|auto_generated|op_1~17  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult2|auto_generated|op_1~17 )))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult2|auto_generated|op_1~17 )) 
// # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT27  & ((\datapath|Mult2|auto_generated|op_1~17 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~19  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT9  & (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT27  & !\datapath|Mult2|auto_generated|op_1~17 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT9  & 
// ((!\datapath|Mult2|auto_generated|op_1~17 ) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~17 ),
	.combout(\datapath|Mult2|auto_generated|op_1~18_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~20 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~20_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT10  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT28  $ (!\datapath|Mult2|auto_generated|op_1~19 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~21  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT10  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT28 ) # (!\datapath|Mult2|auto_generated|op_1~19 ))) # 
// (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT10  & (\datapath|Mult2|auto_generated|mac_out2~DATAOUT28  & !\datapath|Mult2|auto_generated|op_1~19 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~19 ),
	.combout(\datapath|Mult2|auto_generated|op_1~20_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~22 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~22_combout  = (\datapath|Mult2|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT11  & (\datapath|Mult2|auto_generated|op_1~21  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult2|auto_generated|op_1~21 )))) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult2|auto_generated|op_1~21 
// )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT11  & ((\datapath|Mult2|auto_generated|op_1~21 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~23  = CARRY((\datapath|Mult2|auto_generated|mac_out2~DATAOUT29  & (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT11  & !\datapath|Mult2|auto_generated|op_1~21 )) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT29  
// & ((!\datapath|Mult2|auto_generated|op_1~21 ) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~21 ),
	.combout(\datapath|Mult2|auto_generated|op_1~22_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~24 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~24_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT12  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT30  $ (!\datapath|Mult2|auto_generated|op_1~23 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~25  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT12  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT30 ) # (!\datapath|Mult2|auto_generated|op_1~23 ))) # 
// (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT12  & (\datapath|Mult2|auto_generated|mac_out2~DATAOUT30  & !\datapath|Mult2|auto_generated|op_1~23 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~23 ),
	.combout(\datapath|Mult2|auto_generated|op_1~24_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y27_N2
cycloneii_mac_out \datapath|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\datapath|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT11 ,
\datapath|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\datapath|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\datapath|Mult0|auto_generated|mac_mult3~DATAOUT1 ,
\datapath|Mult0|auto_generated|mac_mult3~dataout ,\datapath|Mult0|auto_generated|mac_mult3~14 ,\datapath|Mult0|auto_generated|mac_mult3~13 ,\datapath|Mult0|auto_generated|mac_mult3~12 ,\datapath|Mult0|auto_generated|mac_mult3~11 ,
\datapath|Mult0|auto_generated|mac_mult3~10 ,\datapath|Mult0|auto_generated|mac_mult3~9 ,\datapath|Mult0|auto_generated|mac_mult3~8 ,\datapath|Mult0|auto_generated|mac_mult3~7 ,\datapath|Mult0|auto_generated|mac_mult3~6 ,
\datapath|Mult0|auto_generated|mac_mult3~5 ,\datapath|Mult0|auto_generated|mac_mult3~4 ,\datapath|Mult0|auto_generated|mac_mult3~3 ,\datapath|Mult0|auto_generated|mac_mult3~2 ,\datapath|Mult0|auto_generated|mac_mult3~1 ,
\datapath|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \datapath|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y28_N2
cycloneii_mac_out \datapath|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\datapath|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\datapath|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\datapath|Mult0|auto_generated|mac_mult1~dataout ,\datapath|Mult0|auto_generated|mac_mult1~2 ,\datapath|Mult0|auto_generated|mac_mult1~1 ,
\datapath|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \datapath|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~2_combout  = (\datapath|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT1  & (\datapath|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\datapath|Mult0|auto_generated|op_1~1 )))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\datapath|Mult0|auto_generated|op_1~1 )) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\datapath|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~3  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT1  & !\datapath|Mult0|auto_generated|op_1~1 )) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\datapath|Mult0|auto_generated|op_1~1 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~1 ),
	.combout(\datapath|Mult0|auto_generated|op_1~2_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~4_combout  = ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\datapath|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\datapath|Mult0|auto_generated|op_1~3 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~5  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\datapath|Mult0|auto_generated|op_1~3 ))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\datapath|Mult0|auto_generated|mac_out2~DATAOUT20  & !\datapath|Mult0|auto_generated|op_1~3 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~3 ),
	.combout(\datapath|Mult0|auto_generated|op_1~4_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~6_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT21  & (\datapath|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult0|auto_generated|op_1~5 )))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult0|auto_generated|op_1~5 )) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\datapath|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~7  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT21  & !\datapath|Mult0|auto_generated|op_1~5 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\datapath|Mult0|auto_generated|op_1~5 ) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~5 ),
	.combout(\datapath|Mult0|auto_generated|op_1~6_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~14_combout  = (\datapath|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT7  & (\datapath|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\datapath|Mult0|auto_generated|op_1~13 )))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\datapath|Mult0|auto_generated|op_1~13 )) 
// # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\datapath|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~15  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT7  & !\datapath|Mult0|auto_generated|op_1~13 )) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\datapath|Mult0|auto_generated|op_1~13 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~13 ),
	.combout(\datapath|Mult0|auto_generated|op_1~14_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~18_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT27  & (\datapath|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult0|auto_generated|op_1~17 )))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult0|auto_generated|op_1~17 )) 
// # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\datapath|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~19  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT27  & !\datapath|Mult0|auto_generated|op_1~17 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((!\datapath|Mult0|auto_generated|op_1~17 ) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~17 ),
	.combout(\datapath|Mult0|auto_generated|op_1~18_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~20_combout  = ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\datapath|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\datapath|Mult0|auto_generated|op_1~19 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~21  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\datapath|Mult0|auto_generated|op_1~19 ))) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT10  & (\datapath|Mult0|auto_generated|mac_out2~DATAOUT28  & !\datapath|Mult0|auto_generated|op_1~19 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~19 ),
	.combout(\datapath|Mult0|auto_generated|op_1~20_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~22_combout  = (\datapath|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT11  & (\datapath|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult0|auto_generated|op_1~21 )))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult0|auto_generated|op_1~21 
// )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\datapath|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~23  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT11  & !\datapath|Mult0|auto_generated|op_1~21 )) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT29  
// & ((!\datapath|Mult0|auto_generated|op_1~21 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~21 ),
	.combout(\datapath|Mult0|auto_generated|op_1~22_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~24_combout  = ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\datapath|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\datapath|Mult0|auto_generated|op_1~23 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~25  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\datapath|Mult0|auto_generated|op_1~23 ))) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT30  & (\datapath|Mult0|auto_generated|mac_out4~DATAOUT12  & !\datapath|Mult0|auto_generated|op_1~23 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~23 ),
	.combout(\datapath|Mult0|auto_generated|op_1~24_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~28_combout  = ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\datapath|Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\datapath|Mult0|auto_generated|op_1~27 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~29  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\datapath|Mult0|auto_generated|op_1~27 ))) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT32  & (\datapath|Mult0|auto_generated|mac_out4~DATAOUT14  & !\datapath|Mult0|auto_generated|op_1~27 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~27 ),
	.combout(\datapath|Mult0|auto_generated|op_1~28_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y29_N2
cycloneii_mac_out \datapath|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult1|auto_generated|mac_mult3~DATAOUT21 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT20 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT19 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT17 ,
\datapath|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT14 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT12 ,
\datapath|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT9 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT7 ,
\datapath|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT4 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\datapath|Mult1|auto_generated|mac_mult3~DATAOUT2 ,
\datapath|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\datapath|Mult1|auto_generated|mac_mult3~dataout ,\datapath|Mult1|auto_generated|mac_mult3~13 ,\datapath|Mult1|auto_generated|mac_mult3~12 ,\datapath|Mult1|auto_generated|mac_mult3~11 ,
\datapath|Mult1|auto_generated|mac_mult3~10 ,\datapath|Mult1|auto_generated|mac_mult3~9 ,\datapath|Mult1|auto_generated|mac_mult3~8 ,\datapath|Mult1|auto_generated|mac_mult3~7 ,\datapath|Mult1|auto_generated|mac_mult3~6 ,
\datapath|Mult1|auto_generated|mac_mult3~5 ,\datapath|Mult1|auto_generated|mac_mult3~4 ,\datapath|Mult1|auto_generated|mac_mult3~3 ,\datapath|Mult1|auto_generated|mac_mult3~2 ,\datapath|Mult1|auto_generated|mac_mult3~1 ,
\datapath|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \datapath|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y30_N2
cycloneii_mac_out \datapath|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datapath|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT29 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT26 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT24 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT19 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT9 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\datapath|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\datapath|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\datapath|Mult1|auto_generated|mac_mult1~dataout ,\datapath|Mult1|auto_generated|mac_mult1~1 ,
\datapath|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \datapath|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~0_combout  = (\datapath|Mult1|auto_generated|mac_out2~DATAOUT18  & (\datapath|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\datapath|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \datapath|Mult1|auto_generated|op_1~1  = CARRY((\datapath|Mult1|auto_generated|mac_out2~DATAOUT18  & \datapath|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\datapath|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\datapath|Mult1|auto_generated|mac_out4~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|Mult1|auto_generated|op_1~0_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \datapath|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~8_combout  = ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\datapath|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\datapath|Mult1|auto_generated|op_1~7 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~9  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\datapath|Mult1|auto_generated|op_1~7 ))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\datapath|Mult1|auto_generated|mac_out2~DATAOUT22  & !\datapath|Mult1|auto_generated|op_1~7 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~7 ),
	.combout(\datapath|Mult1|auto_generated|op_1~8_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~10_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT23  & (\datapath|Mult1|auto_generated|op_1~9  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\datapath|Mult1|auto_generated|op_1~9 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\datapath|Mult1|auto_generated|op_1~9 )) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\datapath|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~11  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT23  & !\datapath|Mult1|auto_generated|op_1~9 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((!\datapath|Mult1|auto_generated|op_1~9 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~9 ),
	.combout(\datapath|Mult1|auto_generated|op_1~10_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~12_combout  = ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\datapath|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\datapath|Mult1|auto_generated|op_1~11 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~13  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\datapath|Mult1|auto_generated|op_1~11 ))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT6  
// & (\datapath|Mult1|auto_generated|mac_out2~DATAOUT24  & !\datapath|Mult1|auto_generated|op_1~11 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~11 ),
	.combout(\datapath|Mult1|auto_generated|op_1~12_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~16_combout  = ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\datapath|Mult1|auto_generated|mac_out4~DATAOUT8  $ (!\datapath|Mult1|auto_generated|op_1~15 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~17  = CARRY((\datapath|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT8 ) # (!\datapath|Mult1|auto_generated|op_1~15 ))) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT26 
//  & (\datapath|Mult1|auto_generated|mac_out4~DATAOUT8  & !\datapath|Mult1|auto_generated|op_1~15 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~15 ),
	.combout(\datapath|Mult1|auto_generated|op_1~16_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~26_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT31  & (\datapath|Mult1|auto_generated|op_1~25  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\datapath|Mult1|auto_generated|op_1~25 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\datapath|Mult1|auto_generated|op_1~25 
// )) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT31  & ((\datapath|Mult1|auto_generated|op_1~25 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~27  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT31  & !\datapath|Mult1|auto_generated|op_1~25 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT13  
// & ((!\datapath|Mult1|auto_generated|op_1~25 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~25 ),
	.combout(\datapath|Mult1|auto_generated|op_1~26_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneii_lcell_comb \datapath|Add0~6 (
// Equation(s):
// \datapath|Add0~6_combout  = (\datapath|Mult0|auto_generated|op_1~4_combout  & ((\datapath|Mult1|auto_generated|op_1~4_combout  & (\datapath|Add0~5  & VCC)) # (!\datapath|Mult1|auto_generated|op_1~4_combout  & (!\datapath|Add0~5 )))) # 
// (!\datapath|Mult0|auto_generated|op_1~4_combout  & ((\datapath|Mult1|auto_generated|op_1~4_combout  & (!\datapath|Add0~5 )) # (!\datapath|Mult1|auto_generated|op_1~4_combout  & ((\datapath|Add0~5 ) # (GND)))))
// \datapath|Add0~7  = CARRY((\datapath|Mult0|auto_generated|op_1~4_combout  & (!\datapath|Mult1|auto_generated|op_1~4_combout  & !\datapath|Add0~5 )) # (!\datapath|Mult0|auto_generated|op_1~4_combout  & ((!\datapath|Add0~5 ) # 
// (!\datapath|Mult1|auto_generated|op_1~4_combout ))))

	.dataa(\datapath|Mult0|auto_generated|op_1~4_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~5 ),
	.combout(\datapath|Add0~6_combout ),
	.cout(\datapath|Add0~7 ));
// synopsys translate_off
defparam \datapath|Add0~6 .lut_mask = 16'h9617;
defparam \datapath|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneii_lcell_comb \datapath|Add0~8 (
// Equation(s):
// \datapath|Add0~8_combout  = ((\datapath|Mult0|auto_generated|op_1~6_combout  $ (\datapath|Mult1|auto_generated|op_1~6_combout  $ (!\datapath|Add0~7 )))) # (GND)
// \datapath|Add0~9  = CARRY((\datapath|Mult0|auto_generated|op_1~6_combout  & ((\datapath|Mult1|auto_generated|op_1~6_combout ) # (!\datapath|Add0~7 ))) # (!\datapath|Mult0|auto_generated|op_1~6_combout  & (\datapath|Mult1|auto_generated|op_1~6_combout  & 
// !\datapath|Add0~7 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~6_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~7 ),
	.combout(\datapath|Add0~8_combout ),
	.cout(\datapath|Add0~9 ));
// synopsys translate_off
defparam \datapath|Add0~8 .lut_mask = 16'h698E;
defparam \datapath|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneii_lcell_comb \datapath|Add0~10 (
// Equation(s):
// \datapath|Add0~10_combout  = (\datapath|Mult1|auto_generated|op_1~8_combout  & ((\datapath|Mult0|auto_generated|op_1~8_combout  & (\datapath|Add0~9  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~8_combout  & (!\datapath|Add0~9 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~8_combout  & ((\datapath|Mult0|auto_generated|op_1~8_combout  & (!\datapath|Add0~9 )) # (!\datapath|Mult0|auto_generated|op_1~8_combout  & ((\datapath|Add0~9 ) # (GND)))))
// \datapath|Add0~11  = CARRY((\datapath|Mult1|auto_generated|op_1~8_combout  & (!\datapath|Mult0|auto_generated|op_1~8_combout  & !\datapath|Add0~9 )) # (!\datapath|Mult1|auto_generated|op_1~8_combout  & ((!\datapath|Add0~9 ) # 
// (!\datapath|Mult0|auto_generated|op_1~8_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~8_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~9 ),
	.combout(\datapath|Add0~10_combout ),
	.cout(\datapath|Add0~11 ));
// synopsys translate_off
defparam \datapath|Add0~10 .lut_mask = 16'h9617;
defparam \datapath|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneii_lcell_comb \datapath|Add0~16 (
// Equation(s):
// \datapath|Add0~16_combout  = ((\datapath|Mult0|auto_generated|op_1~14_combout  $ (\datapath|Mult1|auto_generated|op_1~14_combout  $ (!\datapath|Add0~15 )))) # (GND)
// \datapath|Add0~17  = CARRY((\datapath|Mult0|auto_generated|op_1~14_combout  & ((\datapath|Mult1|auto_generated|op_1~14_combout ) # (!\datapath|Add0~15 ))) # (!\datapath|Mult0|auto_generated|op_1~14_combout  & 
// (\datapath|Mult1|auto_generated|op_1~14_combout  & !\datapath|Add0~15 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~14_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~15 ),
	.combout(\datapath|Add0~16_combout ),
	.cout(\datapath|Add0~17 ));
// synopsys translate_off
defparam \datapath|Add0~16 .lut_mask = 16'h698E;
defparam \datapath|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneii_lcell_comb \datapath|Add0~28 (
// Equation(s):
// \datapath|Add0~28_combout  = ((\datapath|Mult1|auto_generated|op_1~26_combout  $ (\datapath|Mult0|auto_generated|op_1~26_combout  $ (!\datapath|Add0~27 )))) # (GND)
// \datapath|Add0~29  = CARRY((\datapath|Mult1|auto_generated|op_1~26_combout  & ((\datapath|Mult0|auto_generated|op_1~26_combout ) # (!\datapath|Add0~27 ))) # (!\datapath|Mult1|auto_generated|op_1~26_combout  & 
// (\datapath|Mult0|auto_generated|op_1~26_combout  & !\datapath|Add0~27 )))

	.dataa(\datapath|Mult1|auto_generated|op_1~26_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~27 ),
	.combout(\datapath|Add0~28_combout ),
	.cout(\datapath|Add0~29 ));
// synopsys translate_off
defparam \datapath|Add0~28 .lut_mask = 16'h698E;
defparam \datapath|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~30_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\datapath|Mult0|auto_generated|op_1~29 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\datapath|Mult0|auto_generated|op_1~29 ) # 
// (GND)))
// \datapath|Mult0|auto_generated|op_1~31  = CARRY((!\datapath|Mult0|auto_generated|op_1~29 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(vcc),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~29 ),
	.combout(\datapath|Mult0|auto_generated|op_1~30_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~30 .lut_mask = 16'h3C3F;
defparam \datapath|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~32_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT16  & (\datapath|Mult1|auto_generated|op_1~31  $ (GND))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\datapath|Mult1|auto_generated|op_1~31  & 
// VCC))
// \datapath|Mult1|auto_generated|op_1~33  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT16  & !\datapath|Mult1|auto_generated|op_1~31 ))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~31 ),
	.combout(\datapath|Mult1|auto_generated|op_1~32_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~32 .lut_mask = 16'hA50A;
defparam \datapath|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~34_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\datapath|Mult0|auto_generated|op_1~33 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\datapath|Mult0|auto_generated|op_1~33 ) # 
// (GND)))
// \datapath|Mult0|auto_generated|op_1~35  = CARRY((!\datapath|Mult0|auto_generated|op_1~33 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT17 ))

	.dataa(vcc),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~33 ),
	.combout(\datapath|Mult0|auto_generated|op_1~34_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~34 .lut_mask = 16'h3C3F;
defparam \datapath|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~36_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT18  & (\datapath|Mult0|auto_generated|op_1~35  $ (GND))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT18  & (!\datapath|Mult0|auto_generated|op_1~35  & 
// VCC))
// \datapath|Mult0|auto_generated|op_1~37  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT18  & !\datapath|Mult0|auto_generated|op_1~35 ))

	.dataa(vcc),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~35 ),
	.combout(\datapath|Mult0|auto_generated|op_1~36_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~36 .lut_mask = 16'hC30C;
defparam \datapath|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~38_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\datapath|Mult0|auto_generated|op_1~37 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\datapath|Mult0|auto_generated|op_1~37 ) # 
// (GND)))
// \datapath|Mult0|auto_generated|op_1~39  = CARRY((!\datapath|Mult0|auto_generated|op_1~37 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT19 ))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~37 ),
	.combout(\datapath|Mult0|auto_generated|op_1~38_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~38 .lut_mask = 16'h5A5F;
defparam \datapath|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~40 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~40_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT20  & (\datapath|Mult1|auto_generated|op_1~39  $ (GND))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT20  & (!\datapath|Mult1|auto_generated|op_1~39  & 
// VCC))
// \datapath|Mult1|auto_generated|op_1~41  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT20  & !\datapath|Mult1|auto_generated|op_1~39 ))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT20 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~39 ),
	.combout(\datapath|Mult1|auto_generated|op_1~40_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~40 .lut_mask = 16'hA50A;
defparam \datapath|Mult1|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[2]));
// synopsys translate_off
defparam \G[2]~I .input_async_reset = "none";
defparam \G[2]~I .input_power_up = "low";
defparam \G[2]~I .input_register_mode = "none";
defparam \G[2]~I .input_sync_reset = "none";
defparam \G[2]~I .oe_async_reset = "none";
defparam \G[2]~I .oe_power_up = "low";
defparam \G[2]~I .oe_register_mode = "none";
defparam \G[2]~I .oe_sync_reset = "none";
defparam \G[2]~I .operation_mode = "input";
defparam \G[2]~I .output_async_reset = "none";
defparam \G[2]~I .output_power_up = "low";
defparam \G[2]~I .output_register_mode = "none";
defparam \G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[3]));
// synopsys translate_off
defparam \G[3]~I .input_async_reset = "none";
defparam \G[3]~I .input_power_up = "low";
defparam \G[3]~I .input_register_mode = "none";
defparam \G[3]~I .input_sync_reset = "none";
defparam \G[3]~I .oe_async_reset = "none";
defparam \G[3]~I .oe_power_up = "low";
defparam \G[3]~I .oe_register_mode = "none";
defparam \G[3]~I .oe_sync_reset = "none";
defparam \G[3]~I .operation_mode = "input";
defparam \G[3]~I .output_async_reset = "none";
defparam \G[3]~I .output_power_up = "low";
defparam \G[3]~I .output_register_mode = "none";
defparam \G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[4]));
// synopsys translate_off
defparam \G[4]~I .input_async_reset = "none";
defparam \G[4]~I .input_power_up = "low";
defparam \G[4]~I .input_register_mode = "none";
defparam \G[4]~I .input_sync_reset = "none";
defparam \G[4]~I .oe_async_reset = "none";
defparam \G[4]~I .oe_power_up = "low";
defparam \G[4]~I .oe_register_mode = "none";
defparam \G[4]~I .oe_sync_reset = "none";
defparam \G[4]~I .operation_mode = "input";
defparam \G[4]~I .output_async_reset = "none";
defparam \G[4]~I .output_power_up = "low";
defparam \G[4]~I .output_register_mode = "none";
defparam \G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[5]));
// synopsys translate_off
defparam \G[5]~I .input_async_reset = "none";
defparam \G[5]~I .input_power_up = "low";
defparam \G[5]~I .input_register_mode = "none";
defparam \G[5]~I .input_sync_reset = "none";
defparam \G[5]~I .oe_async_reset = "none";
defparam \G[5]~I .oe_power_up = "low";
defparam \G[5]~I .oe_register_mode = "none";
defparam \G[5]~I .oe_sync_reset = "none";
defparam \G[5]~I .operation_mode = "input";
defparam \G[5]~I .output_async_reset = "none";
defparam \G[5]~I .output_power_up = "low";
defparam \G[5]~I .output_register_mode = "none";
defparam \G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[6]));
// synopsys translate_off
defparam \G[6]~I .input_async_reset = "none";
defparam \G[6]~I .input_power_up = "low";
defparam \G[6]~I .input_register_mode = "none";
defparam \G[6]~I .input_sync_reset = "none";
defparam \G[6]~I .oe_async_reset = "none";
defparam \G[6]~I .oe_power_up = "low";
defparam \G[6]~I .oe_register_mode = "none";
defparam \G[6]~I .oe_sync_reset = "none";
defparam \G[6]~I .operation_mode = "input";
defparam \G[6]~I .output_async_reset = "none";
defparam \G[6]~I .output_power_up = "low";
defparam \G[6]~I .output_register_mode = "none";
defparam \G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[7]));
// synopsys translate_off
defparam \G[7]~I .input_async_reset = "none";
defparam \G[7]~I .input_power_up = "low";
defparam \G[7]~I .input_register_mode = "none";
defparam \G[7]~I .input_sync_reset = "none";
defparam \G[7]~I .oe_async_reset = "none";
defparam \G[7]~I .oe_power_up = "low";
defparam \G[7]~I .oe_register_mode = "none";
defparam \G[7]~I .oe_sync_reset = "none";
defparam \G[7]~I .operation_mode = "input";
defparam \G[7]~I .output_async_reset = "none";
defparam \G[7]~I .output_power_up = "low";
defparam \G[7]~I .output_register_mode = "none";
defparam \G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y29_N0
cycloneii_mac_mult \datapath|Mult1|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd}),
	.datab({\G~combout [7],\G~combout [6],\G~combout [5],\G~combout [4],\G~combout [3],\G~combout [2],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \datapath|Mult1|auto_generated|mac_mult3 .datab_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \datapath|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[0]));
// synopsys translate_off
defparam \G[0]~I .input_async_reset = "none";
defparam \G[0]~I .input_power_up = "low";
defparam \G[0]~I .input_register_mode = "none";
defparam \G[0]~I .input_sync_reset = "none";
defparam \G[0]~I .oe_async_reset = "none";
defparam \G[0]~I .oe_power_up = "low";
defparam \G[0]~I .oe_register_mode = "none";
defparam \G[0]~I .oe_sync_reset = "none";
defparam \G[0]~I .operation_mode = "input";
defparam \G[0]~I .output_async_reset = "none";
defparam \G[0]~I .output_power_up = "low";
defparam \G[0]~I .output_register_mode = "none";
defparam \G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \G[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\G~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(G[1]));
// synopsys translate_off
defparam \G[1]~I .input_async_reset = "none";
defparam \G[1]~I .input_power_up = "low";
defparam \G[1]~I .input_register_mode = "none";
defparam \G[1]~I .input_sync_reset = "none";
defparam \G[1]~I .oe_async_reset = "none";
defparam \G[1]~I .oe_power_up = "low";
defparam \G[1]~I .oe_register_mode = "none";
defparam \G[1]~I .oe_sync_reset = "none";
defparam \G[1]~I .operation_mode = "input";
defparam \G[1]~I .output_async_reset = "none";
defparam \G[1]~I .output_power_up = "low";
defparam \G[1]~I .output_register_mode = "none";
defparam \G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y30_N0
cycloneii_mac_mult \datapath|Mult1|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd}),
	.datab({\G~combout [1],\G~combout [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \datapath|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \datapath|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \datapath|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~2_combout  = (\datapath|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT1  & (\datapath|Mult1|auto_generated|op_1~1  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\datapath|Mult1|auto_generated|op_1~1 )))) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\datapath|Mult1|auto_generated|op_1~1 )) # 
// (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\datapath|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~3  = CARRY((\datapath|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT1  & !\datapath|Mult1|auto_generated|op_1~1 )) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\datapath|Mult1|auto_generated|op_1~1 ) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~1 ),
	.combout(\datapath|Mult1|auto_generated|op_1~2_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~4_combout  = ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT2  $ (\datapath|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\datapath|Mult1|auto_generated|op_1~3 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~5  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT2  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\datapath|Mult1|auto_generated|op_1~3 ))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT2  & 
// (\datapath|Mult1|auto_generated|mac_out2~DATAOUT20  & !\datapath|Mult1|auto_generated|op_1~3 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~3 ),
	.combout(\datapath|Mult1|auto_generated|op_1~4_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~6_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT21  & (\datapath|Mult1|auto_generated|op_1~5  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult1|auto_generated|op_1~5 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult1|auto_generated|op_1~5 )) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\datapath|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~7  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT21  & !\datapath|Mult1|auto_generated|op_1~5 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((!\datapath|Mult1|auto_generated|op_1~5 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~5 ),
	.combout(\datapath|Mult1|auto_generated|op_1~6_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~14_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT25  & (\datapath|Mult1|auto_generated|op_1~13  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\datapath|Mult1|auto_generated|op_1~13 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\datapath|Mult1|auto_generated|op_1~13 )) 
// # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\datapath|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~15  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT25  & !\datapath|Mult1|auto_generated|op_1~13 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\datapath|Mult1|auto_generated|op_1~13 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~13 ),
	.combout(\datapath|Mult1|auto_generated|op_1~14_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~18_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT27  & (\datapath|Mult1|auto_generated|op_1~17  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult1|auto_generated|op_1~17 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\datapath|Mult1|auto_generated|op_1~17 )) 
// # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\datapath|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~19  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT27  & !\datapath|Mult1|auto_generated|op_1~17 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\datapath|Mult1|auto_generated|op_1~17 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~17 ),
	.combout(\datapath|Mult1|auto_generated|op_1~18_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~20_combout  = ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT10  $ (\datapath|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\datapath|Mult1|auto_generated|op_1~19 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~21  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT10  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\datapath|Mult1|auto_generated|op_1~19 ))) # 
// (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT10  & (\datapath|Mult1|auto_generated|mac_out2~DATAOUT28  & !\datapath|Mult1|auto_generated|op_1~19 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~19 ),
	.combout(\datapath|Mult1|auto_generated|op_1~20_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~22_combout  = (\datapath|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT11  & (\datapath|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult1|auto_generated|op_1~21 )))) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\datapath|Mult1|auto_generated|op_1~21 
// )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\datapath|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~23  = CARRY((\datapath|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT11  & !\datapath|Mult1|auto_generated|op_1~21 )) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT29  
// & ((!\datapath|Mult1|auto_generated|op_1~21 ) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~21 ),
	.combout(\datapath|Mult1|auto_generated|op_1~22_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~24_combout  = ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT12  $ (\datapath|Mult1|auto_generated|mac_out2~DATAOUT30  $ (!\datapath|Mult1|auto_generated|op_1~23 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~25  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT12  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT30 ) # (!\datapath|Mult1|auto_generated|op_1~23 ))) # 
// (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT12  & (\datapath|Mult1|auto_generated|mac_out2~DATAOUT30  & !\datapath|Mult1|auto_generated|op_1~23 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~23 ),
	.combout(\datapath|Mult1|auto_generated|op_1~24_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~28_combout  = ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT32  $ (\datapath|Mult1|auto_generated|mac_out4~DATAOUT14  $ (!\datapath|Mult1|auto_generated|op_1~27 )))) # (GND)
// \datapath|Mult1|auto_generated|op_1~29  = CARRY((\datapath|Mult1|auto_generated|mac_out2~DATAOUT32  & ((\datapath|Mult1|auto_generated|mac_out4~DATAOUT14 ) # (!\datapath|Mult1|auto_generated|op_1~27 ))) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT32  & (\datapath|Mult1|auto_generated|mac_out4~DATAOUT14  & !\datapath|Mult1|auto_generated|op_1~27 )))

	.dataa(\datapath|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~27 ),
	.combout(\datapath|Mult1|auto_generated|op_1~28_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \datapath|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[2]));
// synopsys translate_off
defparam \R[2]~I .input_async_reset = "none";
defparam \R[2]~I .input_power_up = "low";
defparam \R[2]~I .input_register_mode = "none";
defparam \R[2]~I .input_sync_reset = "none";
defparam \R[2]~I .oe_async_reset = "none";
defparam \R[2]~I .oe_power_up = "low";
defparam \R[2]~I .oe_register_mode = "none";
defparam \R[2]~I .oe_sync_reset = "none";
defparam \R[2]~I .operation_mode = "input";
defparam \R[2]~I .output_async_reset = "none";
defparam \R[2]~I .output_power_up = "low";
defparam \R[2]~I .output_register_mode = "none";
defparam \R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[3]));
// synopsys translate_off
defparam \R[3]~I .input_async_reset = "none";
defparam \R[3]~I .input_power_up = "low";
defparam \R[3]~I .input_register_mode = "none";
defparam \R[3]~I .input_sync_reset = "none";
defparam \R[3]~I .oe_async_reset = "none";
defparam \R[3]~I .oe_power_up = "low";
defparam \R[3]~I .oe_register_mode = "none";
defparam \R[3]~I .oe_sync_reset = "none";
defparam \R[3]~I .operation_mode = "input";
defparam \R[3]~I .output_async_reset = "none";
defparam \R[3]~I .output_power_up = "low";
defparam \R[3]~I .output_register_mode = "none";
defparam \R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[4]));
// synopsys translate_off
defparam \R[4]~I .input_async_reset = "none";
defparam \R[4]~I .input_power_up = "low";
defparam \R[4]~I .input_register_mode = "none";
defparam \R[4]~I .input_sync_reset = "none";
defparam \R[4]~I .oe_async_reset = "none";
defparam \R[4]~I .oe_power_up = "low";
defparam \R[4]~I .oe_register_mode = "none";
defparam \R[4]~I .oe_sync_reset = "none";
defparam \R[4]~I .operation_mode = "input";
defparam \R[4]~I .output_async_reset = "none";
defparam \R[4]~I .output_power_up = "low";
defparam \R[4]~I .output_register_mode = "none";
defparam \R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[5]));
// synopsys translate_off
defparam \R[5]~I .input_async_reset = "none";
defparam \R[5]~I .input_power_up = "low";
defparam \R[5]~I .input_register_mode = "none";
defparam \R[5]~I .input_sync_reset = "none";
defparam \R[5]~I .oe_async_reset = "none";
defparam \R[5]~I .oe_power_up = "low";
defparam \R[5]~I .oe_register_mode = "none";
defparam \R[5]~I .oe_sync_reset = "none";
defparam \R[5]~I .operation_mode = "input";
defparam \R[5]~I .output_async_reset = "none";
defparam \R[5]~I .output_power_up = "low";
defparam \R[5]~I .output_register_mode = "none";
defparam \R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[6]));
// synopsys translate_off
defparam \R[6]~I .input_async_reset = "none";
defparam \R[6]~I .input_power_up = "low";
defparam \R[6]~I .input_register_mode = "none";
defparam \R[6]~I .input_sync_reset = "none";
defparam \R[6]~I .oe_async_reset = "none";
defparam \R[6]~I .oe_power_up = "low";
defparam \R[6]~I .oe_register_mode = "none";
defparam \R[6]~I .oe_sync_reset = "none";
defparam \R[6]~I .operation_mode = "input";
defparam \R[6]~I .output_async_reset = "none";
defparam \R[6]~I .output_power_up = "low";
defparam \R[6]~I .output_register_mode = "none";
defparam \R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[7]));
// synopsys translate_off
defparam \R[7]~I .input_async_reset = "none";
defparam \R[7]~I .input_power_up = "low";
defparam \R[7]~I .input_register_mode = "none";
defparam \R[7]~I .input_sync_reset = "none";
defparam \R[7]~I .oe_async_reset = "none";
defparam \R[7]~I .oe_power_up = "low";
defparam \R[7]~I .oe_register_mode = "none";
defparam \R[7]~I .oe_sync_reset = "none";
defparam \R[7]~I .operation_mode = "input";
defparam \R[7]~I .output_async_reset = "none";
defparam \R[7]~I .output_power_up = "low";
defparam \R[7]~I .output_register_mode = "none";
defparam \R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y27_N0
cycloneii_mac_mult \datapath|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd}),
	.datab({\R~combout [7],\R~combout [6],\R~combout [5],\R~combout [4],\R~combout [3],\R~combout [2],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \datapath|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \datapath|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[0]));
// synopsys translate_off
defparam \R[0]~I .input_async_reset = "none";
defparam \R[0]~I .input_power_up = "low";
defparam \R[0]~I .input_register_mode = "none";
defparam \R[0]~I .input_sync_reset = "none";
defparam \R[0]~I .oe_async_reset = "none";
defparam \R[0]~I .oe_power_up = "low";
defparam \R[0]~I .oe_register_mode = "none";
defparam \R[0]~I .oe_sync_reset = "none";
defparam \R[0]~I .operation_mode = "input";
defparam \R[0]~I .output_async_reset = "none";
defparam \R[0]~I .output_power_up = "low";
defparam \R[0]~I .output_register_mode = "none";
defparam \R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R[1]));
// synopsys translate_off
defparam \R[1]~I .input_async_reset = "none";
defparam \R[1]~I .input_power_up = "low";
defparam \R[1]~I .input_register_mode = "none";
defparam \R[1]~I .input_sync_reset = "none";
defparam \R[1]~I .oe_async_reset = "none";
defparam \R[1]~I .oe_power_up = "low";
defparam \R[1]~I .oe_register_mode = "none";
defparam \R[1]~I .oe_sync_reset = "none";
defparam \R[1]~I .operation_mode = "input";
defparam \R[1]~I .output_async_reset = "none";
defparam \R[1]~I .output_power_up = "low";
defparam \R[1]~I .output_register_mode = "none";
defparam \R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y28_N0
cycloneii_mac_mult \datapath|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd}),
	.datab({\R~combout [1],\R~combout [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \datapath|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \datapath|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \datapath|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~0_combout  = (\datapath|Mult0|auto_generated|mac_out2~DATAOUT18  & (\datapath|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (\datapath|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \datapath|Mult0|auto_generated|op_1~1  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT18  & \datapath|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|Mult0|auto_generated|op_1~0_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \datapath|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~8_combout  = ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\datapath|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\datapath|Mult0|auto_generated|op_1~7 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~9  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\datapath|Mult0|auto_generated|op_1~7 ))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT22  
// & (\datapath|Mult0|auto_generated|mac_out4~DATAOUT4  & !\datapath|Mult0|auto_generated|op_1~7 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~7 ),
	.combout(\datapath|Mult0|auto_generated|op_1~8_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~10_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT23  & (\datapath|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\datapath|Mult0|auto_generated|op_1~9 )))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\datapath|Mult0|auto_generated|op_1~9 )) # 
// (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\datapath|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~11  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT23  & !\datapath|Mult0|auto_generated|op_1~9 )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\datapath|Mult0|auto_generated|op_1~9 ) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~9 ),
	.combout(\datapath|Mult0|auto_generated|op_1~10_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~12_combout  = ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\datapath|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\datapath|Mult0|auto_generated|op_1~11 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~13  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\datapath|Mult0|auto_generated|op_1~11 ))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT6  
// & (\datapath|Mult0|auto_generated|mac_out2~DATAOUT24  & !\datapath|Mult0|auto_generated|op_1~11 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~11 ),
	.combout(\datapath|Mult0|auto_generated|op_1~12_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~16_combout  = ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\datapath|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\datapath|Mult0|auto_generated|op_1~15 )))) # (GND)
// \datapath|Mult0|auto_generated|op_1~17  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\datapath|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\datapath|Mult0|auto_generated|op_1~15 ))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT8  
// & (\datapath|Mult0|auto_generated|mac_out2~DATAOUT26  & !\datapath|Mult0|auto_generated|op_1~15 )))

	.dataa(\datapath|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\datapath|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~15 ),
	.combout(\datapath|Mult0|auto_generated|op_1~16_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \datapath|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~26_combout  = (\datapath|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT13  & (\datapath|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\datapath|Mult0|auto_generated|op_1~25 )))) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\datapath|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\datapath|Mult0|auto_generated|op_1~25 
// )) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\datapath|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \datapath|Mult0|auto_generated|op_1~27  = CARRY((\datapath|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT13  & !\datapath|Mult0|auto_generated|op_1~25 )) # (!\datapath|Mult0|auto_generated|mac_out2~DATAOUT31  
// & ((!\datapath|Mult0|auto_generated|op_1~25 ) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\datapath|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~25 ),
	.combout(\datapath|Mult0|auto_generated|op_1~26_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \datapath|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneii_lcell_comb \datapath|Add0~0 (
// Equation(s):
// \datapath|Add0~0_combout  = (\G~combout [0] & (\datapath|Mult0|auto_generated|w195w [17] $ (VCC))) # (!\G~combout [0] & (\datapath|Mult0|auto_generated|w195w [17] & VCC))
// \datapath|Add0~1  = CARRY((\G~combout [0] & \datapath|Mult0|auto_generated|w195w [17]))

	.dataa(\G~combout [0]),
	.datab(\datapath|Mult0|auto_generated|w195w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|Add0~0_combout ),
	.cout(\datapath|Add0~1 ));
// synopsys translate_off
defparam \datapath|Add0~0 .lut_mask = 16'h6688;
defparam \datapath|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneii_lcell_comb \datapath|Add0~2 (
// Equation(s):
// \datapath|Add0~2_combout  = (\datapath|Mult1|auto_generated|op_1~0_combout  & ((\datapath|Mult0|auto_generated|op_1~0_combout  & (\datapath|Add0~1  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~0_combout  & (!\datapath|Add0~1 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~0_combout  & ((\datapath|Mult0|auto_generated|op_1~0_combout  & (!\datapath|Add0~1 )) # (!\datapath|Mult0|auto_generated|op_1~0_combout  & ((\datapath|Add0~1 ) # (GND)))))
// \datapath|Add0~3  = CARRY((\datapath|Mult1|auto_generated|op_1~0_combout  & (!\datapath|Mult0|auto_generated|op_1~0_combout  & !\datapath|Add0~1 )) # (!\datapath|Mult1|auto_generated|op_1~0_combout  & ((!\datapath|Add0~1 ) # 
// (!\datapath|Mult0|auto_generated|op_1~0_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~0_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~1 ),
	.combout(\datapath|Add0~2_combout ),
	.cout(\datapath|Add0~3 ));
// synopsys translate_off
defparam \datapath|Add0~2 .lut_mask = 16'h9617;
defparam \datapath|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneii_lcell_comb \datapath|Add0~4 (
// Equation(s):
// \datapath|Add0~4_combout  = ((\datapath|Mult0|auto_generated|op_1~2_combout  $ (\datapath|Mult1|auto_generated|op_1~2_combout  $ (!\datapath|Add0~3 )))) # (GND)
// \datapath|Add0~5  = CARRY((\datapath|Mult0|auto_generated|op_1~2_combout  & ((\datapath|Mult1|auto_generated|op_1~2_combout ) # (!\datapath|Add0~3 ))) # (!\datapath|Mult0|auto_generated|op_1~2_combout  & (\datapath|Mult1|auto_generated|op_1~2_combout  & 
// !\datapath|Add0~3 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~2_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~3 ),
	.combout(\datapath|Add0~4_combout ),
	.cout(\datapath|Add0~5 ));
// synopsys translate_off
defparam \datapath|Add0~4 .lut_mask = 16'h698E;
defparam \datapath|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneii_lcell_comb \datapath|Add0~12 (
// Equation(s):
// \datapath|Add0~12_combout  = ((\datapath|Mult1|auto_generated|op_1~10_combout  $ (\datapath|Mult0|auto_generated|op_1~10_combout  $ (!\datapath|Add0~11 )))) # (GND)
// \datapath|Add0~13  = CARRY((\datapath|Mult1|auto_generated|op_1~10_combout  & ((\datapath|Mult0|auto_generated|op_1~10_combout ) # (!\datapath|Add0~11 ))) # (!\datapath|Mult1|auto_generated|op_1~10_combout  & 
// (\datapath|Mult0|auto_generated|op_1~10_combout  & !\datapath|Add0~11 )))

	.dataa(\datapath|Mult1|auto_generated|op_1~10_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~11 ),
	.combout(\datapath|Add0~12_combout ),
	.cout(\datapath|Add0~13 ));
// synopsys translate_off
defparam \datapath|Add0~12 .lut_mask = 16'h698E;
defparam \datapath|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneii_lcell_comb \datapath|Add0~14 (
// Equation(s):
// \datapath|Add0~14_combout  = (\datapath|Mult1|auto_generated|op_1~12_combout  & ((\datapath|Mult0|auto_generated|op_1~12_combout  & (\datapath|Add0~13  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~12_combout  & (!\datapath|Add0~13 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~12_combout  & ((\datapath|Mult0|auto_generated|op_1~12_combout  & (!\datapath|Add0~13 )) # (!\datapath|Mult0|auto_generated|op_1~12_combout  & ((\datapath|Add0~13 ) # (GND)))))
// \datapath|Add0~15  = CARRY((\datapath|Mult1|auto_generated|op_1~12_combout  & (!\datapath|Mult0|auto_generated|op_1~12_combout  & !\datapath|Add0~13 )) # (!\datapath|Mult1|auto_generated|op_1~12_combout  & ((!\datapath|Add0~13 ) # 
// (!\datapath|Mult0|auto_generated|op_1~12_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~12_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~13 ),
	.combout(\datapath|Add0~14_combout ),
	.cout(\datapath|Add0~15 ));
// synopsys translate_off
defparam \datapath|Add0~14 .lut_mask = 16'h9617;
defparam \datapath|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneii_lcell_comb \datapath|Add0~18 (
// Equation(s):
// \datapath|Add0~18_combout  = (\datapath|Mult1|auto_generated|op_1~16_combout  & ((\datapath|Mult0|auto_generated|op_1~16_combout  & (\datapath|Add0~17  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~16_combout  & (!\datapath|Add0~17 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~16_combout  & ((\datapath|Mult0|auto_generated|op_1~16_combout  & (!\datapath|Add0~17 )) # (!\datapath|Mult0|auto_generated|op_1~16_combout  & ((\datapath|Add0~17 ) # (GND)))))
// \datapath|Add0~19  = CARRY((\datapath|Mult1|auto_generated|op_1~16_combout  & (!\datapath|Mult0|auto_generated|op_1~16_combout  & !\datapath|Add0~17 )) # (!\datapath|Mult1|auto_generated|op_1~16_combout  & ((!\datapath|Add0~17 ) # 
// (!\datapath|Mult0|auto_generated|op_1~16_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~16_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~17 ),
	.combout(\datapath|Add0~18_combout ),
	.cout(\datapath|Add0~19 ));
// synopsys translate_off
defparam \datapath|Add0~18 .lut_mask = 16'h9617;
defparam \datapath|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneii_lcell_comb \datapath|Add0~20 (
// Equation(s):
// \datapath|Add0~20_combout  = ((\datapath|Mult0|auto_generated|op_1~18_combout  $ (\datapath|Mult1|auto_generated|op_1~18_combout  $ (!\datapath|Add0~19 )))) # (GND)
// \datapath|Add0~21  = CARRY((\datapath|Mult0|auto_generated|op_1~18_combout  & ((\datapath|Mult1|auto_generated|op_1~18_combout ) # (!\datapath|Add0~19 ))) # (!\datapath|Mult0|auto_generated|op_1~18_combout  & 
// (\datapath|Mult1|auto_generated|op_1~18_combout  & !\datapath|Add0~19 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~18_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~19 ),
	.combout(\datapath|Add0~20_combout ),
	.cout(\datapath|Add0~21 ));
// synopsys translate_off
defparam \datapath|Add0~20 .lut_mask = 16'h698E;
defparam \datapath|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneii_lcell_comb \datapath|Add0~22 (
// Equation(s):
// \datapath|Add0~22_combout  = (\datapath|Mult0|auto_generated|op_1~20_combout  & ((\datapath|Mult1|auto_generated|op_1~20_combout  & (\datapath|Add0~21  & VCC)) # (!\datapath|Mult1|auto_generated|op_1~20_combout  & (!\datapath|Add0~21 )))) # 
// (!\datapath|Mult0|auto_generated|op_1~20_combout  & ((\datapath|Mult1|auto_generated|op_1~20_combout  & (!\datapath|Add0~21 )) # (!\datapath|Mult1|auto_generated|op_1~20_combout  & ((\datapath|Add0~21 ) # (GND)))))
// \datapath|Add0~23  = CARRY((\datapath|Mult0|auto_generated|op_1~20_combout  & (!\datapath|Mult1|auto_generated|op_1~20_combout  & !\datapath|Add0~21 )) # (!\datapath|Mult0|auto_generated|op_1~20_combout  & ((!\datapath|Add0~21 ) # 
// (!\datapath|Mult1|auto_generated|op_1~20_combout ))))

	.dataa(\datapath|Mult0|auto_generated|op_1~20_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~21 ),
	.combout(\datapath|Add0~22_combout ),
	.cout(\datapath|Add0~23 ));
// synopsys translate_off
defparam \datapath|Add0~22 .lut_mask = 16'h9617;
defparam \datapath|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneii_lcell_comb \datapath|Add0~24 (
// Equation(s):
// \datapath|Add0~24_combout  = ((\datapath|Mult0|auto_generated|op_1~22_combout  $ (\datapath|Mult1|auto_generated|op_1~22_combout  $ (!\datapath|Add0~23 )))) # (GND)
// \datapath|Add0~25  = CARRY((\datapath|Mult0|auto_generated|op_1~22_combout  & ((\datapath|Mult1|auto_generated|op_1~22_combout ) # (!\datapath|Add0~23 ))) # (!\datapath|Mult0|auto_generated|op_1~22_combout  & 
// (\datapath|Mult1|auto_generated|op_1~22_combout  & !\datapath|Add0~23 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~22_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~23 ),
	.combout(\datapath|Add0~24_combout ),
	.cout(\datapath|Add0~25 ));
// synopsys translate_off
defparam \datapath|Add0~24 .lut_mask = 16'h698E;
defparam \datapath|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneii_lcell_comb \datapath|Add0~26 (
// Equation(s):
// \datapath|Add0~26_combout  = (\datapath|Mult0|auto_generated|op_1~24_combout  & ((\datapath|Mult1|auto_generated|op_1~24_combout  & (\datapath|Add0~25  & VCC)) # (!\datapath|Mult1|auto_generated|op_1~24_combout  & (!\datapath|Add0~25 )))) # 
// (!\datapath|Mult0|auto_generated|op_1~24_combout  & ((\datapath|Mult1|auto_generated|op_1~24_combout  & (!\datapath|Add0~25 )) # (!\datapath|Mult1|auto_generated|op_1~24_combout  & ((\datapath|Add0~25 ) # (GND)))))
// \datapath|Add0~27  = CARRY((\datapath|Mult0|auto_generated|op_1~24_combout  & (!\datapath|Mult1|auto_generated|op_1~24_combout  & !\datapath|Add0~25 )) # (!\datapath|Mult0|auto_generated|op_1~24_combout  & ((!\datapath|Add0~25 ) # 
// (!\datapath|Mult1|auto_generated|op_1~24_combout ))))

	.dataa(\datapath|Mult0|auto_generated|op_1~24_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~25 ),
	.combout(\datapath|Add0~26_combout ),
	.cout(\datapath|Add0~27 ));
// synopsys translate_off
defparam \datapath|Add0~26 .lut_mask = 16'h9617;
defparam \datapath|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneii_lcell_comb \datapath|Add0~30 (
// Equation(s):
// \datapath|Add0~30_combout  = (\datapath|Mult0|auto_generated|op_1~28_combout  & ((\datapath|Mult1|auto_generated|op_1~28_combout  & (\datapath|Add0~29  & VCC)) # (!\datapath|Mult1|auto_generated|op_1~28_combout  & (!\datapath|Add0~29 )))) # 
// (!\datapath|Mult0|auto_generated|op_1~28_combout  & ((\datapath|Mult1|auto_generated|op_1~28_combout  & (!\datapath|Add0~29 )) # (!\datapath|Mult1|auto_generated|op_1~28_combout  & ((\datapath|Add0~29 ) # (GND)))))
// \datapath|Add0~31  = CARRY((\datapath|Mult0|auto_generated|op_1~28_combout  & (!\datapath|Mult1|auto_generated|op_1~28_combout  & !\datapath|Add0~29 )) # (!\datapath|Mult0|auto_generated|op_1~28_combout  & ((!\datapath|Add0~29 ) # 
// (!\datapath|Mult1|auto_generated|op_1~28_combout ))))

	.dataa(\datapath|Mult0|auto_generated|op_1~28_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~29 ),
	.combout(\datapath|Add0~30_combout ),
	.cout(\datapath|Add0~31 ));
// synopsys translate_off
defparam \datapath|Add0~30 .lut_mask = 16'h9617;
defparam \datapath|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y25_N0
cycloneii_mac_mult \datapath|Mult2|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\B~combout [7],\B~combout [6],\B~combout [5],\B~combout [4],\B~combout [3],\B~combout [2],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult2|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult3 .dataa_width = 18;
defparam \datapath|Mult2|auto_generated|mac_mult3 .datab_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult3 .datab_width = 18;
defparam \datapath|Mult2|auto_generated|mac_mult3 .signa_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y26_N0
cycloneii_mac_mult \datapath|Mult2|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\B~combout [1],\B~combout [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\datapath|Mult2|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult1 .dataa_width = 18;
defparam \datapath|Mult2|auto_generated|mac_mult1 .datab_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult1 .datab_width = 18;
defparam \datapath|Mult2|auto_generated|mac_mult1 .signa_clock = "none";
defparam \datapath|Mult2|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~4 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~4_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT2  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT20  $ (!\datapath|Mult2|auto_generated|op_1~3 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~5  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT2  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT20 ) # (!\datapath|Mult2|auto_generated|op_1~3 ))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT2  & 
// (\datapath|Mult2|auto_generated|mac_out2~DATAOUT20  & !\datapath|Mult2|auto_generated|op_1~3 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~3 ),
	.combout(\datapath|Mult2|auto_generated|op_1~4_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~6 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~6_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT21  & (\datapath|Mult2|auto_generated|op_1~5  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult2|auto_generated|op_1~5 )))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT3  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT21  & (!\datapath|Mult2|auto_generated|op_1~5 )) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT21  & ((\datapath|Mult2|auto_generated|op_1~5 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~7  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT3  & (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT21  & !\datapath|Mult2|auto_generated|op_1~5 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT3  & 
// ((!\datapath|Mult2|auto_generated|op_1~5 ) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~5 ),
	.combout(\datapath|Mult2|auto_generated|op_1~6_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~8 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~8_combout  = ((\datapath|Mult2|auto_generated|mac_out4~DATAOUT4  $ (\datapath|Mult2|auto_generated|mac_out2~DATAOUT22  $ (!\datapath|Mult2|auto_generated|op_1~7 )))) # (GND)
// \datapath|Mult2|auto_generated|op_1~9  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT4  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT22 ) # (!\datapath|Mult2|auto_generated|op_1~7 ))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT4  & 
// (\datapath|Mult2|auto_generated|mac_out2~DATAOUT22  & !\datapath|Mult2|auto_generated|op_1~7 )))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~7 ),
	.combout(\datapath|Mult2|auto_generated|op_1~8_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \datapath|Mult2|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~14 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~14_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT7  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT25  & (\datapath|Mult2|auto_generated|op_1~13  & VCC)) # 
// (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT25  & (!\datapath|Mult2|auto_generated|op_1~13 )))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT7  & ((\datapath|Mult2|auto_generated|mac_out2~DATAOUT25  & (!\datapath|Mult2|auto_generated|op_1~13 )) 
// # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT25  & ((\datapath|Mult2|auto_generated|op_1~13 ) # (GND)))))
// \datapath|Mult2|auto_generated|op_1~15  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT7  & (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT25  & !\datapath|Mult2|auto_generated|op_1~13 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT7  & 
// ((!\datapath|Mult2|auto_generated|op_1~13 ) # (!\datapath|Mult2|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\datapath|Mult2|auto_generated|mac_out2~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~13 ),
	.combout(\datapath|Mult2|auto_generated|op_1~14_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \datapath|Mult2|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~26 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~26_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT13  & (!\datapath|Mult2|auto_generated|op_1~25 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT13  & ((\datapath|Mult2|auto_generated|op_1~25 ) # 
// (GND)))
// \datapath|Mult2|auto_generated|op_1~27  = CARRY((!\datapath|Mult2|auto_generated|op_1~25 ) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(vcc),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~25 ),
	.combout(\datapath|Mult2|auto_generated|op_1~26_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~26 .lut_mask = 16'h3C3F;
defparam \datapath|Mult2|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~28 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~28_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT14  & (\datapath|Mult2|auto_generated|op_1~27  $ (GND))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT14  & (!\datapath|Mult2|auto_generated|op_1~27  & 
// VCC))
// \datapath|Mult2|auto_generated|op_1~29  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT14  & !\datapath|Mult2|auto_generated|op_1~27 ))

	.dataa(vcc),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~27 ),
	.combout(\datapath|Mult2|auto_generated|op_1~28_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~28 .lut_mask = 16'hC30C;
defparam \datapath|Mult2|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \datapath|Add1~1 (
// Equation(s):
// \datapath|Add1~1_cout  = CARRY((\R~combout [0] & \B~combout [0]))

	.dataa(\R~combout [0]),
	.datab(\B~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|Add1~1_cout ));
// synopsys translate_off
defparam \datapath|Add1~1 .lut_mask = 16'h0088;
defparam \datapath|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \datapath|Add1~3 (
// Equation(s):
// \datapath|Add1~3_cout  = CARRY((\datapath|Mult2|auto_generated|w183w [17] & (!\datapath|Add0~0_combout  & !\datapath|Add1~1_cout )) # (!\datapath|Mult2|auto_generated|w183w [17] & ((!\datapath|Add1~1_cout ) # (!\datapath|Add0~0_combout ))))

	.dataa(\datapath|Mult2|auto_generated|w183w [17]),
	.datab(\datapath|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~1_cout ),
	.combout(),
	.cout(\datapath|Add1~3_cout ));
// synopsys translate_off
defparam \datapath|Add1~3 .lut_mask = 16'h0017;
defparam \datapath|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \datapath|Add1~5 (
// Equation(s):
// \datapath|Add1~5_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~0_combout  & ((\datapath|Add0~2_combout ) # (!\datapath|Add1~3_cout ))) # (!\datapath|Mult2|auto_generated|op_1~0_combout  & (\datapath|Add0~2_combout  & !\datapath|Add1~3_cout )))

	.dataa(\datapath|Mult2|auto_generated|op_1~0_combout ),
	.datab(\datapath|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~3_cout ),
	.combout(),
	.cout(\datapath|Add1~5_cout ));
// synopsys translate_off
defparam \datapath|Add1~5 .lut_mask = 16'h008E;
defparam \datapath|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \datapath|Add1~7 (
// Equation(s):
// \datapath|Add1~7_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~2_combout  & (!\datapath|Add0~4_combout  & !\datapath|Add1~5_cout )) # (!\datapath|Mult2|auto_generated|op_1~2_combout  & ((!\datapath|Add1~5_cout ) # (!\datapath|Add0~4_combout ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~2_combout ),
	.datab(\datapath|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~5_cout ),
	.combout(),
	.cout(\datapath|Add1~7_cout ));
// synopsys translate_off
defparam \datapath|Add1~7 .lut_mask = 16'h0017;
defparam \datapath|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \datapath|Add1~9 (
// Equation(s):
// \datapath|Add1~9_cout  = CARRY((\datapath|Add0~6_combout  & ((\datapath|Mult2|auto_generated|op_1~4_combout ) # (!\datapath|Add1~7_cout ))) # (!\datapath|Add0~6_combout  & (\datapath|Mult2|auto_generated|op_1~4_combout  & !\datapath|Add1~7_cout )))

	.dataa(\datapath|Add0~6_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~7_cout ),
	.combout(),
	.cout(\datapath|Add1~9_cout ));
// synopsys translate_off
defparam \datapath|Add1~9 .lut_mask = 16'h008E;
defparam \datapath|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \datapath|Add1~11 (
// Equation(s):
// \datapath|Add1~11_cout  = CARRY((\datapath|Add0~8_combout  & (!\datapath|Mult2|auto_generated|op_1~6_combout  & !\datapath|Add1~9_cout )) # (!\datapath|Add0~8_combout  & ((!\datapath|Add1~9_cout ) # (!\datapath|Mult2|auto_generated|op_1~6_combout ))))

	.dataa(\datapath|Add0~8_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~9_cout ),
	.combout(),
	.cout(\datapath|Add1~11_cout ));
// synopsys translate_off
defparam \datapath|Add1~11 .lut_mask = 16'h0017;
defparam \datapath|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \datapath|Add1~13 (
// Equation(s):
// \datapath|Add1~13_cout  = CARRY((\datapath|Add0~10_combout  & ((\datapath|Mult2|auto_generated|op_1~8_combout ) # (!\datapath|Add1~11_cout ))) # (!\datapath|Add0~10_combout  & (\datapath|Mult2|auto_generated|op_1~8_combout  & !\datapath|Add1~11_cout )))

	.dataa(\datapath|Add0~10_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~11_cout ),
	.combout(),
	.cout(\datapath|Add1~13_cout ));
// synopsys translate_off
defparam \datapath|Add1~13 .lut_mask = 16'h008E;
defparam \datapath|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \datapath|Add1~15 (
// Equation(s):
// \datapath|Add1~15_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~10_combout  & (!\datapath|Add0~12_combout  & !\datapath|Add1~13_cout )) # (!\datapath|Mult2|auto_generated|op_1~10_combout  & ((!\datapath|Add1~13_cout ) # (!\datapath|Add0~12_combout 
// ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~10_combout ),
	.datab(\datapath|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~13_cout ),
	.combout(),
	.cout(\datapath|Add1~15_cout ));
// synopsys translate_off
defparam \datapath|Add1~15 .lut_mask = 16'h0017;
defparam \datapath|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneii_lcell_comb \datapath|Add1~17 (
// Equation(s):
// \datapath|Add1~17_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~12_combout  & ((\datapath|Add0~14_combout ) # (!\datapath|Add1~15_cout ))) # (!\datapath|Mult2|auto_generated|op_1~12_combout  & (\datapath|Add0~14_combout  & !\datapath|Add1~15_cout )))

	.dataa(\datapath|Mult2|auto_generated|op_1~12_combout ),
	.datab(\datapath|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~15_cout ),
	.combout(),
	.cout(\datapath|Add1~17_cout ));
// synopsys translate_off
defparam \datapath|Add1~17 .lut_mask = 16'h008E;
defparam \datapath|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \datapath|Add1~19 (
// Equation(s):
// \datapath|Add1~19_cout  = CARRY((\datapath|Add0~16_combout  & (!\datapath|Mult2|auto_generated|op_1~14_combout  & !\datapath|Add1~17_cout )) # (!\datapath|Add0~16_combout  & ((!\datapath|Add1~17_cout ) # (!\datapath|Mult2|auto_generated|op_1~14_combout 
// ))))

	.dataa(\datapath|Add0~16_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~17_cout ),
	.combout(),
	.cout(\datapath|Add1~19_cout ));
// synopsys translate_off
defparam \datapath|Add1~19 .lut_mask = 16'h0017;
defparam \datapath|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \datapath|Add1~21 (
// Equation(s):
// \datapath|Add1~21_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~16_combout  & ((\datapath|Add0~18_combout ) # (!\datapath|Add1~19_cout ))) # (!\datapath|Mult2|auto_generated|op_1~16_combout  & (\datapath|Add0~18_combout  & !\datapath|Add1~19_cout )))

	.dataa(\datapath|Mult2|auto_generated|op_1~16_combout ),
	.datab(\datapath|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~19_cout ),
	.combout(),
	.cout(\datapath|Add1~21_cout ));
// synopsys translate_off
defparam \datapath|Add1~21 .lut_mask = 16'h008E;
defparam \datapath|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \datapath|Add1~23 (
// Equation(s):
// \datapath|Add1~23_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~18_combout  & (!\datapath|Add0~20_combout  & !\datapath|Add1~21_cout )) # (!\datapath|Mult2|auto_generated|op_1~18_combout  & ((!\datapath|Add1~21_cout ) # (!\datapath|Add0~20_combout 
// ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~18_combout ),
	.datab(\datapath|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~21_cout ),
	.combout(),
	.cout(\datapath|Add1~23_cout ));
// synopsys translate_off
defparam \datapath|Add1~23 .lut_mask = 16'h0017;
defparam \datapath|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneii_lcell_comb \datapath|Add1~25 (
// Equation(s):
// \datapath|Add1~25_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~20_combout  & ((\datapath|Add0~22_combout ) # (!\datapath|Add1~23_cout ))) # (!\datapath|Mult2|auto_generated|op_1~20_combout  & (\datapath|Add0~22_combout  & !\datapath|Add1~23_cout )))

	.dataa(\datapath|Mult2|auto_generated|op_1~20_combout ),
	.datab(\datapath|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~23_cout ),
	.combout(),
	.cout(\datapath|Add1~25_cout ));
// synopsys translate_off
defparam \datapath|Add1~25 .lut_mask = 16'h008E;
defparam \datapath|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneii_lcell_comb \datapath|Add1~27 (
// Equation(s):
// \datapath|Add1~27_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~22_combout  & (!\datapath|Add0~24_combout  & !\datapath|Add1~25_cout )) # (!\datapath|Mult2|auto_generated|op_1~22_combout  & ((!\datapath|Add1~25_cout ) # (!\datapath|Add0~24_combout 
// ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~22_combout ),
	.datab(\datapath|Add0~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~25_cout ),
	.combout(),
	.cout(\datapath|Add1~27_cout ));
// synopsys translate_off
defparam \datapath|Add1~27 .lut_mask = 16'h0017;
defparam \datapath|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneii_lcell_comb \datapath|Add1~29 (
// Equation(s):
// \datapath|Add1~29_cout  = CARRY((\datapath|Mult2|auto_generated|op_1~24_combout  & ((\datapath|Add0~26_combout ) # (!\datapath|Add1~27_cout ))) # (!\datapath|Mult2|auto_generated|op_1~24_combout  & (\datapath|Add0~26_combout  & !\datapath|Add1~27_cout )))

	.dataa(\datapath|Mult2|auto_generated|op_1~24_combout ),
	.datab(\datapath|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~27_cout ),
	.combout(),
	.cout(\datapath|Add1~29_cout ));
// synopsys translate_off
defparam \datapath|Add1~29 .lut_mask = 16'h008E;
defparam \datapath|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneii_lcell_comb \datapath|Add1~31 (
// Equation(s):
// \datapath|Add1~31_cout  = CARRY((\datapath|Add0~28_combout  & (!\datapath|Mult2|auto_generated|op_1~26_combout  & !\datapath|Add1~29_cout )) # (!\datapath|Add0~28_combout  & ((!\datapath|Add1~29_cout ) # (!\datapath|Mult2|auto_generated|op_1~26_combout 
// ))))

	.dataa(\datapath|Add0~28_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~29_cout ),
	.combout(),
	.cout(\datapath|Add1~31_cout ));
// synopsys translate_off
defparam \datapath|Add1~31 .lut_mask = 16'h0017;
defparam \datapath|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneii_lcell_comb \datapath|Add1~32 (
// Equation(s):
// \datapath|Add1~32_combout  = ((\datapath|Add0~30_combout  $ (\datapath|Mult2|auto_generated|op_1~28_combout  $ (!\datapath|Add1~31_cout )))) # (GND)
// \datapath|Add1~33  = CARRY((\datapath|Add0~30_combout  & ((\datapath|Mult2|auto_generated|op_1~28_combout ) # (!\datapath|Add1~31_cout ))) # (!\datapath|Add0~30_combout  & (\datapath|Mult2|auto_generated|op_1~28_combout  & !\datapath|Add1~31_cout )))

	.dataa(\datapath|Add0~30_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~31_cout ),
	.combout(\datapath|Add1~32_combout ),
	.cout(\datapath|Add1~33 ));
// synopsys translate_off
defparam \datapath|Add1~32 .lut_mask = 16'h698E;
defparam \datapath|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N16
cycloneii_lcell_comb \controller|current_state~0 (
// Equation(s):
// \controller|current_state~0_combout  = (!\controller|current_state [0] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|current_state [0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\controller|current_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|current_state~0 .lut_mask = 16'h000F;
defparam \controller|current_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N17
cycloneii_lcell_ff \controller|current_state[0] (
	.clk(\clk~combout ),
	.datain(\controller|current_state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|current_state [0]));

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~30 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~30_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT15  & (!\datapath|Mult2|auto_generated|op_1~29 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT15  & ((\datapath|Mult2|auto_generated|op_1~29 ) # 
// (GND)))
// \datapath|Mult2|auto_generated|op_1~31  = CARRY((!\datapath|Mult2|auto_generated|op_1~29 ) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(vcc),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~29 ),
	.combout(\datapath|Mult2|auto_generated|op_1~30_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~30 .lut_mask = 16'h3C3F;
defparam \datapath|Mult2|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~30_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT33  & (\datapath|Mult1|auto_generated|op_1~29  & VCC)) # 
// (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\datapath|Mult1|auto_generated|op_1~29 )))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\datapath|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\datapath|Mult1|auto_generated|op_1~29 
// )) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\datapath|Mult1|auto_generated|op_1~29 ) # (GND)))))
// \datapath|Mult1|auto_generated|op_1~31  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT33  & !\datapath|Mult1|auto_generated|op_1~29 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT15  
// & ((!\datapath|Mult1|auto_generated|op_1~29 ) # (!\datapath|Mult1|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\datapath|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\datapath|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~29 ),
	.combout(\datapath|Mult1|auto_generated|op_1~30_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \datapath|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneii_lcell_comb \datapath|Add0~32 (
// Equation(s):
// \datapath|Add0~32_combout  = ((\datapath|Mult0|auto_generated|op_1~30_combout  $ (\datapath|Mult1|auto_generated|op_1~30_combout  $ (!\datapath|Add0~31 )))) # (GND)
// \datapath|Add0~33  = CARRY((\datapath|Mult0|auto_generated|op_1~30_combout  & ((\datapath|Mult1|auto_generated|op_1~30_combout ) # (!\datapath|Add0~31 ))) # (!\datapath|Mult0|auto_generated|op_1~30_combout  & 
// (\datapath|Mult1|auto_generated|op_1~30_combout  & !\datapath|Add0~31 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~30_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~31 ),
	.combout(\datapath|Add0~32_combout ),
	.cout(\datapath|Add0~33 ));
// synopsys translate_off
defparam \datapath|Add0~32 .lut_mask = 16'h698E;
defparam \datapath|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneii_lcell_comb \datapath|Add1~34 (
// Equation(s):
// \datapath|Add1~34_combout  = (\datapath|Mult2|auto_generated|op_1~30_combout  & ((\datapath|Add0~32_combout  & (\datapath|Add1~33  & VCC)) # (!\datapath|Add0~32_combout  & (!\datapath|Add1~33 )))) # (!\datapath|Mult2|auto_generated|op_1~30_combout  & 
// ((\datapath|Add0~32_combout  & (!\datapath|Add1~33 )) # (!\datapath|Add0~32_combout  & ((\datapath|Add1~33 ) # (GND)))))
// \datapath|Add1~35  = CARRY((\datapath|Mult2|auto_generated|op_1~30_combout  & (!\datapath|Add0~32_combout  & !\datapath|Add1~33 )) # (!\datapath|Mult2|auto_generated|op_1~30_combout  & ((!\datapath|Add1~33 ) # (!\datapath|Add0~32_combout ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~30_combout ),
	.datab(\datapath|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~33 ),
	.combout(\datapath|Add1~34_combout ),
	.cout(\datapath|Add1~35 ));
// synopsys translate_off
defparam \datapath|Add1~34 .lut_mask = 16'h9617;
defparam \datapath|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~32_combout  = (\datapath|Mult0|auto_generated|mac_out4~DATAOUT16  & (\datapath|Mult0|auto_generated|op_1~31  $ (GND))) # (!\datapath|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\datapath|Mult0|auto_generated|op_1~31  & 
// VCC))
// \datapath|Mult0|auto_generated|op_1~33  = CARRY((\datapath|Mult0|auto_generated|mac_out4~DATAOUT16  & !\datapath|Mult0|auto_generated|op_1~31 ))

	.dataa(vcc),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~31 ),
	.combout(\datapath|Mult0|auto_generated|op_1~32_combout ),
	.cout(\datapath|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~32 .lut_mask = 16'hC30C;
defparam \datapath|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneii_lcell_comb \datapath|Add0~34 (
// Equation(s):
// \datapath|Add0~34_combout  = (\datapath|Mult1|auto_generated|op_1~32_combout  & ((\datapath|Mult0|auto_generated|op_1~32_combout  & (\datapath|Add0~33  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~32_combout  & (!\datapath|Add0~33 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~32_combout  & ((\datapath|Mult0|auto_generated|op_1~32_combout  & (!\datapath|Add0~33 )) # (!\datapath|Mult0|auto_generated|op_1~32_combout  & ((\datapath|Add0~33 ) # (GND)))))
// \datapath|Add0~35  = CARRY((\datapath|Mult1|auto_generated|op_1~32_combout  & (!\datapath|Mult0|auto_generated|op_1~32_combout  & !\datapath|Add0~33 )) # (!\datapath|Mult1|auto_generated|op_1~32_combout  & ((!\datapath|Add0~33 ) # 
// (!\datapath|Mult0|auto_generated|op_1~32_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~32_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~33 ),
	.combout(\datapath|Add0~34_combout ),
	.cout(\datapath|Add0~35 ));
// synopsys translate_off
defparam \datapath|Add0~34 .lut_mask = 16'h9617;
defparam \datapath|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~32 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~32_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT16  & (\datapath|Mult2|auto_generated|op_1~31  $ (GND))) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT16  & (!\datapath|Mult2|auto_generated|op_1~31  & 
// VCC))
// \datapath|Mult2|auto_generated|op_1~33  = CARRY((\datapath|Mult2|auto_generated|mac_out4~DATAOUT16  & !\datapath|Mult2|auto_generated|op_1~31 ))

	.dataa(vcc),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~31 ),
	.combout(\datapath|Mult2|auto_generated|op_1~32_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~32 .lut_mask = 16'hC30C;
defparam \datapath|Mult2|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneii_lcell_comb \datapath|Add1~36 (
// Equation(s):
// \datapath|Add1~36_combout  = ((\datapath|Add0~34_combout  $ (\datapath|Mult2|auto_generated|op_1~32_combout  $ (!\datapath|Add1~35 )))) # (GND)
// \datapath|Add1~37  = CARRY((\datapath|Add0~34_combout  & ((\datapath|Mult2|auto_generated|op_1~32_combout ) # (!\datapath|Add1~35 ))) # (!\datapath|Add0~34_combout  & (\datapath|Mult2|auto_generated|op_1~32_combout  & !\datapath|Add1~35 )))

	.dataa(\datapath|Add0~34_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~35 ),
	.combout(\datapath|Add1~36_combout ),
	.cout(\datapath|Add1~37 ));
// synopsys translate_off
defparam \datapath|Add1~36 .lut_mask = 16'h698E;
defparam \datapath|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~34 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~34_combout  = (\datapath|Mult2|auto_generated|mac_out4~DATAOUT17  & (!\datapath|Mult2|auto_generated|op_1~33 )) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT17  & ((\datapath|Mult2|auto_generated|op_1~33 ) # 
// (GND)))
// \datapath|Mult2|auto_generated|op_1~35  = CARRY((!\datapath|Mult2|auto_generated|op_1~33 ) # (!\datapath|Mult2|auto_generated|mac_out4~DATAOUT17 ))

	.dataa(\datapath|Mult2|auto_generated|mac_out4~DATAOUT17 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~33 ),
	.combout(\datapath|Mult2|auto_generated|op_1~34_combout ),
	.cout(\datapath|Mult2|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~34 .lut_mask = 16'h5A5F;
defparam \datapath|Mult2|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~34_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT17  & (!\datapath|Mult1|auto_generated|op_1~33 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT17  & ((\datapath|Mult1|auto_generated|op_1~33 ) # 
// (GND)))
// \datapath|Mult1|auto_generated|op_1~35  = CARRY((!\datapath|Mult1|auto_generated|op_1~33 ) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT17 ))

	.dataa(vcc),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~33 ),
	.combout(\datapath|Mult1|auto_generated|op_1~34_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~34 .lut_mask = 16'h3C3F;
defparam \datapath|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneii_lcell_comb \datapath|Add0~36 (
// Equation(s):
// \datapath|Add0~36_combout  = ((\datapath|Mult0|auto_generated|op_1~34_combout  $ (\datapath|Mult1|auto_generated|op_1~34_combout  $ (!\datapath|Add0~35 )))) # (GND)
// \datapath|Add0~37  = CARRY((\datapath|Mult0|auto_generated|op_1~34_combout  & ((\datapath|Mult1|auto_generated|op_1~34_combout ) # (!\datapath|Add0~35 ))) # (!\datapath|Mult0|auto_generated|op_1~34_combout  & 
// (\datapath|Mult1|auto_generated|op_1~34_combout  & !\datapath|Add0~35 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~34_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~35 ),
	.combout(\datapath|Add0~36_combout ),
	.cout(\datapath|Add0~37 ));
// synopsys translate_off
defparam \datapath|Add0~36 .lut_mask = 16'h698E;
defparam \datapath|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneii_lcell_comb \datapath|Add1~38 (
// Equation(s):
// \datapath|Add1~38_combout  = (\datapath|Mult2|auto_generated|op_1~34_combout  & ((\datapath|Add0~36_combout  & (\datapath|Add1~37  & VCC)) # (!\datapath|Add0~36_combout  & (!\datapath|Add1~37 )))) # (!\datapath|Mult2|auto_generated|op_1~34_combout  & 
// ((\datapath|Add0~36_combout  & (!\datapath|Add1~37 )) # (!\datapath|Add0~36_combout  & ((\datapath|Add1~37 ) # (GND)))))
// \datapath|Add1~39  = CARRY((\datapath|Mult2|auto_generated|op_1~34_combout  & (!\datapath|Add0~36_combout  & !\datapath|Add1~37 )) # (!\datapath|Mult2|auto_generated|op_1~34_combout  & ((!\datapath|Add1~37 ) # (!\datapath|Add0~36_combout ))))

	.dataa(\datapath|Mult2|auto_generated|op_1~34_combout ),
	.datab(\datapath|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~37 ),
	.combout(\datapath|Add1~38_combout ),
	.cout(\datapath|Add1~39 ));
// synopsys translate_off
defparam \datapath|Add1~38 .lut_mask = 16'h9617;
defparam \datapath|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~36 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~36_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT18  & (\datapath|Mult1|auto_generated|op_1~35  $ (GND))) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT18  & (!\datapath|Mult1|auto_generated|op_1~35  & 
// VCC))
// \datapath|Mult1|auto_generated|op_1~37  = CARRY((\datapath|Mult1|auto_generated|mac_out4~DATAOUT18  & !\datapath|Mult1|auto_generated|op_1~35 ))

	.dataa(vcc),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~35 ),
	.combout(\datapath|Mult1|auto_generated|op_1~36_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~36 .lut_mask = 16'hC30C;
defparam \datapath|Mult1|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneii_lcell_comb \datapath|Add0~38 (
// Equation(s):
// \datapath|Add0~38_combout  = (\datapath|Mult0|auto_generated|op_1~36_combout  & ((\datapath|Mult1|auto_generated|op_1~36_combout  & (\datapath|Add0~37  & VCC)) # (!\datapath|Mult1|auto_generated|op_1~36_combout  & (!\datapath|Add0~37 )))) # 
// (!\datapath|Mult0|auto_generated|op_1~36_combout  & ((\datapath|Mult1|auto_generated|op_1~36_combout  & (!\datapath|Add0~37 )) # (!\datapath|Mult1|auto_generated|op_1~36_combout  & ((\datapath|Add0~37 ) # (GND)))))
// \datapath|Add0~39  = CARRY((\datapath|Mult0|auto_generated|op_1~36_combout  & (!\datapath|Mult1|auto_generated|op_1~36_combout  & !\datapath|Add0~37 )) # (!\datapath|Mult0|auto_generated|op_1~36_combout  & ((!\datapath|Add0~37 ) # 
// (!\datapath|Mult1|auto_generated|op_1~36_combout ))))

	.dataa(\datapath|Mult0|auto_generated|op_1~36_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~37 ),
	.combout(\datapath|Add0~38_combout ),
	.cout(\datapath|Add0~39 ));
// synopsys translate_off
defparam \datapath|Add0~38 .lut_mask = 16'h9617;
defparam \datapath|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \datapath|Mult2|auto_generated|op_1~36 (
// Equation(s):
// \datapath|Mult2|auto_generated|op_1~36_combout  = \datapath|Mult2|auto_generated|mac_out4~DATAOUT18  $ (!\datapath|Mult2|auto_generated|op_1~35 )

	.dataa(vcc),
	.datab(\datapath|Mult2|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult2|auto_generated|op_1~35 ),
	.combout(\datapath|Mult2|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mult2|auto_generated|op_1~36 .lut_mask = 16'hC3C3;
defparam \datapath|Mult2|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \datapath|Add1~40 (
// Equation(s):
// \datapath|Add1~40_combout  = ((\datapath|Add0~38_combout  $ (\datapath|Mult2|auto_generated|op_1~36_combout  $ (!\datapath|Add1~39 )))) # (GND)
// \datapath|Add1~41  = CARRY((\datapath|Add0~38_combout  & ((\datapath|Mult2|auto_generated|op_1~36_combout ) # (!\datapath|Add1~39 ))) # (!\datapath|Add0~38_combout  & (\datapath|Mult2|auto_generated|op_1~36_combout  & !\datapath|Add1~39 )))

	.dataa(\datapath|Add0~38_combout ),
	.datab(\datapath|Mult2|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~39 ),
	.combout(\datapath|Add1~40_combout ),
	.cout(\datapath|Add1~41 ));
// synopsys translate_off
defparam \datapath|Add1~40 .lut_mask = 16'h698E;
defparam \datapath|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~38 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~38_combout  = (\datapath|Mult1|auto_generated|mac_out4~DATAOUT19  & (!\datapath|Mult1|auto_generated|op_1~37 )) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT19  & ((\datapath|Mult1|auto_generated|op_1~37 ) # 
// (GND)))
// \datapath|Mult1|auto_generated|op_1~39  = CARRY((!\datapath|Mult1|auto_generated|op_1~37 ) # (!\datapath|Mult1|auto_generated|mac_out4~DATAOUT19 ))

	.dataa(vcc),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~37 ),
	.combout(\datapath|Mult1|auto_generated|op_1~38_combout ),
	.cout(\datapath|Mult1|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~38 .lut_mask = 16'h3C3F;
defparam \datapath|Mult1|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneii_lcell_comb \datapath|Add0~40 (
// Equation(s):
// \datapath|Add0~40_combout  = ((\datapath|Mult0|auto_generated|op_1~38_combout  $ (\datapath|Mult1|auto_generated|op_1~38_combout  $ (!\datapath|Add0~39 )))) # (GND)
// \datapath|Add0~41  = CARRY((\datapath|Mult0|auto_generated|op_1~38_combout  & ((\datapath|Mult1|auto_generated|op_1~38_combout ) # (!\datapath|Add0~39 ))) # (!\datapath|Mult0|auto_generated|op_1~38_combout  & 
// (\datapath|Mult1|auto_generated|op_1~38_combout  & !\datapath|Add0~39 )))

	.dataa(\datapath|Mult0|auto_generated|op_1~38_combout ),
	.datab(\datapath|Mult1|auto_generated|op_1~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~39 ),
	.combout(\datapath|Add0~40_combout ),
	.cout(\datapath|Add0~41 ));
// synopsys translate_off
defparam \datapath|Add0~40 .lut_mask = 16'h698E;
defparam \datapath|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \datapath|Add1~42 (
// Equation(s):
// \datapath|Add1~42_combout  = (\datapath|Add0~40_combout  & (!\datapath|Add1~41 )) # (!\datapath|Add0~40_combout  & ((\datapath|Add1~41 ) # (GND)))
// \datapath|Add1~43  = CARRY((!\datapath|Add1~41 ) # (!\datapath|Add0~40_combout ))

	.dataa(vcc),
	.datab(\datapath|Add0~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~41 ),
	.combout(\datapath|Add1~42_combout ),
	.cout(\datapath|Add1~43 ));
// synopsys translate_off
defparam \datapath|Add1~42 .lut_mask = 16'h3C3F;
defparam \datapath|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \datapath|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \datapath|Mult0|auto_generated|op_1~40_combout  = \datapath|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\datapath|Mult0|auto_generated|op_1~39 )

	.dataa(vcc),
	.datab(\datapath|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult0|auto_generated|op_1~39 ),
	.combout(\datapath|Mult0|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mult0|auto_generated|op_1~40 .lut_mask = 16'hC3C3;
defparam \datapath|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneii_lcell_comb \datapath|Add0~42 (
// Equation(s):
// \datapath|Add0~42_combout  = (\datapath|Mult1|auto_generated|op_1~40_combout  & ((\datapath|Mult0|auto_generated|op_1~40_combout  & (\datapath|Add0~41  & VCC)) # (!\datapath|Mult0|auto_generated|op_1~40_combout  & (!\datapath|Add0~41 )))) # 
// (!\datapath|Mult1|auto_generated|op_1~40_combout  & ((\datapath|Mult0|auto_generated|op_1~40_combout  & (!\datapath|Add0~41 )) # (!\datapath|Mult0|auto_generated|op_1~40_combout  & ((\datapath|Add0~41 ) # (GND)))))
// \datapath|Add0~43  = CARRY((\datapath|Mult1|auto_generated|op_1~40_combout  & (!\datapath|Mult0|auto_generated|op_1~40_combout  & !\datapath|Add0~41 )) # (!\datapath|Mult1|auto_generated|op_1~40_combout  & ((!\datapath|Add0~41 ) # 
// (!\datapath|Mult0|auto_generated|op_1~40_combout ))))

	.dataa(\datapath|Mult1|auto_generated|op_1~40_combout ),
	.datab(\datapath|Mult0|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~41 ),
	.combout(\datapath|Add0~42_combout ),
	.cout(\datapath|Add0~43 ));
// synopsys translate_off
defparam \datapath|Add0~42 .lut_mask = 16'h9617;
defparam \datapath|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneii_lcell_comb \datapath|Add1~44 (
// Equation(s):
// \datapath|Add1~44_combout  = (\datapath|Add0~42_combout  & (\datapath|Add1~43  $ (GND))) # (!\datapath|Add0~42_combout  & (!\datapath|Add1~43  & VCC))
// \datapath|Add1~45  = CARRY((\datapath|Add0~42_combout  & !\datapath|Add1~43 ))

	.dataa(vcc),
	.datab(\datapath|Add0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~43 ),
	.combout(\datapath|Add1~44_combout ),
	.cout(\datapath|Add1~45 ));
// synopsys translate_off
defparam \datapath|Add1~44 .lut_mask = 16'hC30C;
defparam \datapath|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneii_lcell_comb \datapath|Mult1|auto_generated|op_1~42 (
// Equation(s):
// \datapath|Mult1|auto_generated|op_1~42_combout  = \datapath|Mult1|auto_generated|mac_out4~DATAOUT21  $ (\datapath|Mult1|auto_generated|op_1~41 )

	.dataa(vcc),
	.datab(\datapath|Mult1|auto_generated|mac_out4~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Mult1|auto_generated|op_1~41 ),
	.combout(\datapath|Mult1|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mult1|auto_generated|op_1~42 .lut_mask = 16'h3C3C;
defparam \datapath|Mult1|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneii_lcell_comb \datapath|Add0~44 (
// Equation(s):
// \datapath|Add0~44_combout  = \datapath|Mult1|auto_generated|op_1~42_combout  $ (!\datapath|Add0~43 )

	.dataa(vcc),
	.datab(\datapath|Mult1|auto_generated|op_1~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add0~43 ),
	.combout(\datapath|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Add0~44 .lut_mask = 16'hC3C3;
defparam \datapath|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneii_lcell_comb \datapath|Add1~46 (
// Equation(s):
// \datapath|Add1~46_combout  = \datapath|Add0~44_combout  $ (\datapath|Add1~45 )

	.dataa(vcc),
	.datab(\datapath|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|Add1~45 ),
	.combout(\datapath|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Add1~46 .lut_mask = 16'h3C3C;
defparam \datapath|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[0]~I (
	.datain(\datapath|Add1~32_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .input_async_reset = "none";
defparam \out[0]~I .input_power_up = "low";
defparam \out[0]~I .input_register_mode = "none";
defparam \out[0]~I .input_sync_reset = "none";
defparam \out[0]~I .oe_async_reset = "none";
defparam \out[0]~I .oe_power_up = "low";
defparam \out[0]~I .oe_register_mode = "none";
defparam \out[0]~I .oe_sync_reset = "none";
defparam \out[0]~I .operation_mode = "output";
defparam \out[0]~I .output_async_reset = "none";
defparam \out[0]~I .output_power_up = "low";
defparam \out[0]~I .output_register_mode = "none";
defparam \out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[1]~I (
	.datain(\datapath|Add1~34_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .input_async_reset = "none";
defparam \out[1]~I .input_power_up = "low";
defparam \out[1]~I .input_register_mode = "none";
defparam \out[1]~I .input_sync_reset = "none";
defparam \out[1]~I .oe_async_reset = "none";
defparam \out[1]~I .oe_power_up = "low";
defparam \out[1]~I .oe_register_mode = "none";
defparam \out[1]~I .oe_sync_reset = "none";
defparam \out[1]~I .operation_mode = "output";
defparam \out[1]~I .output_async_reset = "none";
defparam \out[1]~I .output_power_up = "low";
defparam \out[1]~I .output_register_mode = "none";
defparam \out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[2]~I (
	.datain(\datapath|Add1~36_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .input_async_reset = "none";
defparam \out[2]~I .input_power_up = "low";
defparam \out[2]~I .input_register_mode = "none";
defparam \out[2]~I .input_sync_reset = "none";
defparam \out[2]~I .oe_async_reset = "none";
defparam \out[2]~I .oe_power_up = "low";
defparam \out[2]~I .oe_register_mode = "none";
defparam \out[2]~I .oe_sync_reset = "none";
defparam \out[2]~I .operation_mode = "output";
defparam \out[2]~I .output_async_reset = "none";
defparam \out[2]~I .output_power_up = "low";
defparam \out[2]~I .output_register_mode = "none";
defparam \out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[3]~I (
	.datain(\datapath|Add1~38_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .input_async_reset = "none";
defparam \out[3]~I .input_power_up = "low";
defparam \out[3]~I .input_register_mode = "none";
defparam \out[3]~I .input_sync_reset = "none";
defparam \out[3]~I .oe_async_reset = "none";
defparam \out[3]~I .oe_power_up = "low";
defparam \out[3]~I .oe_register_mode = "none";
defparam \out[3]~I .oe_sync_reset = "none";
defparam \out[3]~I .operation_mode = "output";
defparam \out[3]~I .output_async_reset = "none";
defparam \out[3]~I .output_power_up = "low";
defparam \out[3]~I .output_register_mode = "none";
defparam \out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[4]~I (
	.datain(\datapath|Add1~40_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .input_async_reset = "none";
defparam \out[4]~I .input_power_up = "low";
defparam \out[4]~I .input_register_mode = "none";
defparam \out[4]~I .input_sync_reset = "none";
defparam \out[4]~I .oe_async_reset = "none";
defparam \out[4]~I .oe_power_up = "low";
defparam \out[4]~I .oe_register_mode = "none";
defparam \out[4]~I .oe_sync_reset = "none";
defparam \out[4]~I .operation_mode = "output";
defparam \out[4]~I .output_async_reset = "none";
defparam \out[4]~I .output_power_up = "low";
defparam \out[4]~I .output_register_mode = "none";
defparam \out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[5]~I (
	.datain(\datapath|Add1~42_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .input_async_reset = "none";
defparam \out[5]~I .input_power_up = "low";
defparam \out[5]~I .input_register_mode = "none";
defparam \out[5]~I .input_sync_reset = "none";
defparam \out[5]~I .oe_async_reset = "none";
defparam \out[5]~I .oe_power_up = "low";
defparam \out[5]~I .oe_register_mode = "none";
defparam \out[5]~I .oe_sync_reset = "none";
defparam \out[5]~I .operation_mode = "output";
defparam \out[5]~I .output_async_reset = "none";
defparam \out[5]~I .output_power_up = "low";
defparam \out[5]~I .output_register_mode = "none";
defparam \out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[6]~I (
	.datain(\datapath|Add1~44_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .input_async_reset = "none";
defparam \out[6]~I .input_power_up = "low";
defparam \out[6]~I .input_register_mode = "none";
defparam \out[6]~I .input_sync_reset = "none";
defparam \out[6]~I .oe_async_reset = "none";
defparam \out[6]~I .oe_power_up = "low";
defparam \out[6]~I .oe_register_mode = "none";
defparam \out[6]~I .oe_sync_reset = "none";
defparam \out[6]~I .operation_mode = "output";
defparam \out[6]~I .output_async_reset = "none";
defparam \out[6]~I .output_power_up = "low";
defparam \out[6]~I .output_register_mode = "none";
defparam \out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[7]~I (
	.datain(\datapath|Add1~46_combout ),
	.oe(\controller|current_state [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .input_async_reset = "none";
defparam \out[7]~I .input_power_up = "low";
defparam \out[7]~I .input_register_mode = "none";
defparam \out[7]~I .input_sync_reset = "none";
defparam \out[7]~I .oe_async_reset = "none";
defparam \out[7]~I .oe_power_up = "low";
defparam \out[7]~I .oe_register_mode = "none";
defparam \out[7]~I .oe_sync_reset = "none";
defparam \out[7]~I .operation_mode = "output";
defparam \out[7]~I .output_async_reset = "none";
defparam \out[7]~I .output_power_up = "low";
defparam \out[7]~I .output_register_mode = "none";
defparam \out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \done~I (
	.datain(\controller|current_state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(done));
// synopsys translate_off
defparam \done~I .input_async_reset = "none";
defparam \done~I .input_power_up = "low";
defparam \done~I .input_register_mode = "none";
defparam \done~I .input_sync_reset = "none";
defparam \done~I .oe_async_reset = "none";
defparam \done~I .oe_power_up = "low";
defparam \done~I .oe_register_mode = "none";
defparam \done~I .oe_sync_reset = "none";
defparam \done~I .operation_mode = "output";
defparam \done~I .output_async_reset = "none";
defparam \done~I .output_power_up = "low";
defparam \done~I .output_register_mode = "none";
defparam \done~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
